{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Internal Build 135 03/15/2007 SJ Full Version " "Info: Version 7.1 Internal Build 135 03/15/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 16:30:11 2007 " "Info: Processing started: Thu Jun 14 16:30:11 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_USB_API -c DE2_USB_API " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_USB_API -c DE2_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/Img_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Info: Found entity 1: Img_RAM" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_OSD_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Info: Found entity 1: VGA_OSD_RAM" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/sdr_data_path.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Multi_Sdram/command.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/command.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Multi_Sdram/control_interface.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/PLL1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/PLL1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Info: Found entity 1: PLL1" {  } { { "Multi_Sdram/PLL1.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/PLL1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/Sdram_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/Sdram_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Controller " "Info: Found entity 1: Sdram_Controller" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/Sdram_Multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/Sdram_Multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Multiplexer " "Info: Found entity 1: Sdram_Multiplexer" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Sdram/Multi_Sdram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Sdram/Multi_Sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sdram " "Info: Found entity 1: Multi_Sdram" {  } { { "Multi_Sdram/Multi_Sdram.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Multi_Sdram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Flash/Flash_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Flash/Flash_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Controller " "Info: Found entity 1: Flash_Controller" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Flash/Flash_Multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Flash/Flash_Multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Multiplexer " "Info: Found entity 1: Flash_Multiplexer" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi_Flash/Multi_Flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi_Flash/Multi_Flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Flash " "Info: Found entity 1: Multi_Flash" {  } { { "Multi_Flash/Multi_Flash.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Multi_Flash.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_USB_API.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE2_USB_API.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_USB_API " "Info: Found entity 1: DE2_USB_API" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_USB_API " "Info: Elaborating entity \"DE2_USB_API\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_USB_API.v(195) " "Warning (10034): Output port \"UART_TXD\" at DE2_USB_API.v(195) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_USB_API.v(198) " "Warning (10034): Output port \"IRDA_TXD\" at DE2_USB_API.v(198) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR\[1\] DE2_USB_API.v(230) " "Warning (10034): Output port \"OTG_ADDR\[1\]\" at DE2_USB_API.v(230) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR\[0\] DE2_USB_API.v(230) " "Warning (10034): Output port \"OTG_ADDR\[0\]\" at DE2_USB_API.v(230) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_USB_API.v(231) " "Warning (10034): Output port \"OTG_CS_N\" at DE2_USB_API.v(231) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_USB_API.v(232) " "Warning (10034): Output port \"OTG_RD_N\" at DE2_USB_API.v(232) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_USB_API.v(233) " "Warning (10034): Output port \"OTG_WR_N\" at DE2_USB_API.v(233) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_USB_API.v(234) " "Warning (10034): Output port \"OTG_RST_N\" at DE2_USB_API.v(234) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_USB_API.v(235) " "Warning (10034): Output port \"OTG_FSPEED\" at DE2_USB_API.v(235) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_USB_API.v(236) " "Warning (10034): Output port \"OTG_LSPEED\" at DE2_USB_API.v(236) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_INT0 DE2_USB_API.v(237) " "Warning (10034): Output port \"OTG_INT0\" at DE2_USB_API.v(237) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_INT1 DE2_USB_API.v(238) " "Warning (10034): Output port \"OTG_INT1\" at DE2_USB_API.v(238) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DREQ0 DE2_USB_API.v(239) " "Warning (10034): Output port \"OTG_DREQ0\" at DE2_USB_API.v(239) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DREQ1 DE2_USB_API.v(240) " "Warning (10034): Output port \"OTG_DREQ1\" at DE2_USB_API.v(240) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_USB_API.v(241) " "Warning (10034): Output port \"OTG_DACK0_N\" at DE2_USB_API.v(241) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_USB_API.v(242) " "Warning (10034): Output port \"OTG_DACK1_N\" at DE2_USB_API.v(242) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_USB_API.v(254) " "Warning (10034): Output port \"SD_CLK\" at DE2_USB_API.v(254) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_USB_API.v(277) " "Warning (10034): Output port \"ENET_CMD\" at DE2_USB_API.v(277) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_USB_API.v(278) " "Warning (10034): Output port \"ENET_CS_N\" at DE2_USB_API.v(278) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_USB_API.v(279) " "Warning (10034): Output port \"ENET_WR_N\" at DE2_USB_API.v(279) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_USB_API.v(280) " "Warning (10034): Output port \"ENET_RD_N\" at DE2_USB_API.v(280) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_USB_API.v(281) " "Warning (10034): Output port \"ENET_RST_N\" at DE2_USB_API.v(281) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_USB_API.v(283) " "Warning (10034): Output port \"ENET_CLK\" at DE2_USB_API.v(283) has no driver" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CLK_LOCK.v 2 2 " "Warning: Using design file CLK_LOCK.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_LOCK_altclkctrl_tb8 " "Info: Found entity 1: CLK_LOCK_altclkctrl_tb8" {  } { { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 CLK_LOCK " "Info: Found entity 2: CLK_LOCK" {  } { { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK CLK_LOCK:p0 " "Info: Elaborating entity \"CLK_LOCK\" for hierarchy \"CLK_LOCK:p0\"" {  } { { "DE2_USB_API.v" "p0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK_altclkctrl_tb8 CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component " "Info: Elaborating entity \"CLK_LOCK_altclkctrl_tb8\" for hierarchy \"CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\"" {  } { { "CLK_LOCK.v" "CLK_LOCK_altclkctrl_tb8_component" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Reset_Delay.v 1 1 " "Warning: Using design file Reset_Delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:d0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:d0\"" {  } { { "DE2_USB_API.v" "d0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 404 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT_8.v 1 1 " "Warning: Using design file SEG7_LUT_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/SEG7_LUT_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2_USB_API.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT.v 1 1 " "Warning: Using design file SEG7_LUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/SEG7_LUT_8.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "USB_JTAG.v 3 3 " "Warning: Using design file USB_JTAG.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_JTAG " "Info: Found entity 1: USB_JTAG" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 JTAG_REC " "Info: Found entity 2: JTAG_REC" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 JTAG_TRANS " "Info: Found entity 3: JTAG_TRANS" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 94 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_JTAG USB_JTAG:u1 " "Info: Elaborating entity \"USB_JTAG\" for hierarchy \"USB_JTAG:u1\"" {  } { { "DE2_USB_API.v" "u1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 412 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_REC USB_JTAG:u1\|JTAG_REC:u0 " "Info: Elaborating entity \"JTAG_REC\" for hierarchy \"USB_JTAG:u1\|JTAG_REC:u0\"" {  } { { "USB_JTAG.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 USB_JTAG.v(81) " "Warning (10230): Verilog HDL assignment warning at USB_JTAG.v(81): truncated value with size 32 to match size of target (3)" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_TRANS USB_JTAG:u1\|JTAG_TRANS:u1 " "Info: Elaborating entity \"JTAG_TRANS\" for hierarchy \"USB_JTAG:u1\|JTAG_TRANS:u1\"" {  } { { "USB_JTAG.v" "u1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 USB_JTAG.v(116) " "Warning (10230): Verilog HDL assignment warning at USB_JTAG.v(116): truncated value with size 32 to match size of target (3)" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Flash Multi_Flash:u2 " "Info: Elaborating entity \"Multi_Flash\" for hierarchy \"Multi_Flash:u2\"" {  } { { "DE2_USB_API.v" "u2" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Multiplexer Multi_Flash:u2\|Flash_Multiplexer:u0 " "Info: Elaborating entity \"Flash_Multiplexer\" for hierarchy \"Multi_Flash:u2\|Flash_Multiplexer:u0\"" {  } { { "Multi_Flash/Multi_Flash.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Multi_Flash.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Controller Multi_Flash:u2\|Flash_Controller:u1 " "Info: Elaborating entity \"Flash_Controller\" for hierarchy \"Multi_Flash:u2\|Flash_Controller:u1\"" {  } { { "Multi_Flash/Multi_Flash.v" "u1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Multi_Flash.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(83) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(83): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(132) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(132): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(227) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(227): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(239) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(239): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(240) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(240): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(241) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(241): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(242) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(242): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(243) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(243): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(244) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(244): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(245) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(245): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sdram Multi_Sdram:u3 " "Info: Elaborating entity \"Multi_Sdram\" for hierarchy \"Multi_Sdram:u3\"" {  } { { "DE2_USB_API.v" "u3" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 439 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Multiplexer Multi_Sdram:u3\|Sdram_Multiplexer:u0 " "Info: Elaborating entity \"Sdram_Multiplexer\" for hierarchy \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Multi_Sdram.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Controller Multi_Sdram:u3\|Sdram_Controller:u1 " "Info: Elaborating entity \"Sdram_Controller\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Multi_Sdram.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Sdram_Controller.v(225) " "Warning (10230): Verilog HDL assignment warning at Sdram_Controller.v(225): truncated value with size 32 to match size of target (9)" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1 " "Info: Elaborating entity \"PLL1\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "sdram_pll1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "altpll_component" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/PLL1.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/PLL1.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "control1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "command1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "data_path1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DM1 sdr_data_path.v(24) " "Warning (10036): Verilog HDL or VHDL warning at sdr_data_path.v(24): object \"DM1\" assigned a value but never read" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/sdr_data_path.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:u4 " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:u4\"" {  } { { "DE2_USB_API.v" "u4" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(310) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(310): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(321) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(321): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(322) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(322): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(327) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(327): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(328) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(328): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(330) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(330): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_keyboard.v(348) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(348): truncated value with size 32 to match size of target (4)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ps2_keyboard.v(377) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(377): truncated value with size 32 to match size of target (12)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(385) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(385): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CMD_Decode.v 1 1 " "Warning: Using design file CMD_Decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_Decode " "Info: Found entity 1: CMD_Decode" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_Decode CMD_Decode:u5 " "Info: Elaborating entity \"CMD_Decode\" for hierarchy \"CMD_Decode:u5\"" {  } { { "DE2_USB_API.v" "u5" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_PS2 CMD_Decode.v(92) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(92): object \"sel_PS2\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 CMD_Decode.v(187) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(187): truncated value with size 16 to match size of target (8)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 18 CMD_Decode.v(282) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(282): truncated value with size 24 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 CMD_Decode.v(283) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(283): truncated value with size 16 to match size of target (9)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 CMD_Decode.v(340) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(340): truncated value with size 24 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 CMD_Decode.v(341) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(341): truncated value with size 16 to match size of target (8)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 CMD_Decode.v(466) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(466): truncated value with size 24 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 18 CMD_Decode.v(550) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(550): truncated value with size 24 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 CMD_Decode.v(632) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(632): truncated value with size 16 to match size of target (8)" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Multi_Sram.v 1 1 " "Warning: Using design file Multi_Sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sram " "Info: Found entity 1: Multi_Sram" {  } { { "Multi_Sram.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sram Multi_Sram:u6 " "Info: Elaborating entity \"Multi_Sram\" for hierarchy \"Multi_Sram:u6\"" {  } { { "DE2_USB_API.v" "u6" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_Controller.v 1 1 " "Warning: Using design file LCD_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Controller:u7 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Controller:u7\"" {  } { { "DE2_USB_API.v" "u7" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "VGA_Audio_PLL.v 1 1 " "Warning: Using design file VGA_Audio_PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_USB_API.v" "p1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 512 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u8 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u8\"" {  } { { "DE2_USB_API.v" "u8" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(74) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(80) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(98) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(98): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(99) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(99): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(100) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(159) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(159): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(185) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(185): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u9 " "Info: Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u9\"" {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u9\|Img_RAM:u0 " "Info: Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "altsyncram_component" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Info: Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Info: Elaborating entity \"altsyncram_q7o1\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Info: Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Info: Elaborating entity \"altsyncram_p132\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 48 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Info: Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/decode_1qa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Info: Elaborating entity \"decode_1qa\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Info: Elaborating entity \"decode_1qa\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Info: Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Info: Elaborating entity \"mux_hkb\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Info: Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_akb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Info: Elaborating entity \"mux_akb\" for hierarchy \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "I2C_AV_Config.v 1 1 " "Warning: Using design file I2C_AV_Config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u10 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u10\"" {  } { { "DE2_USB_API.v" "u10" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(54) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(54): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(105) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(105): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C_AV_Config.v(116) " "Warning (10270): Verilog HDL Case Statement warning at I2C_AV_Config.v(116): incomplete case statement has no default case item" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA I2C_AV_Config.v(170) " "Warning (10240): Verilog HDL Always Construct warning at I2C_AV_Config.v(170): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[9\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[10\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[11\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[12\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[13\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[14\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] I2C_AV_Config.v(170) " "Info (10041): Inferred latch for \"LUT_DATA\[15\]\" at I2C_AV_Config.v(170)" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "I2C_Controller.v 1 1 " "Warning: Using design file I2C_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u10\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u10\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "AUDIO_DAC.v 1 1 " "Warning: Using design file AUDIO_DAC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Info: Found entity 1: AUDIO_DAC" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u11 " "Info: Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u11\"" {  } { { "DE2_USB_API.v" "u11" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(160) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (22)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iOFF_B u9 32 10 " "Warning: Port \"iOFF_B\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iOFF_G u9 32 10 " "Warning: Port \"iOFF_G\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iOFF_R u9 32 10 " "Warning: Port \"iOFF_R\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iON_B u9 32 10 " "Warning: Port \"iON_B\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iON_G u9 32 10 " "Warning: Port \"iON_G\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iON_R u9 32 10 " "Warning: Port \"iON_R\" on the entity instantiation of \"u9\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iVGA_ADDR u9 20 19 " "Warning: Port \"iVGA_ADDR\" on the entity instantiation of \"u9\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u9" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iAS1_ADDR u6 19 18 " "Warning: Port \"iAS1_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 19. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u6" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 500 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iSelect u6 3 2 " "Warning: Port \"iSelect\" on the entity instantiation of \"u6\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u6" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 500 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oFL_Select u5 3 2 " "Warning: Port \"oFL_Select\" on the entity instantiation of \"u5\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "DE2_USB_API.v" "u5" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 483 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oSDR_Select u5 3 2 " "Warning: Port \"oSDR_Select\" on the entity instantiation of \"u5\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "DE2_USB_API.v" "u5" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 483 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oSR_Select u5 3 2 " "Warning: Port \"oSR_Select\" on the entity instantiation of \"u5\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "DE2_USB_API.v" "u5" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 483 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Warning: Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND." {  } { { "Multi_Sdram/Sdram_Controller.v" "control1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 128 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CS_N u1 1 2 " "Warning: Port \"CS_N\" on the entity instantiation of \"u1\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "Multi_Sdram/Multi_Sdram.v" "u1" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Multi_Sdram.v" 89 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 u3 3 2 " "Warning: Port \"ordered port 18\" on the entity instantiation of \"u3\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u3" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 439 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 u2 3 2 " "Warning: Port \"ordered port 12\" on the entity instantiation of \"u2\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  Extra bits will be ignored." {  } { { "DE2_USB_API.v" "u2" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 425 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mFL_Select\[2\] " "Warning: Net \"mFL_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mFL_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 347 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mFL_Select\[2\] " "Warning: Net \"mFL_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mFL_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 347 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mFL_Select\[2\] " "Warning: Net \"mFL_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mFL_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 347 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mFL_Select\[2\] " "Warning: Net \"mFL_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mFL_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 347 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSDR_Select\[2\] " "Warning: Net \"mSDR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSDR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 346 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mFL_Select\[2\] " "Warning: Net \"mFL_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mFL_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 347 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mSR_Select\[2\] " "Warning: Net \"mSR_Select\[2\]\"" {  } { { "DE2_USB_API.v" "mSR_Select\[2\]" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 348 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[15\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[15\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[14\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[14\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[13\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[13\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[12\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[12\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[11\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[11\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[10\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[10\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[9\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[9\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[8\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[8\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[7\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[6\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[6\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[5\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[5\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[4\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[4\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[3\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[2\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[2\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[1\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out_Tmp\[0\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out_Tmp\[0\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[15\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[15\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[14\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[14\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[13\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[13\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[12\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[12\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[11\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[11\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[10\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[10\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[9\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[9\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[8\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[8\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[7\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[6\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[6\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[5\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[5\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[4\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[4\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[3\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[2\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[2\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[1\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SDRAM_Out\[0\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SDRAM_Out\[0\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 216 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[15\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[15\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[14\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[14\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[13\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[13\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[12\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[12\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[11\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[11\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[10\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[10\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[9\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[9\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[8\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[8\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[7\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[6\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[6\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[5\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[5\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[4\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[4\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[3\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[2\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[2\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[1\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out_Tmp\[0\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out_Tmp\[0\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 240 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[15\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[15\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[14\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[14\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[13\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[13\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[12\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[12\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[11\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[11\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[10\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[10\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[9\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[9\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[8\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[8\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[7\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[6\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[6\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[5\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[5\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[4\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[4\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[3\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[2\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[2\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[1\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|SRAM_Out\[0\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|SRAM_Out\[0\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 247 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CMD_Decode:u5\|oFL_CMD\[1\] data_in GND " "Warning: Reduced register \"CMD_Decode:u5\|oFL_CMD\[1\]\" with stuck data_in port to stuck value GND" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 401 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1\|SADDR\[22\] data_in GND " "Warning: Reduced register \"Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1\|SADDR\[22\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Sdram/control_interface.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/control_interface.v" 92 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[11\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[10\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[10\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[18\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[18\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[20\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[20\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[21\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[21\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|mI2C_DATA\[23\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|mI2C_DATA\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|mI2C_DATA\[19\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|mI2C_DATA\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|mI2C_DATA\[17\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|mI2C_DATA\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|mI2C_DATA\[16\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|mI2C_DATA\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[23\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[19\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[17\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[16\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ps2_keyboard:u4\|hold_released data_in GND " "Warning: Reduced register \"ps2_keyboard:u4\|hold_released\" with stuck data_in port to stuck value GND" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 136 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|r_CMD\[1\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|r_CMD\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 138 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[8\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[8\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[7\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[7\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[6\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[6\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[5\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[5\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[4\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[4\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[3\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[3\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[2\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[2\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[1\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[1\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oRed\[0\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oRed\[0\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[9\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[9\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[8\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[8\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[7\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[7\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[6\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[6\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[5\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[5\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[4\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[4\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[3\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[3\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[2\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[2\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[1\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[1\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oGreen\[0\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oGreen\[0\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[8\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[8\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[7\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[7\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[6\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[6\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[5\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[5\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[4\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[4\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[3\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[3\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[2\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[2\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[1\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[1\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_OSD_RAM:u9\|oBlue\[0\] VGA_OSD_RAM:u9\|oRed\[9\] " "Info: Duplicate register \"VGA_OSD_RAM:u9\|oBlue\[0\]\" merged to single register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CMD_Decode:u5\|mSR_WRn CMD_Decode:u5\|mSDR_WRn " "Info: Duplicate register \"CMD_Decode:u5\|mSR_WRn\" merged to single register \"CMD_Decode:u5\|mSDR_WRn\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 84 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CMD_Decode:u5\|oLCD_RS CMD_Decode:u5\|mSDR_WRn " "Info: Duplicate register \"CMD_Decode:u5\|oLCD_RS\" merged to single register \"CMD_Decode:u5\|mSDR_WRn\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 38 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Sdram:u3\|Sdram_Controller:u1\|DQM\[1\] Multi_Sdram:u3\|Sdram_Controller:u1\|DQM\[0\] " "Info: Duplicate register \"Multi_Sdram:u3\|Sdram_Controller:u1\|DQM\[1\]\" merged to single register \"Multi_Sdram:u3\|Sdram_Controller:u1\|DQM\[0\]\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 165 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|CKE Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|CS_N\[0\] " "Info: Duplicate register \"Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|CKE\" merged to single register \"Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|CS_N\[0\]\", power-up level changed" {  } { { "Multi_Sdram/command.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/command.v" 48 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|WE_CLK_Delay\[0\] Multi_Flash:u2\|Flash_Controller:u1\|mCLK " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|WE_CLK_Delay\[0\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|mCLK\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|pre_mCLK Multi_Flash:u2\|Flash_Controller:u1\|WE_CLK_Delay\[1\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|pre_mCLK\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|WE_CLK_Delay\[1\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 23 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Multi_Sdram:u3\|Sdram_Controller:u1\|CS_N\[0\] Multi_Sdram:u3\|Sdram_Controller:u1\|CKE " "Info: Duplicate register \"Multi_Sdram:u3\|Sdram_Controller:u1\|CS_N\[0\]\" merged to single register \"Multi_Sdram:u3\|Sdram_Controller:u1\|CKE\", power-up level changed" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 165 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ps2_keyboard:u4\|rx_ascii\[7\] data_in GND " "Warning: Reduced register \"ps2_keyboard:u4\|rx_ascii\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 439 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CMD_Decode:u5\|oPS2_TXD_DATA\[7\] data_in GND " "Warning: Reduced register \"CMD_Decode:u5\|oPS2_TXD_DATA\[7\]\" with stuck data_in port to stuck value GND" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 437 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[12\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[13\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[17\] data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[3\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[3\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[4\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[4\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[5\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[5\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[6\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[6\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[7\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[7\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[8\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[8\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[14\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[14\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[15\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[15\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[16\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[16\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[19\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[19\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[9\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[0\] Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[1\] " "Info: Duplicate register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[0\]\" merged to single register \"Multi_Flash:u2\|Flash_Controller:u1\|CMD_Period\[1\]\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 236 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|mI2C_DATA\[21\] I2C_AV_Config:u10\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|mI2C_DATA\[21\]\" merged to single register \"I2C_AV_Config:u10\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|mI2C_DATA\[20\] I2C_AV_Config:u10\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|mI2C_DATA\[20\]\" merged to single register \"I2C_AV_Config:u10\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|mI2C_DATA\[18\] I2C_AV_Config:u10\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|mI2C_DATA\[18\]\" merged to single register \"I2C_AV_Config:u10\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[21\] I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[21\]\" merged to single register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[20\] I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[20\]\" merged to single register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[18\] I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[18\]\" merged to single register \"I2C_AV_Config:u10\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Sdram:u3\|Sdram_Multiplexer:u0\|mSDR_WR data_in GND " "Warning: Reduced register \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\|mSDR_WR\" with stuck data_in port to stuck value GND" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[0\] AUDIO_DAC:u11\|Ram0~21 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[0\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~21\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[1\] AUDIO_DAC:u11\|Ram0~22 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[1\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~22\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[2\] AUDIO_DAC:u11\|Ram0~23 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[2\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~23\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[3\] AUDIO_DAC:u11\|Ram0~24 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[3\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~24\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[4\] AUDIO_DAC:u11\|Ram0~25 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[4\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~25\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AUDIO_DAC:u11\|SIN_Cont\[5\] AUDIO_DAC:u11\|Ram0~26 " "Info: Duplicate register \"AUDIO_DAC:u11\|SIN_Cont\[5\]\" merged to single register \"AUDIO_DAC:u11\|Ram0~26\"" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 149 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST 3 " "Info: State machine \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST\" contains 3 states" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|LCD_Controller:u7\|ST 4 " "Info: State machine \"\|DE2_USB_API\|LCD_Controller:u7\|ST\" contains 4 states" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST 2 " "Info: State machine \"\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST\" contains 2 states" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST 6 " "Info: State machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST\" contains 6 states" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST 6 " "Info: State machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST\" contains 6 states" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST 2 " "Info: State machine \"\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST\" contains 2 states" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST 8 " "Info: State machine \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST\" contains 8 states" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state 15 " "Info: State machine \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state\" contains 15 states" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST 4 " "Info: State machine \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST\" contains 4 states" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST 14 " "Info: State machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST\" contains 14 states" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST 4 " "Info: State machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST\" contains 4 states" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u10\|mSetup_ST.0000 " "Info: Encoded state bit \"I2C_AV_Config:u10\|mSetup_ST.0000\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u10\|mSetup_ST.0010 " "Info: Encoded state bit \"I2C_AV_Config:u10\|mSetup_ST.0010\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u10\|mSetup_ST.0001 " "Info: Encoded state bit \"I2C_AV_Config:u10\|mSetup_ST.0001\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0000 000 " "Info: State \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0000\" uses code string \"000\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0001 101 " "Info: State \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0001\" uses code string \"101\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0010 110 " "Info: State \"\|DE2_USB_API\|I2C_AV_Config:u10\|mSetup_ST.0010\" uses code string \"110\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|LCD_Controller:u7\|ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|LCD_Controller:u7\|ST\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|LCD_Controller:u7\|ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|LCD_Controller:u7\|ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Controller:u7\|ST.11 " "Info: Encoded state bit \"LCD_Controller:u7\|ST.11\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Controller:u7\|ST.01 " "Info: Encoded state bit \"LCD_Controller:u7\|ST.01\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Controller:u7\|ST.10 " "Info: Encoded state bit \"LCD_Controller:u7\|ST.10\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Controller:u7\|ST.00 " "Info: Encoded state bit \"LCD_Controller:u7\|ST.00\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|LCD_Controller:u7\|ST.00 0000 " "Info: State \"\|DE2_USB_API\|LCD_Controller:u7\|ST.00\" uses code string \"0000\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|LCD_Controller:u7\|ST.10 0011 " "Info: State \"\|DE2_USB_API\|LCD_Controller:u7\|ST.10\" uses code string \"0011\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|LCD_Controller:u7\|ST.01 0101 " "Info: State \"\|DE2_USB_API\|LCD_Controller:u7\|ST.01\" uses code string \"0101\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|LCD_Controller:u7\|ST.11 1001 " "Info: State \"\|DE2_USB_API\|LCD_Controller:u7\|ST.11\" uses code string \"1001\"" {  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "LCD_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/LCD_Controller.v" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mLCD_ST.001 " "Info: Encoded state bit \"CMD_Decode:u5\|mLCD_ST.001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST.000 0 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST.000\" uses code string \"0\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST.001 1 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mLCD_ST.001\" uses code string \"1\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|CMD_Decode:u5\|mSR_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.101 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.001 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.010 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.010\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.011 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.100 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.100\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSR_ST.000 " "Info: Encoded state bit \"CMD_Decode:u5\|mSR_ST.000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.000 000000 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.000\" uses code string \"000000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.100 000011 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.100\" uses code string \"000011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.011 000101 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.011\" uses code string \"000101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.010 001001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.010\" uses code string \"001001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.001 010001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.001\" uses code string \"010001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.101 100001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSR_ST.101\" uses code string \"100001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.101 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.001 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.010 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.010\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.011 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.100 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.100\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mSDR_ST.000 " "Info: Encoded state bit \"CMD_Decode:u5\|mSDR_ST.000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.000 000000 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.000\" uses code string \"000000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.100 000011 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.100\" uses code string \"000011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.011 000101 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.011\" uses code string \"000101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.010 001001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.010\" uses code string \"001001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.001 010001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.001\" uses code string \"010001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.101 100001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mSDR_ST.101\" uses code string \"100001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mPS2_ST.001 " "Info: Encoded state bit \"CMD_Decode:u5\|mPS2_ST.001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST.000 0 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST.000\" uses code string \"0\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST.001 1 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mPS2_ST.001\" uses code string \"1\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|CMD_Decode:u5\|mFL_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.111 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.111\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.001 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.010 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.010\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.011 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.100 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.100\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.101 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.110 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.110\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CMD_Decode:u5\|mFL_ST.000 " "Info: Encoded state bit \"CMD_Decode:u5\|mFL_ST.000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.000 00000000 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.000\" uses code string \"00000000\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.110 00000011 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.110\" uses code string \"00000011\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.101 00000101 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.101\" uses code string \"00000101\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.100 00001001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.100\" uses code string \"00001001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.011 00010001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.011\" uses code string \"00010001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.010 00100001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.010\" uses code string \"00100001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.001 01000001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.001\" uses code string \"01000001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.111 10000001 " "Info: State \"\|DE2_USB_API\|CMD_Decode:u5\|mFL_ST.111\" uses code string \"10000001\"" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 80 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|ps2_keyboard:u4\|m1_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state " "Info: Encoding result for state machine \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "15 " "Info: Completed encoding using 15 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_error_no_keyboard_ack " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_error_no_keyboard_ack\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_rx_falling_edge_marker " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_rx_falling_edge_marker\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_rx_rising_edge_marker " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_rx_rising_edge_marker\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_rx_clk_l " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_rx_clk_l\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_reset_timer " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_reset_timer\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_wait_clk_h " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_wait_clk_h\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_rising_edge_marker " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_rising_edge_marker\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_clk_h " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_clk_h\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_clk_l " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_clk_l\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_wait_keyboard_ack " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_wait_keyboard_ack\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_tx_done_recovery " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_tx_done_recovery\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ps2_keyboard:u4\|m1_state.m1_rx_clk_h " "Info: Encoded state bit \"ps2_keyboard:u4\|m1_state.m1_rx_clk_h\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_clk_h 000000000000000 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_clk_h\" uses code string \"000000000000000\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_done_recovery 000000000000011 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_done_recovery\" uses code string \"000000000000011\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_wait_keyboard_ack 000000000000101 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_wait_keyboard_ack\" uses code string \"000000000000101\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_clk_l 000000000001001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_clk_l\" uses code string \"000000000001001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_clk_h 000000000010001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_clk_h\" uses code string \"000000000010001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_rising_edge_marker 000000000100001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_rising_edge_marker\" uses code string \"000000000100001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_wait_clk_h 000000001000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_wait_clk_h\" uses code string \"000000001000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l 000000010000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l\" uses code string \"000000010000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h 000000100000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h\" uses code string \"000000100000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l 000001000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l\" uses code string \"000001000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_reset_timer 000010000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_reset_timer\" uses code string \"000010000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_clk_l 000100000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_clk_l\" uses code string \"000100000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_rising_edge_marker 001000000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_rising_edge_marker\" uses code string \"001000000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_falling_edge_marker 010000000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_rx_falling_edge_marker\" uses code string \"010000000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_error_no_keyboard_ack 100000000000001 " "Info: State \"\|DE2_USB_API\|ps2_keyboard:u4\|m1_state.m1_tx_error_no_keyboard_ack\" uses code string \"100000000000001\"" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.11 " "Info: Encoded state bit \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.11\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.01 " "Info: Encoded state bit \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.01\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.10 " "Info: Encoded state bit \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.10\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.00 " "Info: Encoded state bit \"Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.00\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.00 0000 " "Info: State \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.00\" uses code string \"0000\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.10 0011 " "Info: State \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.10\" uses code string \"0011\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.01 0101 " "Info: State \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.01\" uses code string \"0101\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.11 1001 " "Info: State \"\|DE2_USB_API\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST.11\" uses code string \"1001\"" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 48 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.READ " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.READ\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P4_PRG " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P4_PRG\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P1 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P1\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P2 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P2\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_PRG " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_PRG\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_DEV " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_DEV\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P3 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P3\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P4 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P4\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P5 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P5\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_CHP_ERA " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_CHP_ERA\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Controller:u1\|ST.IDEL " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Controller:u1\|ST.IDEL\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.IDEL 00000000000000 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.IDEL\" uses code string \"00000000000000\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_CHP_ERA 00000000000011 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_CHP_ERA\" uses code string \"00000000000011\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA 00000000000101 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA\" uses code string \"00000000000101\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA 00000000001001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA\" uses code string \"00000000001001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P5 00000000010001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P5\" uses code string \"00000000010001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P4 00000000100001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P4\" uses code string \"00000000100001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3 00000001000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3\" uses code string \"00000001000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_DEV 00000010000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_DEV\" uses code string \"00000010000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_PRG 00000100000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P3_PRG\" uses code string \"00000100000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P2 00001000000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P2\" uses code string \"00001000000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P1 00010000000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P1\" uses code string \"00010000000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET 00100000000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET\" uses code string \"00100000000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P4_PRG 01000000000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.P4_PRG\" uses code string \"01000000000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.READ 10000000000001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Controller:u1\|ST.READ\" uses code string \"10000000000001\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST " "Info: Encoding result for state machine \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.11 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.11\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.01 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.01\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.10 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.10\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.00 " "Info: Encoded state bit \"Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.00\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.00 0000 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.00\" uses code string \"0000\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.10 0011 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.10\" uses code string \"0011\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.01 0101 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.01\" uses code string \"0101\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.11 1001 " "Info: State \"\|DE2_USB_API\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST.11\" uses code string \"1001\"" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Multiplexer.v" 42 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_BLK_ERA\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|ST.P6_SEC_ERA\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET data_in GND " "Warning: Reduced register \"Multi_Flash:u2\|Flash_Controller:u1\|ST.RESET\" with stuck data_in port to stuck value GND" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Flash/Flash_Controller.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l data_in GND " "Warning: Reduced register \"ps2_keyboard:u4\|m1_state.m1_tx_force_clk_l\" with stuck data_in port to stuck value GND" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h data_in GND " "Warning: Reduced register \"ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_h\" with stuck data_in port to stuck value GND" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l data_in GND " "Warning: Reduced register \"ps2_keyboard:u4\|m1_state.m1_tx_first_wait_clk_l\" with stuck data_in port to stuck value GND" {  } { { "ps2_keyboard.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/ps2_keyboard.v" 123 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: The bidir \"SD_DAT3\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 252 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: The bidir \"SD_CMD\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 253 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\]~7 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[0\]~7 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[1\]~6 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\]~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[2\]~5 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\]~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[3\]~4 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\]~3 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[4\]~3 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\]~2 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[5\]~2 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\]~1 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[6\]~1 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus LCD_DATA\[7\]~0 that it feeds" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 652 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_DACLRCK~0 that it feeds" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_BCLK~0 that it feeds" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 287 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[2\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[8\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[3\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[9\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[1\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[0\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[7\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[10\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[4\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[11\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[4\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[3\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[6\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[5\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[15\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[4\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[13\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[2\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[14\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u10\|LUT_DATA\[12\] " "Warning: Latch I2C_AV_Config:u10\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AUDIO_DAC:u11\|BCK_DIV\[3\] data_in GND " "Warning: Reduced register \"AUDIO_DAC:u11\|BCK_DIV\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 93 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~8 " "Warning: Node \"LCD_DATA\[0\]~8\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~9 " "Warning: Node \"LCD_DATA\[1\]~9\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~10 " "Warning: Node \"LCD_DATA\[2\]~10\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~11 " "Warning: Node \"LCD_DATA\[3\]~11\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~12 " "Warning: Node \"LCD_DATA\[4\]~12\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~13 " "Warning: Node \"LCD_DATA\[5\]~13\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~14 " "Warning: Node \"LCD_DATA\[6\]~14\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~15 " "Warning: Node \"LCD_DATA\[7\]~15\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_DACLRCK~1 " "Warning: Node \"AUD_DACLRCK~1\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 287 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning: Pin \"UART_TXD\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 195 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "IRDA_TXD GND " "Warning: Pin \"IRDA_TXD\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 198 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning: Pin \"FL_RST_N\" stuck at VCC" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 217 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning: Pin \"SRAM_UB_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 223 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning: Pin \"SRAM_LB_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 224 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning: Pin \"SRAM_CE_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 226 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning: Pin \"OTG_ADDR\[0\]\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning: Pin \"OTG_ADDR\[1\]\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning: Pin \"OTG_CS_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 231 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning: Pin \"OTG_RD_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 232 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning: Pin \"OTG_WR_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 233 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning: Pin \"OTG_RST_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 234 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED GND " "Warning: Pin \"OTG_FSPEED\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 235 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED GND " "Warning: Pin \"OTG_LSPEED\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 236 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_INT0 GND " "Warning: Pin \"OTG_INT0\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 237 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_INT1 GND " "Warning: Pin \"OTG_INT1\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 238 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DREQ0 GND " "Warning: Pin \"OTG_DREQ0\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 239 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DREQ1 GND " "Warning: Pin \"OTG_DREQ1\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 240 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning: Pin \"OTG_DACK0_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 241 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning: Pin \"OTG_DACK1_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 242 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning: Pin \"LCD_ON\" stuck at VCC" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 245 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning: Pin \"LCD_BLON\" stuck at VCC" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 246 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning: Pin \"LCD_RW\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 247 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning: Pin \"SD_CLK\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 254 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning: Pin \"VGA_SYNC\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 271 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning: Pin \"ENET_CMD\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 277 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N GND " "Warning: Pin \"ENET_CS_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 278 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N GND " "Warning: Pin \"ENET_WR_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 279 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N GND " "Warning: Pin \"ENET_RD_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 280 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N GND " "Warning: Pin \"ENET_RST_N\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 281 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning: Pin \"ENET_CLK\" stuck at GND" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 283 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning: Pin \"TD_RESET\" stuck at VCC" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 295 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 38 " "Info: 38 registers lost all their fanouts during netlist optimizations. The first 38 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u4/m1_state.m1_tx_reset_timer " "Info: Register \"u4/m1_state.m1_tx_reset_timer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u10/mSetup_ST~93 " "Info: Register \"u10/mSetup_ST~93\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u10/mSetup_ST~94 " "Info: Register \"u10/mSetup_ST~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u7/ST~94 " "Info: Register \"u7/ST~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u7/ST~95 " "Info: Register \"u7/ST~95\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mLCD_ST~45 " "Info: Register \"u5/mLCD_ST~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mLCD_ST~46 " "Info: Register \"u5/mLCD_ST~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSR_ST~143 " "Info: Register \"u5/mSR_ST~143\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSR_ST~144 " "Info: Register \"u5/mSR_ST~144\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSR_ST~145 " "Info: Register \"u5/mSR_ST~145\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSDR_ST~68 " "Info: Register \"u5/mSDR_ST~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSDR_ST~69 " "Info: Register \"u5/mSDR_ST~69\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mSDR_ST~70 " "Info: Register \"u5/mSDR_ST~70\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mPS2_ST~44 " "Info: Register \"u5/mPS2_ST~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mPS2_ST~45 " "Info: Register \"u5/mPS2_ST~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mFL_ST~82 " "Info: Register \"u5/mFL_ST~82\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mFL_ST~83 " "Info: Register \"u5/mFL_ST~83\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u5/mFL_ST~84 " "Info: Register \"u5/mFL_ST~84\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u4/m1_state~45 " "Info: Register \"u4/m1_state~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u4/m1_state~46 " "Info: Register \"u4/m1_state~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u4/m1_state~47 " "Info: Register \"u4/m1_state~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u4/m1_state~48 " "Info: Register \"u4/m1_state~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u3/u0/ST~38 " "Info: Register \"u3/u0/ST~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u3/u0/ST~39 " "Info: Register \"u3/u0/ST~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/ST~210 " "Info: Register \"u2/u1/ST~210\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/ST~211 " "Info: Register \"u2/u1/ST~211\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/ST~212 " "Info: Register \"u2/u1/ST~212\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/ST~213 " "Info: Register \"u2/u1/ST~213\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u0/ST~39 " "Info: Register \"u2/u0/ST~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u0/ST~40 " "Info: Register \"u2/u0/ST~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[3\] " "Info: Register \"u2/u1/Cont_DIV\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[4\] " "Info: Register \"u2/u1/Cont_DIV\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[5\] " "Info: Register \"u2/u1/Cont_DIV\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[6\] " "Info: Register \"u2/u1/Cont_DIV\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[7\] " "Info: Register \"u2/u1/Cont_DIV\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[8\] " "Info: Register \"u2/u1/Cont_DIV\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[9\] " "Info: Register \"u2/u1/Cont_DIV\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u2/u1/Cont_DIV\[10\] " "Info: Register \"u2/u1/Cont_DIV\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a74 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a74\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2730 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a72 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a72\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2658 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a73 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a73\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2694 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a65 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a65\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2406 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a66 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a66\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2442 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a64 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a64\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2370 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a67 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a67\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2478 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a70 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a70\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2586 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a69 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a69\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2550 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a68 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a68\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2514 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a71 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a71\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2622 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a57 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a57\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2118 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a56 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a56\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2082 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a59 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a59\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2190 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a58 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a58\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2154 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a50 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a50\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1866 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a49 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a49\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1830 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a48 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a48\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1794 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a51 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a51\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1902 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a61 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a61\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2262 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a62 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a62\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2298 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a60 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a60\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2226 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a63 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a63\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2334 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a54 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a54\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2010 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a53 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a53\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1974 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a52 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a52\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1938 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a55 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a55\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2046 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a30 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a30\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1146 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a29 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a29\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1110 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a28 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a28\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1074 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a31 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a31\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1182 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a21 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a21\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 822 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a22 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a22\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 858 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a20 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a20\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 786 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a23 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a23\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 894 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a17 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a17\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 678 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a18 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a18\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 714 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a16 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a16\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 642 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a19 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a19\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 750 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a26 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a26\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1002 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a24 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a24\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 930 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a27 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a27\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1038 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a25 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a25\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 966 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a14 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a14\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 570 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a13 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a13\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 534 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a12 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a12\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 498 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a15 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a15\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 606 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a5 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a5\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 246 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a6 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a6\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 282 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a4 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a4\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 210 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a7 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a7\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 318 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a45 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a45\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1686 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a46 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a46\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1722 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a44 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a44\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1650 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a47 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a47\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1758 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a38 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a38\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1434 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a37 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a37\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1398 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a36 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a36\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1362 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a39 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a39\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1470 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a34 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a34\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1290 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a33 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a33\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1254 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a32 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a32\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1218 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a35 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a35\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1326 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a1 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a1\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 102 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a2 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a2\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 138 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 66 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a3 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a3\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 174 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a43 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a43\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1614 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a11 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a11\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 462 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a42 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a42\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1578 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a10 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a10\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 426 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a41 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a41\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1542 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a9 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a9\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 390 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a40 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a40\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1506 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a8 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a8\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 354 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Warning: Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning: No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 177 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 179 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 179 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning: No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 179 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[2\] " "Warning: No output dependent on input pin \"DPDT_SW\[2\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[3\] " "Warning: No output dependent on input pin \"DPDT_SW\[3\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[4\] " "Warning: No output dependent on input pin \"DPDT_SW\[4\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[5\] " "Warning: No output dependent on input pin \"DPDT_SW\[5\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[6\] " "Warning: No output dependent on input pin \"DPDT_SW\[6\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[7\] " "Warning: No output dependent on input pin \"DPDT_SW\[7\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[8\] " "Warning: No output dependent on input pin \"DPDT_SW\[8\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[9\] " "Warning: No output dependent on input pin \"DPDT_SW\[9\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[10\] " "Warning: No output dependent on input pin \"DPDT_SW\[10\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[11\] " "Warning: No output dependent on input pin \"DPDT_SW\[11\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[12\] " "Warning: No output dependent on input pin \"DPDT_SW\[12\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[13\] " "Warning: No output dependent on input pin \"DPDT_SW\[13\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[14\] " "Warning: No output dependent on input pin \"DPDT_SW\[14\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[15\] " "Warning: No output dependent on input pin \"DPDT_SW\[15\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[16\] " "Warning: No output dependent on input pin \"DPDT_SW\[16\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[17\] " "Warning: No output dependent on input pin \"DPDT_SW\[17\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning: No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 196 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning: No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 199 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning: No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 282 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning: No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 286 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning: No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning: No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning: No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning: No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning: No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning: No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning: No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning: No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 292 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning: No output dependent on input pin \"TD_HS\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 293 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning: No output dependent on input pin \"TD_VS\"" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 294 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3175 " "Info: Implemented 3175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Info: Implemented 44 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "223 " "Info: Implemented 223 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "158 " "Info: Implemented 158 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2672 " "Info: Implemented 2672 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "75 " "Info: Implemented 75 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 433 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 433 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 16:31:14 2007 " "Info: Processing ended: Thu Jun 14 16:31:14 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Info: Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Internal Build 135 03/15/2007 SJ Full Version " "Info: Version 7.1 Internal Build 135 03/15/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 16:31:16 2007 " "Info: Processing started: Thu Jun 14 16:31:16 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_USB_API EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_USB_API\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "3775 Top " "Info: Previous placement does not exist for 3775 of 3775 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk 0 TCK " "Info: Clock Control Block CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block TCK. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 58 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } }  } 0 0 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 425 " "Warning: No exact pin location assignment(s) for 47 pins of 425 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[2\] " "Info: Pin DPDT_SW\[2\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[3\] " "Info: Pin DPDT_SW\[3\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[4\] " "Info: Pin DPDT_SW\[4\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[5\] " "Info: Pin DPDT_SW\[5\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[6\] " "Info: Pin DPDT_SW\[6\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[7\] " "Info: Pin DPDT_SW\[7\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[8\] " "Info: Pin DPDT_SW\[8\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[9\] " "Info: Pin DPDT_SW\[9\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[10\] " "Info: Pin DPDT_SW\[10\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[11\] " "Info: Pin DPDT_SW\[11\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[12\] " "Info: Pin DPDT_SW\[12\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[13\] " "Info: Pin DPDT_SW\[13\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[14\] " "Info: Pin DPDT_SW\[14\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[15\] " "Info: Pin DPDT_SW\[15\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[16\] " "Info: Pin DPDT_SW\[16\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[17\] " "Info: Pin DPDT_SW\[17\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[0\] " "Info: Pin LED_GREEN\[0\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[1\] " "Info: Pin LED_GREEN\[1\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[2\] " "Info: Pin LED_GREEN\[2\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[3\] " "Info: Pin LED_GREEN\[3\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[4\] " "Info: Pin LED_GREEN\[4\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[5\] " "Info: Pin LED_GREEN\[5\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[6\] " "Info: Pin LED_GREEN\[6\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[7\] " "Info: Pin LED_GREEN\[7\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_GREEN\[8\] " "Info: Pin LED_GREEN\[8\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 192 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[0\] " "Info: Pin LED_RED\[0\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[1\] " "Info: Pin LED_RED\[1\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[2\] " "Info: Pin LED_RED\[2\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[3\] " "Info: Pin LED_RED\[3\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[4\] " "Info: Pin LED_RED\[4\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[5\] " "Info: Pin LED_RED\[5\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[6\] " "Info: Pin LED_RED\[6\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[7\] " "Info: Pin LED_RED\[7\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[8\] " "Info: Pin LED_RED\[8\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[9\] " "Info: Pin LED_RED\[9\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[10\] " "Info: Pin LED_RED\[10\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[11\] " "Info: Pin LED_RED\[11\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[12\] " "Info: Pin LED_RED\[12\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[13\] " "Info: Pin LED_RED\[13\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[14\] " "Info: Pin LED_RED\[14\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[15\] " "Info: Pin LED_RED\[15\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[16\] " "Info: Pin LED_RED\[16\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_RED\[17\] " "Info: Pin LED_RED\[17\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 193 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[0\] " "Info: Pin DPDT_SW\[0\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DPDT_SW\[1\] " "Info: Pin DPDT_SW\[1\] not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSC_50 " "Info: Pin OSC_50 not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSC_27 " "Info: Pin OSC_27 not assigned to an exact location on the device" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 175 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u10\|mI2C_CTRL_CLK" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USB_JTAG:u1\|mTCK " "Info: Destination node USB_JTAG:u1\|mTCK" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_JTAG:u1|mTCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_JTAG:u1|mTCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "TCK  " "Info: Promoted node TCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|clkctrl1 Global Clock " "Info: Automatically promoted CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 58 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } }  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 263 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "TCK Global Clock " "Info: Pin TCK drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 263 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u10\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u10\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|LUT_INDEX\[4\] " "Info: Destination node I2C_AV_Config:u10\|LUT_INDEX\[4\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Info: Destination node I2C_AV_Config:u10\|LUT_INDEX\[5\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|LUT_INDEX\[3\] " "Info: Destination node I2C_AV_Config:u10\|LUT_INDEX\[3\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|LUT_INDEX\[1\] " "Info: Destination node I2C_AV_Config:u10\|LUT_INDEX\[1\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|LUT_INDEX\[2\] " "Info: Destination node I2C_AV_Config:u10\|LUT_INDEX\[2\]" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|I2C_Controller:u0\|I2C_SCLK~255 " "Info: Destination node I2C_AV_Config:u10\|I2C_Controller:u0\|I2C_SCLK~255" {  } { { "I2C_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_Controller.v" 62 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u10\|mI2C_CTRL_CLK~79 " "Info: Destination node I2C_AV_Config:u10\|mI2C_CTRL_CLK~79" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK~79 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u11\|LRCK_4X  " "Info: Automatically promoted node AUDIO_DAC:u11\|LRCK_4X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u11\|LRCK_4X~47 " "Info: Destination node AUDIO_DAC:u11\|LRCK_4X~47" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_4X~47 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_4X~47 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_4X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_4X } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USB_JTAG:u1\|mTCK  " "Info: Automatically promoted node USB_JTAG:u1\|mTCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_JTAG:u1|mTCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_JTAG:u1|mTCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u11\|LRCK_2X  " "Info: Automatically promoted node AUDIO_DAC:u11\|LRCK_2X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u11\|LRCK_2X~49 " "Info: Destination node AUDIO_DAC:u11\|LRCK_2X~49" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 73 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_2X~49 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_2X~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 73 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_2X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_2X } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u10\|Mux2~73  " "Info: Automatically promoted node I2C_AV_Config:u10\|Mux2~73 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|Mux2~73 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|Mux2~73 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u11\|LRCK_1X  " "Info: Automatically promoted node AUDIO_DAC:u11\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Info: Destination node AUD_DACLRCK" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 287 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u11\|LRCK_1X~51 " "Info: Destination node AUDIO_DAC:u11\|LRCK_1X~51" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 134 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_1X~51 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_1X~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Info: Destination node AUD_ADCLRCK" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 285 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 134 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|LRCK_1X } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u11\|oAUD_BCK  " "Info: Automatically promoted node AUDIO_DAC:u11\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Info: Destination node AUD_BCLK" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 289 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u11\|oAUD_BCK~37 " "Info: Destination node AUDIO_DAC:u11\|oAUD_BCK~37" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|oAUD_BCK~37 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|oAUD_BCK~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|oAUD_BCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|oAUD_BCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:d0\|oRESET  " "Info: Automatically promoted node Reset_Delay:d0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Reset_Delay.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Reset_Delay.v" 3 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:d0|oRESET } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:d0|oRESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.30 18 27 0 " "Info: Number of I/O pins in group: 45 (unused VREF, 3.30 VCCIO, 18 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 55 9 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 55 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 57 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 57 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 54 2 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 54 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 27 31 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 27 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 54 11 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 54 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 55 4 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 55 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 34 24 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 34 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 46 10 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 46 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Audio_PLL.v" 85 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 512 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 267 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Audio_PLL.v" 85 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 512 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 290 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a74 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a74\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2730 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a72 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a72\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2658 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a73 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a73\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2694 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a65 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a65\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2406 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a66 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a66\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2442 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a64 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a64\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2370 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a67 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a67\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2478 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a70 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a70\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2586 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a69 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a69\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2550 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a68 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a68\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2514 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a71 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a71\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2622 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a57 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a57\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2118 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a56 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a56\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2082 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a59 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a59\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2190 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a58 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a58\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2154 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a50 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a50\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1866 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a49 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a49\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1830 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a48 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a48\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1794 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a51 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a51\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1902 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a61 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a61\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2262 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a62 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a62\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2298 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a60 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a60\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2226 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a63 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a63\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2334 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a54 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a54\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2010 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a53 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a53\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1974 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a52 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a52\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1938 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a55 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a55\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 2046 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a30 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a30\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1146 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a29 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a29\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1110 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a28 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a28\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1074 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a31 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a31\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1182 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a21 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a21\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 822 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a22 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a22\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 858 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a20 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a20\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 786 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a23 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a23\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 894 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a17 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a17\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 678 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a18 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a18\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 714 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a16 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a16\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 642 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a19 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a19\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 750 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a26 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a26\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1002 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a24 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a24\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 930 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a27 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a27\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1038 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a25 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a25\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 966 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a14 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a14\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 570 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a13 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a13\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 534 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a12 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a12\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 498 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a15 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a15\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 606 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a5 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a5\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 246 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a6 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a6\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 282 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a4 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a4\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 210 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a7 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a7\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 318 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a45 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a45\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1686 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a46 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a46\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1722 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a44 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a44\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1650 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a47 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a47\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1758 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a38 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a38\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1434 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a37 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a37\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1398 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a36 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a36\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1362 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a39 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a39\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1470 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a34 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a34\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1290 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a33 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a33\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1254 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a32 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a32\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1218 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a35 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a35\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1326 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a1 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a1\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 102 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a2 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a2\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 138 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 66 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a3 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a3\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 174 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a43 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a43\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1614 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a11 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a11\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 462 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a42 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a42\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1578 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a10 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a10\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 426 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a41 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a41\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1542 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a9 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a9\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 390 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a40 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a40\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 1506 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a8 clk1 GND " "Warning: WYSIWYG primitive \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a8\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 354 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/Img_RAM.v" 79 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 552 0 0 } }  } 0 0 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.182 ns register register " "Info: Estimated most critical path is register to register delay of 1.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE 1 REG LAB_X56_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X56_Y15; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.275 ns) 1.098 ns Multi_Sdram:u3\|Sdram_Controller:u1\|DONE~98 2 COMB LAB_X56_Y16 1 " "Info: 2: + IC(0.823 ns) + CELL(0.275 ns) = 1.098 ns; Loc. = LAB_X56_Y16; Fanout = 1; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|DONE~98'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.182 ns Multi_Sdram:u3\|Sdram_Controller:u1\|DONE 3 REG LAB_X56_Y16 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.182 ns; Loc. = LAB_X56_Y16; Fanout = 6; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|DONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 30.37 % ) " "Info: Total cell delay = 0.359 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 69.63 % ) " "Info: Total interconnect delay = 0.823 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 20 " "Info: Average interconnect usage is 5% of the available device resources. Peak interconnect usage is 20%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X22_Y12 X32_Y23 " "Info: The peak interconnect region extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "381 " "Warning: Found 381 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[0\] 0 " "Info: Pin \"LED_GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[1\] 0 " "Info: Pin \"LED_GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[2\] 0 " "Info: Pin \"LED_GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[3\] 0 " "Info: Pin \"LED_GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[4\] 0 " "Info: Pin \"LED_GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[5\] 0 " "Info: Pin \"LED_GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[6\] 0 " "Info: Pin \"LED_GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[7\] 0 " "Info: Pin \"LED_GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_GREEN\[8\] 0 " "Info: Pin \"LED_GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[0\] 0 " "Info: Pin \"LED_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[1\] 0 " "Info: Pin \"LED_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[2\] 0 " "Info: Pin \"LED_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[3\] 0 " "Info: Pin \"LED_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[4\] 0 " "Info: Pin \"LED_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[5\] 0 " "Info: Pin \"LED_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[6\] 0 " "Info: Pin \"LED_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[7\] 0 " "Info: Pin \"LED_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[8\] 0 " "Info: Pin \"LED_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[9\] 0 " "Info: Pin \"LED_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[10\] 0 " "Info: Pin \"LED_RED\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[11\] 0 " "Info: Pin \"LED_RED\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[12\] 0 " "Info: Pin \"LED_RED\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[13\] 0 " "Info: Pin \"LED_RED\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[14\] 0 " "Info: Pin \"LED_RED\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[15\] 0 " "Info: Pin \"LED_RED\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[16\] 0 " "Info: Pin \"LED_RED\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RED\[17\] 0 " "Info: Pin \"LED_RED\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_INT0 0 " "Info: Pin \"OTG_INT0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_INT1 0 " "Info: Pin \"OTG_INT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DREQ0 0 " "Info: Pin \"OTG_DREQ0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DREQ1 0 " "Info: Pin \"OTG_DREQ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "117 " "Warning: Following 117 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 252 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 253 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 251 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 287 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 289 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "139 " "Warning: Following 139 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 252 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 253 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 251 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 297 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 195 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Info: Pin IRDA_TXD has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 198 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N VCC " "Info: Pin FL_RST_N has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 217 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_UB_N GND " "Info: Pin SRAM_UB_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 223 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_LB_N GND " "Info: Pin SRAM_LB_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 224 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 226 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 230 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N GND " "Info: Pin OTG_CS_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N GND " "Info: Pin OTG_RD_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N GND " "Info: Pin OTG_WR_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 233 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N GND " "Info: Pin OTG_RST_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 234 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED GND " "Info: Pin OTG_FSPEED has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 235 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED GND " "Info: Pin OTG_LSPEED has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 236 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_INT0 GND " "Info: Pin OTG_INT0 has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 237 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_INT1 GND " "Info: Pin OTG_INT1 has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 238 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DREQ0 GND " "Info: Pin OTG_DREQ0 has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 239 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DREQ1 GND " "Info: Pin OTG_DREQ1 has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 240 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N GND " "Info: Pin OTG_DACK0_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 241 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N GND " "Info: Pin OTG_DACK1_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 242 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 245 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 246 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 247 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 254 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 271 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 277 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N GND " "Info: Pin ENET_CS_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 278 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N GND " "Info: Pin ENET_WR_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 279 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N GND " "Info: Pin ENET_RD_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 280 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N GND " "Info: Pin ENET_RST_N has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 281 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 283 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET VCC " "Info: Pin TD_RESET has VCC driving its datain port" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 295 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|OE " "Info: Following pins have the same output enable: Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\|OE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 201 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Multi_Flash:u2\|Flash_Controller:u1\|ST.READ (inverted) " "Info: Following pins have the same output enable: Multi_Flash:u2\|Flash_Controller:u1\|ST.READ (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FL_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin FL_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 214 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Multi_Sram:u6\|SRAM_WE_N~56 " "Info: Following pins have the same output enable: Multi_Sram:u6\|SRAM_WE_N~56" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_AV_Config:u10\|I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_AV_Config:u10\|I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional I2C_SDAT 3.3-V LVTTL " "Info: Type bidirectional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 256 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.fit.smsg " "Info: Generated suppressed messages file D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Allocated 260 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 16:32:07 2007 " "Info: Processing ended: Thu Jun 14 16:32:07 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Info: Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Internal Build 135 03/15/2007 SJ Full Version " "Info: Version 7.1 Internal Build 135 03/15/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 16:32:08 2007 " "Info: Processing started: Thu Jun 14 16:32:08 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 16:32:25 2007 " "Info: Processing ended: Thu Jun 14 16:32:25 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Internal Build 135 03/15/2007 SJ Full Version " "Info: Version 7.1 Internal Build 135 03/15/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 16:32:26 2007 " "Info: Processing started: Thu Jun 14 16:32:26 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_USB_API -c DE2_USB_API --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[2\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[2\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[12\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[12\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[1\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[1\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[8\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[8\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[5\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[5\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[6\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[6\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[7\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[7\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[3\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[3\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[10\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[10\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[14\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[14\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[13\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[13\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[9\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[9\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[0\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[0\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[11\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[11\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[15\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[15\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config:u10\|LUT_DATA\[4\] " "Warning: Node \"I2C_AV_Config:u10\|LUT_DATA\[4\]\" is a latch" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 170 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "TCK " "Info: Assuming node \"TCK\" is an undefined clock" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 263 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u11\|oAUD_BCK " "Info: Detected ripple clock \"AUDIO_DAC:u11\|oAUD_BCK\" as buffer" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u11\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u11\|LRCK_2X " "Info: Detected ripple clock \"AUDIO_DAC:u11\|LRCK_2X\" as buffer" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 73 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u11\|LRCK_2X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u11\|LRCK_4X " "Info: Detected ripple clock \"AUDIO_DAC:u11\|LRCK_4X\" as buffer" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u11\|LRCK_4X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u11\|LRCK_1X " "Info: Detected ripple clock \"AUDIO_DAC:u11\|LRCK_1X\" as buffer" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 134 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u11\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "I2C_AV_Config:u10\|Mux2~72 " "Info: Detected gated clock \"I2C_AV_Config:u10\|Mux2~72\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 116 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|Mux2~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "I2C_AV_Config:u10\|Mux2~73 " "Info: Detected gated clock \"I2C_AV_Config:u10\|Mux2~73\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 116 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|Mux2~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"I2C_AV_Config:u10\|LUT_INDEX\[2\]\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"I2C_AV_Config:u10\|LUT_INDEX\[1\]\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"I2C_AV_Config:u10\|LUT_INDEX\[3\]\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"I2C_AV_Config:u10\|LUT_INDEX\[4\]\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"I2C_AV_Config:u10\|LUT_INDEX\[5\]\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u10\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u10\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u10\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "USB_JTAG:u1\|mTCK " "Info: Detected ripple clock \"USB_JTAG:u1\|mTCK\" as buffer" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_JTAG:u1\|mTCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 register CMD_Decode:u5\|mSDR_WRn register Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\] 11.672 ns " "Info: Slack time is 11.672 ns for clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"CMD_Decode:u5\|mSDR_WRn\" and destination register \"Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.413 ns + Largest register register " "Info: + Largest register to register requirement is 17.413 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\] 3 REG LCFF_X56_Y15_N23 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X56_Y15_N23; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'OSC_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 624 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 624; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns CMD_Decode:u5\|mSDR_WRn 3 REG LCFF_X23_Y12_N25 12 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X23_Y12_N25; Fanout = 12; REG Node = 'CMD_Decode:u5\|mSDR_WRn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { OSC_50 OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { OSC_50 OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { OSC_50 OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.741 ns - Longest register register " "Info: - Longest register to register delay is 5.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CMD_Decode:u5\|mSDR_WRn 1 REG LCFF_X23_Y12_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N25; Fanout = 12; REG Node = 'CMD_Decode:u5\|mSDR_WRn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "CMD_Decode.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CMD_Decode.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.486 ns) + CELL(0.275 ns) 2.761 ns Multi_Sdram:u3\|Sdram_Multiplexer:u0\|oSDR_RD~53 2 COMB LCCOMB_X56_Y16_N16 19 " "Info: 2: + IC(2.486 ns) + CELL(0.275 ns) = 2.761 ns; Loc. = LCCOMB_X56_Y16_N16; Fanout = 19; COMB Node = 'Multi_Sdram:u3\|Sdram_Multiplexer:u0\|oSDR_RD~53'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CMD_Decode:u5|mSDR_WRn Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Multiplexer.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.150 ns) 3.569 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[3\]~2166 3 COMB LCCOMB_X56_Y16_N26 2 " "Info: 3: + IC(0.658 ns) + CELL(0.150 ns) = 3.569 ns; Loc. = LCCOMB_X56_Y16_N26; Fanout = 2; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[3\]~2166'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.968 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[3\]~2167 4 COMB LCCOMB_X56_Y16_N20 2 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.968 ns; Loc. = LCCOMB_X56_Y16_N20; Fanout = 2; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[3\]~2167'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 4.509 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[1\]~2168 5 COMB LCCOMB_X56_Y16_N0 9 " "Info: 5: + IC(0.266 ns) + CELL(0.275 ns) = 4.509 ns; Loc. = LCCOMB_X56_Y16_N0; Fanout = 9; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[1\]~2168'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.385 ns) 5.657 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\]~2171 6 COMB LCCOMB_X56_Y15_N22 1 " "Info: 6: + IC(0.763 ns) + CELL(0.385 ns) = 5.657 ns; Loc. = LCCOMB_X56_Y15_N22; Fanout = 1; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\]~2171'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.741 ns Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\] 7 REG LCFF_X56_Y15_N23 3 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.741 ns; Loc. = LCFF_X56_Y15_N23; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|ST\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 22.98 % ) " "Info: Total cell delay = 1.319 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 77.02 % ) " "Info: Total interconnect delay = 4.422 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { CMD_Decode:u5|mSDR_WRn Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { CMD_Decode:u5|mSDR_WRn Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 2.486ns 0.658ns 0.249ns 0.266ns 0.763ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.385ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { OSC_50 OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl CMD_Decode:u5|mSDR_WRn } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { CMD_Decode:u5|mSDR_WRn Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { CMD_Decode:u5|mSDR_WRn Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2166 Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~2167 Multi_Sdram:u3|Sdram_Controller:u1|ST[1]~2168 Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~2171 Multi_Sdram:u3|Sdram_Controller:u1|ST[4] } { 0.000ns 2.486ns 0.658ns 0.249ns 0.266ns 0.763ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.385ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 memory VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6 register VGA_OSD_RAM:u9\|oRed\[9\] 29.473 ns " "Info: Slack time is 29.473 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source memory \"VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6\" and destination register \"VGA_OSD_RAM:u9\|oRed\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "97.95 MHz 10.209 ns " "Info: Fmax is 97.95 MHz (period= 10.209 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.500 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.500 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.318 ns " "Info: + Latch edge is 37.318 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.364 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.364 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.364 ns " "Info: - Launch edge is -2.364 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.364 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.364 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.641 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1389 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1389; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns VGA_OSD_RAM:u9\|oRed\[9\] 3 REG LCFF_X24_Y19_N3 14 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 14; REG Node = 'VGA_OSD_RAM:u9\|oRed\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.650 ns - Longest memory " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source memory is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1389 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1389; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.635 ns) 2.650 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6 3 MEM M4K_X52_Y23 1 " "Info: 3: + IC(0.940 ns) + CELL(0.635 ns) = 2.650 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.96 % ) " "Info: Total cell delay = 0.635 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.015 ns ( 76.04 % ) " "Info: Total interconnect delay = 2.015 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } { 0.000ns 1.075ns 0.940ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } { 0.000ns 1.075ns 0.940ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 66 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } { 0.000ns 1.075ns 0.940ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.027 ns - Longest memory register " "Info: - Longest memory to register delay is 10.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6 1 MEM M4K_X52_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|ram_block2a0~PORTADATAOUT6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "db/altsyncram_p132.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/altsyncram_p132.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.652 ns) + CELL(0.275 ns) 4.015 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12067w~273 2 COMB LCCOMB_X22_Y16_N20 1 " "Info: 2: + IC(3.652 ns) + CELL(0.275 ns) = 4.015 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12067w~273'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 545 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.275 ns) 4.534 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12067w~274 3 COMB LCCOMB_X22_Y16_N18 1 " "Info: 3: + IC(0.244 ns) + CELL(0.275 ns) = 4.534 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12067w~274'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 545 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.275 ns) 5.836 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~728 4 COMB LCCOMB_X18_Y19_N24 1 " "Info: 4: + IC(1.027 ns) + CELL(0.275 ns) = 5.836 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~728'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 573 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 6.537 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~729 5 COMB LCCOMB_X18_Y19_N16 1 " "Info: 5: + IC(0.263 ns) + CELL(0.438 ns) = 6.537 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~729'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 573 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 7.061 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~731 6 COMB LCCOMB_X18_Y19_N14 1 " "Info: 6: + IC(0.253 ns) + CELL(0.271 ns) = 7.061 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|w_result12377w~731'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 573 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 7.585 ns VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|result_node\[6\]~7289 7 COMB LCCOMB_X18_Y19_N20 1 " "Info: 7: + IC(0.253 ns) + CELL(0.271 ns) = 7.585 ns; Loc. = LCCOMB_X18_Y19_N20; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\|result_node\[6\]~7289'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 } "NODE_NAME" } } { "db/mux_hkb.tdf" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/db/mux_hkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.275 ns) 8.739 ns VGA_OSD_RAM:u9\|Mux0~56 8 COMB LCCOMB_X24_Y19_N20 1 " "Info: 8: + IC(0.879 ns) + CELL(0.275 ns) = 8.739 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Mux0~56'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 VGA_OSD_RAM:u9|Mux0~56 } "NODE_NAME" } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.272 ns VGA_OSD_RAM:u9\|Mux0~57 9 COMB LCCOMB_X24_Y19_N4 1 " "Info: 9: + IC(0.258 ns) + CELL(0.275 ns) = 9.272 ns; Loc. = LCCOMB_X24_Y19_N4; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Mux0~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { VGA_OSD_RAM:u9|Mux0~56 VGA_OSD_RAM:u9|Mux0~57 } "NODE_NAME" } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 9.943 ns VGA_OSD_RAM:u9\|Mux0~60 10 COMB LCCOMB_X24_Y19_N2 1 " "Info: 10: + IC(0.252 ns) + CELL(0.419 ns) = 9.943 ns; Loc. = LCCOMB_X24_Y19_N2; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u9\|Mux0~60'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { VGA_OSD_RAM:u9|Mux0~57 VGA_OSD_RAM:u9|Mux0~60 } "NODE_NAME" } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.027 ns VGA_OSD_RAM:u9\|oRed\[9\] 11 REG LCFF_X24_Y19_N3 14 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.027 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 14; REG Node = 'VGA_OSD_RAM:u9\|oRed\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_OSD_RAM:u9|Mux0~60 VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_OSD_RAM.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.946 ns ( 29.38 % ) " "Info: Total cell delay = 2.946 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.081 ns ( 70.62 % ) " "Info: Total interconnect delay = 7.081 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.027 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 VGA_OSD_RAM:u9|Mux0~56 VGA_OSD_RAM:u9|Mux0~57 VGA_OSD_RAM:u9|Mux0~60 VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.027 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 VGA_OSD_RAM:u9|Mux0~56 VGA_OSD_RAM:u9|Mux0~57 VGA_OSD_RAM:u9|Mux0~60 VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 3.652ns 0.244ns 1.027ns 0.263ns 0.253ns 0.253ns 0.879ns 0.258ns 0.252ns 0.000ns } { 0.088ns 0.275ns 0.275ns 0.275ns 0.438ns 0.271ns 0.271ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 } { 0.000ns 1.075ns 0.940ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.027 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 VGA_OSD_RAM:u9|Mux0~56 VGA_OSD_RAM:u9|Mux0~57 VGA_OSD_RAM:u9|Mux0~60 VGA_OSD_RAM:u9|oRed[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.027 ns" { VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0~PORTADATAOUT6 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~273 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12067w~274 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~728 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~729 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|w_result12377w~731 VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5|result_node[6]~7289 VGA_OSD_RAM:u9|Mux0~56 VGA_OSD_RAM:u9|Mux0~57 VGA_OSD_RAM:u9|Mux0~60 VGA_OSD_RAM:u9|oRed[9] } { 0.000ns 3.652ns 0.244ns 1.027ns 0.263ns 0.253ns 0.253ns 0.879ns 0.258ns 0.252ns 0.000ns } { 0.088ns 0.275ns 0.275ns 0.275ns 0.438ns 0.271ns 0.271ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register AUDIO_DAC:u11\|FLASH_Cont\[0\] register AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\] 25.39 ns " "Info: Slack time is 25.39 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC:u11\|FLASH_Cont\[0\]\" and destination register \"AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "209.38 MHz 4.776 ns " "Info: Fmax is 209.38 MHz (period= 4.776 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "27.576 ns + Largest register register " "Info: + Largest register to register requirement is 27.576 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.778 ns + " "Info: + Setup relationship between source and destination is 27.778 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 53.191 ns " "Info: + Latch edge is 53.191 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns -2.364 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with  offset of -2.364 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.413 ns " "Info: - Launch edge is 25.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.413 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns + Largest " "Info: + Largest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.287 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.889 ns AUDIO_DAC:u11\|LRCK_4X 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.889 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'AUDIO_DAC:u11\|LRCK_4X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.000 ns) 3.756 ns AUDIO_DAC:u11\|LRCK_4X~clkctrl 4 COMB CLKCTRL_G7 38 " "Info: 4: + IC(0.867 ns) + CELL(0.000 ns) = 3.756 ns; Loc. = CLKCTRL_G7; Fanout = 38; COMB Node = 'AUDIO_DAC:u11\|LRCK_4X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 5.287 ns AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\] 5 REG LCFF_X41_Y10_N15 1 " "Info: 5: + IC(0.994 ns) + CELL(0.537 ns) = 5.287 ns; Loc. = LCFF_X41_Y10_N15; Fanout = 1; REG Node = 'AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.04 % ) " "Info: Total cell delay = 1.324 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.963 ns ( 74.96 % ) " "Info: Total interconnect delay = 3.963 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.275 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.889 ns AUDIO_DAC:u11\|LRCK_4X 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.889 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'AUDIO_DAC:u11\|LRCK_4X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.000 ns) 3.756 ns AUDIO_DAC:u11\|LRCK_4X~clkctrl 4 COMB CLKCTRL_G7 38 " "Info: 4: + IC(0.867 ns) + CELL(0.000 ns) = 3.756 ns; Loc. = CLKCTRL_G7; Fanout = 38; COMB Node = 'AUDIO_DAC:u11\|LRCK_4X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 5.275 ns AUDIO_DAC:u11\|FLASH_Cont\[0\] 5 REG LCFF_X35_Y10_N11 20 " "Info: 5: + IC(0.982 ns) + CELL(0.537 ns) = 5.275 ns; Loc. = LCFF_X35_Y10_N11; Fanout = 20; REG Node = 'AUDIO_DAC:u11\|FLASH_Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.10 % ) " "Info: Total cell delay = 1.324 ns ( 25.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 74.90 % ) " "Info: Total interconnect delay = 3.951 ns ( 74.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.982ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.982ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.982ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.186 ns - Longest register register " "Info: - Longest register to register delay is 2.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u11\|FLASH_Cont\[0\] 1 REG LCFF_X35_Y10_N11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y10_N11; Fanout = 20; REG Node = 'AUDIO_DAC:u11\|FLASH_Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.660 ns) 2.186 ns AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\] 2 REG LCFF_X41_Y10_N15 1 " "Info: 2: + IC(1.526 ns) + CELL(0.660 ns) = 2.186 ns; Loc. = LCFF_X41_Y10_N15; Fanout = 1; REG Node = 'AUDIO_DAC:u11\|FLASH_Out_Tmp\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { AUDIO_DAC:u11|FLASH_Cont[0] AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 30.19 % ) " "Info: Total cell delay = 0.660 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.526 ns ( 69.81 % ) " "Info: Total interconnect delay = 1.526 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { AUDIO_DAC:u11|FLASH_Cont[0] AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.186 ns" { AUDIO_DAC:u11|FLASH_Cont[0] AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.526ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|LRCK_4X AUDIO_DAC:u11|LRCK_4X~clkctrl AUDIO_DAC:u11|FLASH_Cont[0] } { 0.000ns 1.075ns 1.027ns 0.867ns 0.982ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { AUDIO_DAC:u11|FLASH_Cont[0] AUDIO_DAC:u11|FLASH_Out_Tmp[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.186 ns" { AUDIO_DAC:u11|FLASH_Cont[0] AUDIO_DAC:u11|FLASH_Out_Tmp[15] } { 0.000ns 1.526ns } { 0.000ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "OSC_50 register Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE register Multi_Sdram:u3\|Sdram_Controller:u1\|DONE 883 ps " "Info: Slack time is 883 ps for clock \"OSC_50\" between source register \"Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE\" and destination register \"Multi_Sdram:u3\|Sdram_Controller:u1\|DONE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.173 ns + Largest register register " "Info: + Largest register to register requirement is 2.173 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns + Largest " "Info: + Largest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'OSC_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 624 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 624; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns Multi_Sdram:u3\|Sdram_Controller:u1\|DONE 3 REG LCFF_X56_Y16_N31 6 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X56_Y16_N31; Fanout = 6; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|DONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { OSC_50 OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.654 ns - Longest register " "Info: - Longest clock path from clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE 3 REG LCFF_X56_Y15_N13 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X56_Y15_N13; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { OSC_50 OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { OSC_50 OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.290 ns - Longest register register " "Info: - Longest register to register delay is 1.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE 1 REG LCFF_X56_Y15_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y15_N13; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|mDONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.420 ns) 1.206 ns Multi_Sdram:u3\|Sdram_Controller:u1\|DONE~98 2 COMB LCCOMB_X56_Y16_N30 1 " "Info: 2: + IC(0.786 ns) + CELL(0.420 ns) = 1.206 ns; Loc. = LCCOMB_X56_Y16_N30; Fanout = 1; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|DONE~98'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.290 ns Multi_Sdram:u3\|Sdram_Controller:u1\|DONE 3 REG LCFF_X56_Y16_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.290 ns; Loc. = LCFF_X56_Y16_N31; Fanout = 6; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|DONE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 39.07 % ) " "Info: Total cell delay = 0.504 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.786 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.786 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.290 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.786ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { OSC_50 OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|mDONE } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.290 ns" { Multi_Sdram:u3|Sdram_Controller:u1|mDONE Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 Multi_Sdram:u3|Sdram_Controller:u1|DONE } { 0.000ns 0.786ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "OSC_27 " "Info: No valid register-to-register data paths exist for clock \"OSC_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TCK register USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\] register USB_JTAG:u1\|JTAG_TRANS:u1\|TDO 405.02 MHz 2.469 ns Internal " "Info: Clock \"TCK\" has Internal fmax of 405.02 MHz between source register \"USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\]\" and destination register \"USB_JTAG:u1\|JTAG_TRANS:u1\|TDO\" (period= 2.469 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.255 ns + Longest register register " "Info: + Longest register to register delay is 2.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\] 1 REG LCFF_X24_Y12_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N3; Fanout = 6; REG Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.419 ns) 0.761 ns USB_JTAG:u1\|JTAG_TRANS:u1\|Mux0~90 2 COMB LCCOMB_X24_Y12_N6 1 " "Info: 2: + IC(0.342 ns) + CELL(0.419 ns) = 0.761 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 1; COMB Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|Mux0~90'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 1.466 ns USB_JTAG:u1\|JTAG_TRANS:u1\|Mux0~91 3 COMB LCCOMB_X24_Y12_N12 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.466 ns; Loc. = LCCOMB_X24_Y12_N12; Fanout = 1; COMB Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|Mux0~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.437 ns) 2.171 ns USB_JTAG:u1\|JTAG_TRANS:u1\|TDO~83 4 COMB LCCOMB_X24_Y12_N26 1 " "Info: 4: + IC(0.268 ns) + CELL(0.437 ns) = 2.171 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 1; COMB Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|TDO~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.255 ns USB_JTAG:u1\|JTAG_TRANS:u1\|TDO 5 REG LCFF_X24_Y12_N27 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.255 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.378 ns ( 61.11 % ) " "Info: Total cell delay = 1.378 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 38.89 % ) " "Info: Total interconnect delay = 0.877 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 USB_JTAG:u1|JTAG_TRANS:u1|TDO } { 0.000ns 0.342ns 0.267ns 0.268ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TCK destination 5.195 ns + Shortest register " "Info: + Shortest clock path from clock \"TCK\" to destination register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns TCK 1 CLK PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 1; CLK Node = 'TCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 263 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(0.000 ns) 3.641 ns CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk 2 COMB CLKCTRL_G0 6 " "Info: 2: + IC(2.811 ns) + CELL(0.000 ns) = 3.641 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.195 ns USB_JTAG:u1\|JTAG_TRANS:u1\|TDO 3 REG LCFF_X24_Y12_N27 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 5.195 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 26.31 % ) " "Info: Total cell delay = 1.367 ns ( 26.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 73.69 % ) " "Info: Total interconnect delay = 3.828 ns ( 73.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TCK source 5.195 ns - Longest register " "Info: - Longest clock path from clock \"TCK\" to source register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns TCK 1 CLK PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 1; CLK Node = 'TCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 263 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(0.000 ns) 3.641 ns CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk 2 COMB CLKCTRL_G0 6 " "Info: 2: + IC(2.811 ns) + CELL(0.000 ns) = 3.641 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "CLK_LOCK.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/CLK_LOCK.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.195 ns USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\] 3 REG LCFF_X24_Y12_N3 6 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 5.195 ns; Loc. = LCFF_X24_Y12_N3; Fanout = 6; REG Node = 'USB_JTAG:u1\|JTAG_TRANS:u1\|rCont\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 26.31 % ) " "Info: Total cell delay = 1.367 ns ( 26.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 73.69 % ) " "Info: Total interconnect delay = 3.828 ns ( 73.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] USB_JTAG:u1|JTAG_TRANS:u1|Mux0~90 USB_JTAG:u1|JTAG_TRANS:u1|Mux0~91 USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 USB_JTAG:u1|JTAG_TRANS:u1|TDO } { 0.000ns 0.342ns 0.267ns 0.268ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.437ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|TDO } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { TCK CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { TCK TCK~combout CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] } { 0.000ns 0.000ns 2.811ns 1.017ns } { 0.000ns 0.830ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 register Multi_Sdram:u3\|Sdram_Controller:u1\|Write register Multi_Sdram:u3\|Sdram_Controller:u1\|Write 391 ps " "Info: Minimum slack time is 391 ps for clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Multi_Sdram:u3\|Sdram_Controller:u1\|Write\" and destination register \"Multi_Sdram:u3\|Sdram_Controller:u1\|Write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|Write 1 REG LCFF_X56_Y15_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y15_N19; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|Write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Multi_Sdram:u3\|Sdram_Controller:u1\|Write~554 2 COMB LCCOMB_X56_Y15_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X56_Y15_N18; Fanout = 1; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|Write~554'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write Multi_Sdram:u3|Sdram_Controller:u1|Write~554 } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Multi_Sdram:u3\|Sdram_Controller:u1\|Write 3 REG LCFF_X56_Y15_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X56_Y15_N19; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|Write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write~554 Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write Multi_Sdram:u3|Sdram_Controller:u1|Write~554 Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write Multi_Sdram:u3|Sdram_Controller:u1|Write~554 Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns Multi_Sdram:u3\|Sdram_Controller:u1\|Write 3 REG LCFF_X56_Y15_N19 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X56_Y15_N19; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|Write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 194 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 194; COMB Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns Multi_Sdram:u3\|Sdram_Controller:u1\|Write 3 REG LCFF_X56_Y15_N19 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X56_Y15_N19; Fanout = 3; REG Node = 'Multi_Sdram:u3\|Sdram_Controller:u1\|Write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/Multi_Sdram/Sdram_Controller.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write Multi_Sdram:u3|Sdram_Controller:u1|Write~554 Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Multi_Sdram:u3|Sdram_Controller:u1|Write Multi_Sdram:u3|Sdram_Controller:u1|Write~554 Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Multi_Sdram:u3|Sdram_Controller:u1|Write } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:u8\|oVGA_V_SYNC register VGA_Controller:u8\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u8\|oVGA_V_SYNC\" and destination register \"VGA_Controller:u8\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u8\|oVGA_V_SYNC 1 REG LCFF_X29_Y22_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 3; REG Node = 'VGA_Controller:u8\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u8\|oVGA_V_SYNC~882 2 COMB LCCOMB_X29_Y22_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y22_N30; Fanout = 1; COMB Node = 'VGA_Controller:u8\|oVGA_V_SYNC~882'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u8|oVGA_V_SYNC VGA_Controller:u8|oVGA_V_SYNC~882 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u8\|oVGA_V_SYNC 3 REG LCFF_X29_Y22_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 3; REG Node = 'VGA_Controller:u8\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u8|oVGA_V_SYNC~882 VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u8|oVGA_V_SYNC VGA_Controller:u8|oVGA_V_SYNC~882 VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u8|oVGA_V_SYNC VGA_Controller:u8|oVGA_V_SYNC~882 VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.364 ns " "Info: + Latch edge is -2.364 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.364 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.364 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.364 ns " "Info: - Launch edge is -2.364 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.364 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.364 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.639 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1389 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1389; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns VGA_Controller:u8\|oVGA_V_SYNC 3 REG LCFF_X29_Y22_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 3; REG Node = 'VGA_Controller:u8\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1389 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1389; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns VGA_Controller:u8\|oVGA_V_SYNC 3 REG LCFF_X29_Y22_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 3; REG Node = 'VGA_Controller:u8\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u8|oVGA_V_SYNC VGA_Controller:u8|oVGA_V_SYNC~882 VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u8|oVGA_V_SYNC VGA_Controller:u8|oVGA_V_SYNC~882 VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|oVGA_V_SYNC } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register AUDIO_DAC:u11\|SEL_Cont\[3\] register AUDIO_DAC:u11\|SEL_Cont\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC:u11\|SEL_Cont\[3\]\" and destination register \"AUDIO_DAC:u11\|SEL_Cont\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 1 REG LCFF_X45_Y13_N9 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns AUDIO_DAC:u11\|SEL_Cont\[3\]~51 2 COMB LCCOMB_X45_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X45_Y13_N8; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]~51'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|SEL_Cont[3]~51 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 3 REG LCFF_X45_Y13_N9 37 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AUDIO_DAC:u11|SEL_Cont[3]~51 AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|SEL_Cont[3]~51 AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|SEL_Cont[3]~51 AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.413 ns " "Info: + Latch edge is 25.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.413 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.413 ns " "Info: - Launch edge is 25.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.413 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.183 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.898 ns AUDIO_DAC:u11\|oAUD_BCK 3 REG LCFF_X30_Y35_N13 3 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 3; REG Node = 'AUDIO_DAC:u11\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.641 ns AUDIO_DAC:u11\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.641 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'AUDIO_DAC:u11\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.183 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 5 REG LCFF_X45_Y13_N9 37 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 5.183 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.55 % ) " "Info: Total cell delay = 1.324 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 74.45 % ) " "Info: Total interconnect delay = 3.859 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.183 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.898 ns AUDIO_DAC:u11\|oAUD_BCK 3 REG LCFF_X30_Y35_N13 3 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 3; REG Node = 'AUDIO_DAC:u11\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.641 ns AUDIO_DAC:u11\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.641 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'AUDIO_DAC:u11\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.183 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 5 REG LCFF_X45_Y13_N9 37 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 5.183 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.55 % ) " "Info: Total cell delay = 1.324 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 74.45 % ) " "Info: Total interconnect delay = 3.859 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|SEL_Cont[3]~51 AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|SEL_Cont[3]~51 AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "OSC_50 register I2C_AV_Config:u10\|LUT_INDEX\[4\] register I2C_AV_Config:u10\|mI2C_DATA\[22\] -2.63 ns " "Info: Minimum slack time is -2.63 ns for clock \"OSC_50\" between source register \"I2C_AV_Config:u10\|LUT_INDEX\[4\]\" and destination register \"I2C_AV_Config:u10\|mI2C_DATA\[22\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns + Shortest register register " "Info: + Shortest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u10\|LUT_INDEX\[4\] 1 REG LCFF_X34_Y11_N7 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y11_N7; Fanout = 36; REG Node = 'I2C_AV_Config:u10\|LUT_INDEX\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.242 ns) 1.080 ns I2C_AV_Config:u10\|LessThan2~77 2 COMB LCCOMB_X35_Y13_N20 1 " "Info: 2: + IC(0.838 ns) + CELL(0.242 ns) = 1.080 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'I2C_AV_Config:u10\|LessThan2~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { I2C_AV_Config:u10|LUT_INDEX[4] I2C_AV_Config:u10|LessThan2~77 } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.164 ns I2C_AV_Config:u10\|mI2C_DATA\[22\] 3 REG LCFF_X35_Y13_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.164 ns; Loc. = LCFF_X35_Y13_N21; Fanout = 1; REG Node = 'I2C_AV_Config:u10\|mI2C_DATA\[22\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_AV_Config:u10|LessThan2~77 I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.326 ns ( 28.01 % ) " "Info: Total cell delay = 0.326 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 71.99 % ) " "Info: Total interconnect delay = 0.838 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { I2C_AV_Config:u10|LUT_INDEX[4] I2C_AV_Config:u10|LessThan2~77 I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { I2C_AV_Config:u10|LUT_INDEX[4] I2C_AV_Config:u10|LessThan2~77 I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.838ns 0.000ns } { 0.000ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.794 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.794 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.778 ns + Smallest " "Info: + Smallest clock skew is 3.778 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 8.211 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'OSC_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.787 ns) 3.590 ns I2C_AV_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X34_Y11_N31 8 " "Info: 2: + IC(1.804 ns) + CELL(0.787 ns) = 3.590 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 8; REG Node = 'I2C_AV_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.078 ns) + CELL(0.000 ns) 6.668 ns I2C_AV_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G15 51 " "Info: 3: + IC(3.078 ns) + CELL(0.000 ns) = 6.668 ns; Loc. = CLKCTRL_G15; Fanout = 51; COMB Node = 'I2C_AV_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.211 ns I2C_AV_Config:u10\|mI2C_DATA\[22\] 4 REG LCFF_X35_Y13_N21 1 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 8.211 ns; Loc. = LCFF_X35_Y13_N21; Fanout = 1; REG Node = 'I2C_AV_Config:u10\|mI2C_DATA\[22\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 28.29 % ) " "Info: Total cell delay = 2.323 ns ( 28.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.888 ns ( 71.71 % ) " "Info: Total interconnect delay = 5.888 ns ( 71.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.000ns 1.804ns 3.078ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.433 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to source register is 4.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'OSC_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.787 ns) 3.590 ns I2C_AV_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X34_Y11_N31 8 " "Info: 2: + IC(1.804 ns) + CELL(0.787 ns) = 3.590 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 8; REG Node = 'I2C_AV_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.537 ns) 4.433 ns I2C_AV_Config:u10\|LUT_INDEX\[4\] 3 REG LCFF_X34_Y11_N7 36 " "Info: 3: + IC(0.306 ns) + CELL(0.537 ns) = 4.433 ns; Loc. = LCFF_X34_Y11_N7; Fanout = 36; REG Node = 'I2C_AV_Config:u10\|LUT_INDEX\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 52.40 % ) " "Info: Total cell delay = 2.323 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 47.60 % ) " "Info: Total interconnect delay = 2.110 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } { 0.000ns 0.000ns 1.804ns 0.306ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.000ns 1.804ns 3.078ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } { 0.000ns 0.000ns 1.804ns 0.306ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_AV_Config.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/I2C_AV_Config.v" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.000ns 1.804ns 3.078ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } { 0.000ns 0.000ns 1.804ns 0.306ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { I2C_AV_Config:u10|LUT_INDEX[4] I2C_AV_Config:u10|LessThan2~77 I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { I2C_AV_Config:u10|LUT_INDEX[4] I2C_AV_Config:u10|LessThan2~77 I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.838ns 0.000ns } { 0.000ns 0.242ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u10|mI2C_DATA[22] } { 0.000ns 0.000ns 1.804ns 3.078ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { OSC_50 I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { OSC_50 OSC_50~combout I2C_AV_Config:u10|mI2C_CTRL_CLK I2C_AV_Config:u10|LUT_INDEX[4] } { 0.000ns 0.000ns 1.804ns 0.306ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "OSC_50 58 " "Warning: Can't achieve minimum setup and hold requirement OSC_50 along 58 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "VGA_Controller:u8\|Cur_Color_B\[4\] SRAM_DQ\[2\] OSC_27 10.542 ns register " "Info: tsu for register \"VGA_Controller:u8\|Cur_Color_B\[4\]\" (data pin = \"SRAM_DQ\[2\]\", clock pin = \"OSC_27\") is 10.542 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.819 ns + Longest pin register " "Info: + Longest pin to register delay is 10.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[2\] 1 PIN PIN_AF6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AF6; Fanout = 1; PIN Node = 'SRAM_DQ\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SRAM_DQ\[2\]~13 2 COMB IOC_X11_Y0_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N1; Fanout = 2; COMB Node = 'SRAM_DQ\[2\]~13'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { SRAM_DQ[2] SRAM_DQ[2]~13 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.948 ns) + CELL(0.150 ns) 6.958 ns mVGA_R\[4\]~598 3 COMB LCCOMB_X22_Y8_N28 1 " "Info: 3: + IC(5.948 ns) + CELL(0.150 ns) = 6.958 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'mVGA_R\[4\]~598'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { SRAM_DQ[2]~13 mVGA_R[4]~598 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.420 ns) 9.385 ns VGA_Controller:u8\|Cur_Color_R\[4\]~107 4 COMB LCCOMB_X22_Y27_N0 3 " "Info: 4: + IC(2.007 ns) + CELL(0.420 ns) = 9.385 ns; Loc. = LCCOMB_X22_Y27_N0; Fanout = 3; COMB Node = 'VGA_Controller:u8\|Cur_Color_R\[4\]~107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { mVGA_R[4]~598 VGA_Controller:u8|Cur_Color_R[4]~107 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 10.735 ns VGA_Controller:u8\|Cur_Color_B~295 5 COMB LCCOMB_X27_Y27_N30 1 " "Info: 5: + IC(0.930 ns) + CELL(0.420 ns) = 10.735 ns; Loc. = LCCOMB_X27_Y27_N30; Fanout = 1; COMB Node = 'VGA_Controller:u8\|Cur_Color_B~295'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { VGA_Controller:u8|Cur_Color_R[4]~107 VGA_Controller:u8|Cur_Color_B~295 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.819 ns VGA_Controller:u8\|Cur_Color_B\[4\] 6 REG LCFF_X27_Y27_N31 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.819 ns; Loc. = LCFF_X27_Y27_N31; Fanout = 1; REG Node = 'VGA_Controller:u8\|Cur_Color_B\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u8|Cur_Color_B~295 VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 17.88 % ) " "Info: Total cell delay = 1.934 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.885 ns ( 82.12 % ) " "Info: Total interconnect delay = 8.885 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { SRAM_DQ[2] SRAM_DQ[2]~13 mVGA_R[4]~598 VGA_Controller:u8|Cur_Color_R[4]~107 VGA_Controller:u8|Cur_Color_B~295 VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { SRAM_DQ[2] SRAM_DQ[2]~13 mVGA_R[4]~598 VGA_Controller:u8|Cur_Color_R[4]~107 VGA_Controller:u8|Cur_Color_B~295 VGA_Controller:u8|Cur_Color_B[4] } { 0.000ns 0.000ns 5.948ns 2.007ns 0.930ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "OSC_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 -2.364 ns - " "Info: - Offset between input clock \"OSC_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is -2.364 ns" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 175 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.605 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1389 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1389; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.605 ns VGA_Controller:u8\|Cur_Color_B\[4\] 3 REG LCFF_X27_Y27_N31 1 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X27_Y27_N31; Fanout = 1; REG Node = 'VGA_Controller:u8\|Cur_Color_B\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/VGA_Controller/VGA_Controller.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.61 % ) " "Info: Total cell delay = 0.537 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 79.39 % ) " "Info: Total interconnect delay = 2.068 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|Cur_Color_B[4] } { 0.000ns 1.075ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { SRAM_DQ[2] SRAM_DQ[2]~13 mVGA_R[4]~598 VGA_Controller:u8|Cur_Color_R[4]~107 VGA_Controller:u8|Cur_Color_B~295 VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { SRAM_DQ[2] SRAM_DQ[2]~13 mVGA_R[4]~598 VGA_Controller:u8|Cur_Color_R[4]~107 VGA_Controller:u8|Cur_Color_B~295 VGA_Controller:u8|Cur_Color_B[4] } { 0.000ns 0.000ns 5.948ns 2.007ns 0.930ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.420ns 0.420ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|Cur_Color_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u8|Cur_Color_B[4] } { 0.000ns 1.075ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_27 AUD_DACDAT AUDIO_DAC:u11\|SEL_Cont\[3\] 17.842 ns register " "Info: tco from clock \"OSC_27\" to destination pin \"AUD_DACDAT\" through register \"AUDIO_DAC:u11\|SEL_Cont\[3\]\" is 17.842 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "OSC_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 -2.364 ns + " "Info: + Offset between input clock \"OSC_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is -2.364 ns" {  } { { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 175 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.183 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.898 ns AUDIO_DAC:u11\|oAUD_BCK 3 REG LCFF_X30_Y35_N13 3 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 3; REG Node = 'AUDIO_DAC:u11\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.641 ns AUDIO_DAC:u11\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.641 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'AUDIO_DAC:u11\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.183 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 5 REG LCFF_X45_Y13_N9 37 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 5.183 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.55 % ) " "Info: Total cell delay = 1.324 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 74.45 % ) " "Info: Total interconnect delay = 3.859 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.773 ns + Longest register pin " "Info: + Longest register to pin delay is 14.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u11\|SEL_Cont\[3\] 1 REG LCFF_X45_Y13_N9 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 37; REG Node = 'AUDIO_DAC:u11\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.419 ns) 1.473 ns AUDIO_DAC:u11\|Mux0~1947 2 COMB LCCOMB_X46_Y12_N10 1 " "Info: 2: + IC(1.054 ns) + CELL(0.419 ns) = 1.473 ns; Loc. = LCCOMB_X46_Y12_N10; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|Mux0~1947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|Mux0~1947 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.275 ns) 2.198 ns AUDIO_DAC:u11\|Mux0~1948 3 COMB LCCOMB_X46_Y12_N30 1 " "Info: 3: + IC(0.450 ns) + CELL(0.275 ns) = 2.198 ns; Loc. = LCCOMB_X46_Y12_N30; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|Mux0~1948'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { AUDIO_DAC:u11|Mux0~1947 AUDIO_DAC:u11|Mux0~1948 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.385 ns AUDIO_DAC:u11\|Mux0~1950 4 COMB LCCOMB_X46_Y13_N6 1 " "Info: 4: + IC(0.749 ns) + CELL(0.438 ns) = 3.385 ns; Loc. = LCCOMB_X46_Y13_N6; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|Mux0~1950'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { AUDIO_DAC:u11|Mux0~1948 AUDIO_DAC:u11|Mux0~1950 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 4.093 ns AUDIO_DAC:u11\|Mux0~1951 5 COMB LCCOMB_X46_Y13_N16 1 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 4.093 ns; Loc. = LCCOMB_X46_Y13_N16; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|Mux0~1951'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { AUDIO_DAC:u11|Mux0~1950 AUDIO_DAC:u11|Mux0~1951 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.438 ns) 4.826 ns AUDIO_DAC:u11\|Mux0~1958 6 COMB LCCOMB_X46_Y13_N14 1 " "Info: 6: + IC(0.295 ns) + CELL(0.438 ns) = 4.826 ns; Loc. = LCCOMB_X46_Y13_N14; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|Mux0~1958'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { AUDIO_DAC:u11|Mux0~1951 AUDIO_DAC:u11|Mux0~1958 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 5.357 ns AUDIO_DAC:u11\|oAUD_DATA~318 7 COMB LCCOMB_X46_Y13_N0 1 " "Info: 7: + IC(0.256 ns) + CELL(0.275 ns) = 5.357 ns; Loc. = LCCOMB_X46_Y13_N0; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|oAUD_DATA~318'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { AUDIO_DAC:u11|Mux0~1958 AUDIO_DAC:u11|oAUD_DATA~318 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.245 ns) 6.046 ns AUDIO_DAC:u11\|oAUD_DATA~319 8 COMB LCCOMB_X46_Y13_N2 1 " "Info: 8: + IC(0.444 ns) + CELL(0.245 ns) = 6.046 ns; Loc. = LCCOMB_X46_Y13_N2; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|oAUD_DATA~319'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { AUDIO_DAC:u11|oAUD_DATA~318 AUDIO_DAC:u11|oAUD_DATA~319 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.150 ns) 7.395 ns AUDIO_DAC:u11\|oAUD_DATA~320 9 COMB LCCOMB_X40_Y17_N6 1 " "Info: 9: + IC(1.199 ns) + CELL(0.150 ns) = 7.395 ns; Loc. = LCCOMB_X40_Y17_N6; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|oAUD_DATA~320'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { AUDIO_DAC:u11|oAUD_DATA~319 AUDIO_DAC:u11|oAUD_DATA~320 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(2.818 ns) 14.773 ns AUD_DACDAT 10 PIN PIN_A4 0 " "Info: 10: + IC(4.560 ns) + CELL(2.818 ns) = 14.773 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'AUD_DACDAT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.496 ns ( 37.20 % ) " "Info: Total cell delay = 5.496 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.277 ns ( 62.80 % ) " "Info: Total interconnect delay = 9.277 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.773 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|Mux0~1947 AUDIO_DAC:u11|Mux0~1948 AUDIO_DAC:u11|Mux0~1950 AUDIO_DAC:u11|Mux0~1951 AUDIO_DAC:u11|Mux0~1958 AUDIO_DAC:u11|oAUD_DATA~318 AUDIO_DAC:u11|oAUD_DATA~319 AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.773 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|Mux0~1947 AUDIO_DAC:u11|Mux0~1948 AUDIO_DAC:u11|Mux0~1950 AUDIO_DAC:u11|Mux0~1951 AUDIO_DAC:u11|Mux0~1958 AUDIO_DAC:u11|oAUD_DATA~318 AUDIO_DAC:u11|oAUD_DATA~319 AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } { 0.000ns 1.054ns 0.450ns 0.749ns 0.270ns 0.295ns 0.256ns 0.444ns 1.199ns 4.560ns } { 0.000ns 0.419ns 0.275ns 0.438ns 0.438ns 0.438ns 0.275ns 0.245ns 0.150ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.183 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u11|oAUD_BCK AUDIO_DAC:u11|oAUD_BCK~clkctrl AUDIO_DAC:u11|SEL_Cont[3] } { 0.000ns 1.075ns 1.036ns 0.743ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.773 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|Mux0~1947 AUDIO_DAC:u11|Mux0~1948 AUDIO_DAC:u11|Mux0~1950 AUDIO_DAC:u11|Mux0~1951 AUDIO_DAC:u11|Mux0~1958 AUDIO_DAC:u11|oAUD_DATA~318 AUDIO_DAC:u11|oAUD_DATA~319 AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.773 ns" { AUDIO_DAC:u11|SEL_Cont[3] AUDIO_DAC:u11|Mux0~1947 AUDIO_DAC:u11|Mux0~1948 AUDIO_DAC:u11|Mux0~1950 AUDIO_DAC:u11|Mux0~1951 AUDIO_DAC:u11|Mux0~1958 AUDIO_DAC:u11|oAUD_DATA~318 AUDIO_DAC:u11|oAUD_DATA~319 AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } { 0.000ns 1.054ns 0.450ns 0.749ns 0.270ns 0.295ns 0.256ns 0.444ns 1.199ns 4.560ns } { 0.000ns 0.419ns 0.275ns 0.438ns 0.438ns 0.438ns 0.275ns 0.245ns 0.150ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "DPDT_SW\[0\] AUD_DACDAT 14.223 ns Longest " "Info: Longest tpd from source pin \"DPDT_SW\[0\]\" to destination pin \"AUD_DACDAT\" is 14.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DPDT_SW\[0\] 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'DPDT_SW\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DPDT_SW[0] } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.415 ns) 6.845 ns AUDIO_DAC:u11\|oAUD_DATA~320 2 COMB LCCOMB_X40_Y17_N6 1 " "Info: 2: + IC(5.600 ns) + CELL(0.415 ns) = 6.845 ns; Loc. = LCCOMB_X40_Y17_N6; Fanout = 1; COMB Node = 'AUDIO_DAC:u11\|oAUD_DATA~320'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.015 ns" { DPDT_SW[0] AUDIO_DAC:u11|oAUD_DATA~320 } "NODE_NAME" } } { "AUDIO_DAC.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(2.818 ns) 14.223 ns AUD_DACDAT 3 PIN PIN_A4 0 " "Info: 3: + IC(4.560 ns) + CELL(2.818 ns) = 14.223 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'AUD_DACDAT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.063 ns ( 28.57 % ) " "Info: Total cell delay = 4.063 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.160 ns ( 71.43 % ) " "Info: Total interconnect delay = 10.160 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.223 ns" { DPDT_SW[0] AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.223 ns" { DPDT_SW[0] DPDT_SW[0]~combout AUDIO_DAC:u11|oAUD_DATA~320 AUD_DACDAT } { 0.000ns 0.000ns 5.600ns 4.560ns } { 0.000ns 0.830ns 0.415ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\] TDI OSC_50 1.476 ns register " "Info: th for register \"USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\]\" (data pin = \"TDI\", clock pin = \"OSC_50\") is 1.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 8.298 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 8.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'OSC_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.128 ns) + CELL(0.787 ns) 4.914 ns USB_JTAG:u1\|mTCK 2 REG LCFF_X62_Y19_N31 1 " "Info: 2: + IC(3.128 ns) + CELL(0.787 ns) = 4.914 ns; Loc. = LCFF_X62_Y19_N31; Fanout = 1; REG Node = 'USB_JTAG:u1\|mTCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.915 ns" { OSC_50 USB_JTAG:u1|mTCK } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 6.735 ns USB_JTAG:u1\|mTCK~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.821 ns) + CELL(0.000 ns) = 6.735 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'USB_JTAG:u1\|mTCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { USB_JTAG:u1|mTCK USB_JTAG:u1|mTCK~clkctrl } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 8.298 ns USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\] 4 REG LCFF_X27_Y12_N23 1 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 8.298 ns; Loc. = LCFF_X27_Y12_N23; Fanout = 1; REG Node = 'USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { USB_JTAG:u1|mTCK~clkctrl USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 27.99 % ) " "Info: Total cell delay = 2.323 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.975 ns ( 72.01 % ) " "Info: Total interconnect delay = 5.975 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.298 ns" { OSC_50 USB_JTAG:u1|mTCK USB_JTAG:u1|mTCK~clkctrl USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.298 ns" { OSC_50 OSC_50~combout USB_JTAG:u1|mTCK USB_JTAG:u1|mTCK~clkctrl USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } { 0.000ns 0.000ns 3.128ns 1.821ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.088 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns TDI 1 PIN PIN_B14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 2; PIN Node = 'TDI'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "DE2_USB_API.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/DE2_USB_API.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.005 ns) + CELL(0.149 ns) 7.004 ns USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\]~feeder 2 COMB LCCOMB_X27_Y12_N22 1 " "Info: 2: + IC(6.005 ns) + CELL(0.149 ns) = 7.004 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { TDI USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.088 ns USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\] 3 REG LCFF_X27_Y12_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.088 ns; Loc. = LCFF_X27_Y12_N23; Fanout = 1; REG Node = 'USB_JTAG:u1\|JTAG_REC:u0\|oRxD_DATA\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "USB_JTAG.v" "" { Text "D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_USB_API/HW/USB_JTAG.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 15.28 % ) " "Info: Total cell delay = 1.083 ns ( 15.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.005 ns ( 84.72 % ) " "Info: Total interconnect delay = 6.005 ns ( 84.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { TDI USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { TDI TDI~combout USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } { 0.000ns 0.000ns 6.005ns 0.000ns } { 0.000ns 0.850ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.298 ns" { OSC_50 USB_JTAG:u1|mTCK USB_JTAG:u1|mTCK~clkctrl USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.298 ns" { OSC_50 OSC_50~combout USB_JTAG:u1|mTCK USB_JTAG:u1|mTCK~clkctrl USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } { 0.000ns 0.000ns 3.128ns 1.821ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { TDI USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { TDI TDI~combout USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~feeder USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] } { 0.000ns 0.000ns 6.005ns 0.000ns } { 0.000ns 0.850ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 16:32:34 2007 " "Info: Processing ended: Thu Jun 14 16:32:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 537 s " "Info: Quartus II Full Compilation was successful. 0 errors, 537 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
