filename,basic_spills,basic_regs,greedy_spills,greedy_regs
readcyclecounter_5.ll,0,3,0,3
readsteadycounter_2.ll,0,3,0,3
reassoc-shl-addi-add.ll,0,9,0,10
reduce-vl-peephole.ll,0,3,0,3
reduction-formation.ll,0,4,0,4
redundant-vfmvsf.ll,0,2,0,2
rem_3.ll,0,6,0,6
repeated-fp-divisors_1.ll,0,7,0,7
reserved-regs_1.ll,37,29,37,29
ret0_1.ll,0,1,0,1
ret42.ll,0,1,0,1
ret_1.ll,0,4,0,4
rnmi-interrupt-attr.ll,0,17,0,17
rotl-rotr_1.ll,0,11,0,10
rotl-rotr_3.ll,0,17,0,15
rv32-inline-asm-pairs.ll,0,5,0,5
rv32-zve-bitcast-crash.ll,0,4,0,4
rv32e.ll,0,8,0,8
rv32i-rv64i-float-double.ll,0,7,0,7
rv32i-rv64i-half.ll,0,7,0,7
rv32xandesperf.ll,0,3,0,3
rv32xtheadba.ll,0,3,0,3
rv32xtheadbb.ll,0,14,0,13
rv32xtheadbs.ll,0,2,0,2
rv32zba.ll,0,3,0,3
rv32zba_1.ll,0,3,0,3
rv32zbb-intrinsic.ll,0,3,0,2
rv32zbb-zbkb.ll,0,8,0,6
rv32zbb-zbkb_1.ll,0,10,0,9
rv32zbb.ll,0,21,0,21
rv32zbb_1.ll,0,8,0,7
rv32zbc-intrinsic.ll,0,2,0,2
rv32zbc-zbkc-intrinsic.ll,0,2,0,2
rv32zbkb-intrinsic.ll,0,1,0,1
rv32zbkb.ll,0,5,0,4
rv32zbkb_1.ll,0,4,0,4
rv32zbkx-intrinsic.ll,0,2,0,2
rv32zbs.ll,0,7,0,6
rv32zimop-intrinsic.ll,0,2,0,2
rv32zknd-intrinsic-autoupgrade.ll,0,2,0,2
rv32zknd-intrinsic.ll,0,2,0,2
rv32zkne-intrinsic-autoupgrade.ll,0,2,0,2
rv32zkne-intrinsic.ll,0,2,0,2
rv32zknh-intrinsic.ll,0,2,0,2
rv32zksed-intrinsic-autoupgrade.ll,0,2,0,2
rv32zksed-intrinsic.ll,0,2,0,2
rv32zksh-intrinsic.ll,0,1,0,1
rv64-double-convert.ll,0,13,0,12
rv64-double-convert_1.ll,0,2,0,2
rv64-float-convert-strict.ll,0,2,0,2
rv64-float-convert.ll,0,13,0,12
rv64-float-convert_1.ll,0,2,0,2
rv64-inline-asm-pairs.ll,0,5,0,5
rv64-large-stack.ll,0,3,0,3
rv64-patchpoint.ll,0,6,0,6
rv64-stackmap-frame-setup.ll,0,2,0,2
rv64-stackmap.ll,6,29,5,27
rv64-statepoint-call-lowering-x1.ll,0,3,0,3
rv64-statepoint-call-lowering-x2.ll,0,6,0,6
rv64-statepoint-call-lowering.ll,0,8,0,7
rv64d-double-convert.ll,0,2,0,2
rv64e.ll,0,8,0,8
rv64f-float-convert-strict.ll,0,2,0,2
rv64f-float-convert.ll,0,6,0,6
rv64i-complex-float.ll,0,7,0,7
rv64i-demanded-bits.ll,0,5,0,5
rv64i-double-softfloat.ll,0,2,0,2
rv64i-exhaustive-w-insts.ll,0,2,0,2
rv64i-shift-sext.ll,0,6,0,5
rv64i-single-softfloat.ll,0,2,0,2
rv64i-tricky-shifts.ll,0,2,0,2
rv64m-exhaustive-w-insts.ll,0,2,0,2
rv64xandesperf.ll,0,2,0,2
rv64xtheadba.ll,0,5,0,3
rv64xtheadbs.ll,0,1,0,1
rv64zba.ll,0,5,0,3
rv64zba_1.ll,0,4,0,3
rv64zbb-intrinsic.ll,0,3,0,3
rv64zbb-zbkb.ll,0,5,0,4
rv64zbb-zbkb_1.ll,0,4,0,4
rv64zbb.ll,0,11,0,9
rv64zbb_1.ll,0,10,0,8
rv64zbc-intrinsic.ll,0,2,0,2
rv64zbc-zbkc-intrinsic.ll,0,2,0,2
rv64zbkb-intrinsic.ll,0,1,0,1
rv64zbkb.ll,0,6,0,5
rv64zbkb_1.ll,0,4,0,4
rv64zbkx-intrinsic.ll,0,2,0,2
rv64zbs.ll,0,3,0,3
rv64zfh-half-intrinsics.ll,0,2,0,2
rv64zfhmin-half-intrinsics.ll,0,3,0,3
rv64zimop-intrinsic.ll,0,2,0,2
rv64zknd-intrinsic.ll,0,2,0,2
rv64zknd-zkne-intrinsic.ll,0,2,0,2
rv64zkne-intrinsic.ll,0,2,0,2
rv64zknh-intrinsic-autoupgrade.ll,0,1,0,1
rv64zknh-intrinsic.ll,0,1,0,1
rv64zksed-intrinsic-autoupgrade.ll,0,2,0,2
rv64zksed-intrinsic-autoupgrade2.ll,0,2,0,2
rv64zksed-intrinsic.ll,0,2,0,2
rv64zksh-intrinsic-autoupgrade.ll,0,1,0,1
rv64zksh-intrinsic.ll,0,1,0,1
rvv-cfi-info.ll,0,4,0,4
rvv-framelayout.ll,0,9,0,9
rvv-peephole-vmerge-masked-vops.ll,0,3,0,3
rvv-peephole-vmerge-vops.ll,0,4,0,4
rvv-vmerge-to-vmv.ll,0,4,0,4
rvv-vscale.i32.ll,0,2,0,2
rvv-vscale.i64.ll,0,2,0,2
sadd_sat_2.ll,0,6,0,6
sadd_sat_plus_2.ll,0,6,0,6
saddo-sdnode.ll,0,2,0,2
saverestore-scs.ll,3,30,3,30
saverestore.ll,3,29,3,29
scalable-vector-struct.ll,0,2,0,2
scalablevec-combiner-crash.ll,0,1,0,1
scalar-stack-align.ll,0,4,0,4
scmp_10.ll,0,5,0,5
scmp_4.ll,0,12,0,12
sdiv-pow2-cmov.ll,0,2,0,2
select-bare.ll,0,4,0,4
select-binop-identity.ll,0,7,0,6
select-cc.ll,0,10,0,10
select-cc_2.ll,0,10,0,10
select-cond.ll,0,8,0,8
select-const_1.ll,0,3,0,2
select-constant-xor_4.ll,0,6,0,6
select-int.ll,0,5,0,5
select-optimize-multiple.ll,0,11,0,10
select-sra_1.ll,0,2,0,2
select-to-and-zext_1.ll,0,3,0,3
select-zbb.ll,0,4,0,4
select_5.ll,0,5,0,4
selectcc-to-shiftand_1.ll,0,2,0,2
selection-dag-determinism.ll,0,6,0,7
setcc-int-vp-mask.ll,0,2,0,2
setcc-int-vp.ll,2,8,2,8
setcc-logic_2.ll,0,4,0,4
sext-zext-trunc.ll,0,6,0,5
shadowcallstack.ll,0,13,0,12
shift-amount-mod_1.ll,0,6,0,6
shift-and.ll,0,4,0,3
shift-int64.ll,0,2,0,2
shift-masked-shamt_1.ll,0,7,0,6
shifts_2.ll,0,15,0,15
shifts_3.ll,0,23,0,21
shl-cttz.ll,0,11,0,10
shl-demanded.ll,0,4,0,4
shlimm-addimm.ll,0,4,0,4
shrinkwrap_1.ll,0,6,0,6
shrinkwrap_2.ll,0,6,0,6
sifive-interrupt-attr.ll,0,19,0,19
signed-truncation-check_1.ll,0,4,0,4
sink-icmp.ll,0,2,0,2
smulo-sdnode.ll,0,2,0,2
spill-fill-fold.ll,10,30,10,30
splat-vector-split-i64-vl-sdnode.ll,0,8,0,8
splat-vectors.ll,0,4,0,4
splats-with-mixed-vl.ll,0,5,0,5
split-sp-adjust_1.ll,0,3,0,3
split-store.ll,0,6,0,5
srem-lkk_2.ll,0,8,0,8
srem-seteq-illegal-types_5.ll,0,16,0,15
srem-vector-lkk_2.ll,0,20,0,17
srem_1.ll,0,3,0,3
sshl_sat_vec_1.ll,0,3,0,3
ssub_sat_2.ll,0,7,0,6
ssub_sat_plus_2.ll,0,7,0,6
stack-clash-prologue-nounwind_1.ll,0,14,0,14
stack-clash-prologue_1.ll,0,23,0,22
stack-folding.ll,12,16,12,16
stack-folding_1.ll,8,7,8,7
stack-guard-global_1.ll,0,6,0,6
stack-guard-tls_2.ll,0,6,0,6
stack-offset.ll,0,6,0,6
stack-probing-dynamic_1.ll,0,9,0,9
stack-probing-rvv.ll,0,6,0,6
stack-protector-target_4.ll,0,5,0,5
stack-realignment-with-variable-sized-objects_1.ll,0,6,0,6
stack-realignment_1.ll,0,4,0,4
stack-slot-coloring.ll,10,7,10,7
stack-slot-size.ll,0,4,0,4
stack-store-check.ll,8,22,16,22
stacksave-restore.ll,0,6,0,6
stacksave-stackrestore_1.ll,0,5,0,5
stepvector.ll,0,8,0,7
store-bf16.ll,0,3,0,3
stores-of-loads-merging.ll,2,18,2,18
storetrunc-fp.ll,0,5,0,5
strided-vpload-vpstore-output.ll,0,3,0,3
switch-lower-feature.ll,0,3,0,3
tagged-globals.ll,0,2,0,2
thread-pointer_4.ll,0,2,0,2
tls-models_4.ll,0,8,0,8
tlsdesc-symbol.ll,0,5,0,5
trunc-free.ll,0,3,0,3
trunc-nsw-nuw_1.ll,0,4,0,3
trunc-sat-clip-sdnode.ll,0,4,0,4
trunc-select-to-max-usat.ll,0,2,0,2
typepromotion-overflow_2.ll,0,3,0,3
uadd_sat_2.ll,0,5,0,4
uadd_sat_plus_2.ll,0,6,0,6
ucmp_10.ll,0,5,0,5
ucmp_4.ll,0,12,0,12
umulo-128-legalisation-lowering_3.ll,0,26,0,22
umulo-sdnode.ll,0,2,0,2
unaligned-load-store_1.ll,0,9,0,9
unaligned-loads-stores.ll,0,3,0,3
unfold-masked-merge-scalar-variablemask_2.ll,0,11,0,10
urem-lkk_2.ll,0,8,0,8
urem-seteq-illegal-types_5.ll,0,11,0,9
urem-seteq-vec.ll,0,3,0,3
urem-vector-lkk_2.ll,0,19,0,17
urem_1.ll,0,3,0,3
ushl_sat_vec_1.ll,0,2,0,2
usub_sat_3.ll,0,6,0,5
usub_sat_plus_2.ll,0,6,0,6
v-split.ll,5,19,4,19
vaaddu-sdnode.ll,0,4,0,4
vacopy_1.ll,0,2,0,2
vadd-sdnode.ll,0,7,0,6
vadd-vp-mask.ll,0,2,0,2
vadd-vp.ll,0,6,0,6
vand-sdnode.ll,0,6,0,6
vand-vp.ll,0,5,0,5
vandn-vp.ll,0,5,0,5
vararg-ilp32e.ll,0,9,0,9
vararg_7.ll,0,10,0,10
varargs-with-fp-and-second-adj.ll,0,12,0,12
variadic-call.ll,0,6,0,6
variant-cc.ll,0,1,0,1
vcpop-compute-known-bits.ll,0,2,0,2
