# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 2230
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$242_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$242_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$242_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \hdlname "\\cva6_su_model"
attribute \src "cva6_su_model.v:12.1-180.10"
module \cva6_su_model
  attribute \src "cva6_su_model.v:0.0-0.0"
  wire width 2 $0$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:68$65_DATA[1:0]$199
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:123$66_DATA[1:0]$146
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:136$70_DATA[1:0]$162
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:147$73_DATA[1:0]$179
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:138$71_DATA[1:0]$168
  attribute \src "cva6_su_model.v:79.2-178.5"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:149$74_DATA[1:0]$185
  wire width 2 $add$cva6_su_model.v:129$154_Y
  wire width 2 $add$cva6_su_model.v:142$172_Y
  wire width 2 $add$cva6_su_model.v:153$189_Y
  wire width 2 $auto$async2sync.cc:140:execute$2069
  wire width 2 $auto$async2sync.cc:140:execute$2071
  wire width 2 $auto$async2sync.cc:140:execute$2073
  wire width 32 $auto$async2sync.cc:140:execute$2075
  wire $auto$async2sync.cc:140:execute$2077
  wire width 32 $auto$async2sync.cc:140:execute$2079
  wire width 32 $auto$async2sync.cc:140:execute$2081
  wire width 32 $auto$async2sync.cc:140:execute$2083
  wire width 32 $auto$async2sync.cc:140:execute$2085
  wire width 2 $auto$async2sync.cc:140:execute$2087
  wire width 2 $auto$async2sync.cc:140:execute$2089
  wire width 2 $auto$async2sync.cc:140:execute$2091
  wire width 2 $auto$async2sync.cc:140:execute$2093
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2124
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2126
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2128
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2130
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2132
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2134
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2136
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2138
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2140
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2142
  attribute \src "cva6_su_model.v:136.21-136.66"
  wire $eq$cva6_su_model.v:136$163_Y
  attribute \src "cva6_su_model.v:138.30-138.75"
  wire $eq$cva6_su_model.v:138$169_Y
  attribute \src "cva6_su_model.v:147.21-147.67"
  wire $eq$cva6_su_model.v:147$180_Y
  attribute \src "cva6_su_model.v:149.30-149.76"
  wire $eq$cva6_su_model.v:149$186_Y
  attribute \src "cva6_su_model.v:63.37-63.79"
  wire $eq$cva6_su_model.v:63$76_Y
  attribute \src "cva6_su_model.v:64.10-64.61"
  wire $eq$cva6_su_model.v:64$78_Y
  attribute \src "cva6_su_model.v:65.10-65.61"
  wire $eq$cva6_su_model.v:65$82_Y
  attribute \src "cva6_su_model.v:66.10-66.61"
  wire $eq$cva6_su_model.v:66$86_Y
  attribute \src "cva6_su_model.v:67.10-67.61"
  wire $eq$cva6_su_model.v:67$90_Y
  attribute \src "cva6_su_model.v:63.37-63.102"
  wire $logic_and$cva6_su_model.v:63$77_Y
  attribute \src "cva6_su_model.v:64.10-64.96"
  wire $logic_and$cva6_su_model.v:64$80_Y
  attribute \src "cva6_su_model.v:65.10-65.96"
  wire $logic_and$cva6_su_model.v:65$84_Y
  attribute \src "cva6_su_model.v:66.10-66.96"
  wire $logic_and$cva6_su_model.v:66$88_Y
  attribute \src "cva6_su_model.v:67.10-67.96"
  wire $logic_and$cva6_su_model.v:67$92_Y
  attribute \src "cva6_su_model.v:63.36-64.97"
  wire $logic_or$cva6_su_model.v:63$81_Y
  attribute \src "cva6_su_model.v:63.36-65.97"
  wire $logic_or$cva6_su_model.v:63$85_Y
  attribute \src "cva6_su_model.v:63.36-66.97"
  wire $logic_or$cva6_su_model.v:63$89_Y
  attribute \src "cva6_su_model.v:123.21-123.66"
  wire $ne$cva6_su_model.v:123$147_Y
  attribute \src "cva6_su_model.v:64.65-64.96"
  wire $ne$cva6_su_model.v:64$79_Y
  attribute \src "cva6_su_model.v:65.65-65.96"
  wire $ne$cva6_su_model.v:65$83_Y
  attribute \src "cva6_su_model.v:66.65-66.96"
  wire $ne$cva6_su_model.v:66$87_Y
  attribute \src "cva6_su_model.v:67.65-67.96"
  wire $ne$cva6_su_model.v:67$91_Y
  wire $procmux$1135_CMP
  wire $procmux$1136_CMP
  wire $procmux$1137_CMP
  wire $procmux$1138_CMP
  wire width 2 $procmux$1158_Y
  wire $procmux$1159_CMP
  wire $procmux$1160_CMP
  wire $procmux$1161_CMP
  wire $procmux$1162_CMP
  wire width 2 $procmux$1164_Y
  wire width 2 $procmux$1237_Y
  wire $procmux$1238_CMP
  wire $procmux$1239_CMP
  wire $procmux$1240_CMP
  wire $procmux$1241_CMP
  wire width 2 $procmux$1243_Y
  wire width 2 $procmux$1375_Y
  wire width 2 $procmux$1378_Y
  wire width 2 $procmux$1380_Y
  wire width 2 $procmux$1383_Y
  wire width 2 $procmux$1386_Y
  wire width 2 $procmux$1389_Y
  wire width 2 $procmux$1391_Y
  wire width 2 $procmux$1394_Y
  wire width 2 $procmux$1397_Y
  wire width 2 $procmux$1400_Y
  wire width 2 $procmux$1406_Y
  wire width 2 $procmux$1409_Y
  wire width 2 $procmux$1411_Y
  wire width 2 $procmux$1415_Y
  wire width 2 $procmux$1418_Y
  wire width 2 $procmux$1421_Y
  wire width 2 $procmux$1423_Y
  wire width 2 $procmux$1427_Y
  wire width 2 $procmux$1430_Y
  wire width 2 $procmux$1433_Y
  wire width 2 $procmux$1440_Y
  wire width 2 $procmux$1443_Y
  wire width 2 $procmux$1445_Y
  wire width 2 $procmux$1450_Y
  wire width 2 $procmux$1453_Y
  wire width 2 $procmux$1456_Y
  wire width 2 $procmux$1458_Y
  wire width 2 $procmux$1463_Y
  wire width 2 $procmux$1466_Y
  wire width 2 $procmux$1469_Y
  wire width 2 $procmux$1477_Y
  wire width 2 $procmux$1480_Y
  wire width 2 $procmux$1482_Y
  wire width 2 $procmux$1488_Y
  wire width 2 $procmux$1491_Y
  wire width 2 $procmux$1494_Y
  wire width 2 $procmux$1496_Y
  wire width 2 $procmux$1502_Y
  wire width 2 $procmux$1505_Y
  wire width 2 $procmux$1508_Y
  wire width 32 $procmux$1551_Y
  wire width 32 $procmux$1554_Y
  wire width 32 $procmux$1560_Y
  wire width 32 $procmux$1563_Y
  wire width 32 $procmux$1570_Y
  wire width 32 $procmux$1573_Y
  wire width 32 $procmux$1581_Y
  wire width 32 $procmux$1584_Y
  wire width 2 $procmux$1590_Y
  wire width 2 $procmux$1593_Y
  wire width 2 $procmux$1599_Y
  wire width 2 $procmux$1602_Y
  wire width 2 $procmux$1608_Y
  attribute \src "cva6_su_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_su_model.v:18.16-18.24"
  wire input 6 \commit_i
  attribute \src "cva6_su_model.v:74.16-74.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_su_model.v:75.9-75.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_su_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_su_model.v:16.16-16.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_su_model.v:20.25-20.38"
  wire width 12 input 7 \page_offset_i
  attribute \src "cva6_su_model.v:21.19-21.40"
  wire output 8 \page_offset_matches_o
  attribute \src "cva6_su_model.v:23.29-23.57"
  wire width 8 output 10 \port_store_instr_queue_state
  attribute \src "cva6_su_model.v:42.17-42.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_su_model.v:43.17-43.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_su_model.v:41.17-41.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_su_model.v:22.19-22.26"
  wire output 9 \ready_o
  attribute \src "cva6_su_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_su_model.v:38.16-38.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_su_model.v:38.16-38.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_su_model.v:38.16-38.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_su_model.v:38.16-38.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_su_model.v:40.15-40.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_su_model.v:40.15-40.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_su_model.v:40.15-40.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_su_model.v:40.15-40.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_su_model.v:17.16-17.32"
  wire input 5 \store_mem_resp_i
  attribute \src "cva6_su_model.v:129.40-129.59"
  cell $add $add$cva6_su_model.v:129$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_su_model.v:129$154_Y
  end
  attribute \src "cva6_su_model.v:142.40-142.59"
  cell $add $add$cva6_su_model.v:142$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_su_model.v:142$172_Y
  end
  attribute \src "cva6_su_model.v:153.41-153.61"
  cell $add $add$cva6_su_model.v:153$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_su_model.v:153$189_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$2070
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2069
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$2072
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2071
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$2074
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2073
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$2076
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2075
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$2078
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$2077
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$2080
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2079
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$2082
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2081
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$2084
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2083
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$2086
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2085
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$2088
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2087
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$2090
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2089
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$2092
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2091
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$2094
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2093
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$2123
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2124
  end
  cell $anyseq $auto$setundef.cc:501:execute$2125
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2126
  end
  cell $anyseq $auto$setundef.cc:501:execute$2127
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2128
  end
  cell $anyseq $auto$setundef.cc:501:execute$2129
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2130
  end
  cell $anyseq $auto$setundef.cc:501:execute$2131
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2132
  end
  cell $anyseq $auto$setundef.cc:501:execute$2133
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2134
  end
  cell $anyseq $auto$setundef.cc:501:execute$2135
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2136
  end
  cell $anyseq $auto$setundef.cc:501:execute$2137
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2138
  end
  cell $anyseq $auto$setundef.cc:501:execute$2139
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2140
  end
  cell $anyseq $auto$setundef.cc:501:execute$2141
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2142
  end
  attribute \src "cva6_su_model.v:136.21-136.66"
  cell $logic_not $eq$cva6_su_model.v:136$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:136$70_DATA[1:0]$162
    connect \Y $eq$cva6_su_model.v:136$163_Y
  end
  attribute \src "cva6_su_model.v:138.30-138.75"
  cell $eq $eq$cva6_su_model.v:138$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:138$71_DATA[1:0]$168
    connect \B 2'11
    connect \Y $eq$cva6_su_model.v:138$169_Y
  end
  attribute \src "cva6_su_model.v:147.21-147.67"
  cell $logic_not $eq$cva6_su_model.v:147$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:147$73_DATA[1:0]$179
    connect \Y $eq$cva6_su_model.v:147$180_Y
  end
  attribute \src "cva6_su_model.v:149.30-149.76"
  cell $eq $eq$cva6_su_model.v:149$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:149$74_DATA[1:0]$185
    connect \B 1'1
    connect \Y $eq$cva6_su_model.v:149$186_Y
  end
  attribute \src "cva6_su_model.v:63.37-63.79"
  cell $eq $eq$cva6_su_model.v:63$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \inner_instr_i [11:3]
    connect \B \page_offset_i [11:3]
    connect \Y $eq$cva6_su_model.v:63$76_Y
  end
  attribute \src "cva6_su_model.v:64.10-64.61"
  cell $eq $eq$cva6_su_model.v:64$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \store_instr_i_queue[0] [11:3]
    connect \B \page_offset_i [11:3]
    connect \Y $eq$cva6_su_model.v:64$78_Y
  end
  attribute \src "cva6_su_model.v:65.10-65.61"
  cell $eq $eq$cva6_su_model.v:65$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \store_instr_i_queue[1] [11:3]
    connect \B \page_offset_i [11:3]
    connect \Y $eq$cva6_su_model.v:65$82_Y
  end
  attribute \src "cva6_su_model.v:66.10-66.61"
  cell $eq $eq$cva6_su_model.v:66$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \store_instr_i_queue[2] [11:3]
    connect \B \page_offset_i [11:3]
    connect \Y $eq$cva6_su_model.v:66$86_Y
  end
  attribute \src "cva6_su_model.v:67.10-67.61"
  cell $eq $eq$cva6_su_model.v:67$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \store_instr_i_queue[3] [11:3]
    connect \B \page_offset_i [11:3]
    connect \Y $eq$cva6_su_model.v:67$90_Y
  end
  attribute \src "cva6_su_model.v:68.23-68.68"
  cell $logic_not $eq$cva6_su_model.v:68$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $0$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:68$65_DATA[1:0]$199
    connect \Y \ready_o
  end
  attribute \src "cva6_su_model.v:63.37-63.102"
  cell $logic_and $logic_and$cva6_su_model.v:63$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_model.v:63$76_Y
    connect \B \inner_instr_valid_i
    connect \Y $logic_and$cva6_su_model.v:63$77_Y
  end
  attribute \src "cva6_su_model.v:64.10-64.96"
  cell $logic_and $logic_and$cva6_su_model.v:64$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_model.v:64$78_Y
    connect \B $ne$cva6_su_model.v:64$79_Y
    connect \Y $logic_and$cva6_su_model.v:64$80_Y
  end
  attribute \src "cva6_su_model.v:65.10-65.96"
  cell $logic_and $logic_and$cva6_su_model.v:65$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_model.v:65$82_Y
    connect \B $ne$cva6_su_model.v:65$83_Y
    connect \Y $logic_and$cva6_su_model.v:65$84_Y
  end
  attribute \src "cva6_su_model.v:66.10-66.96"
  cell $logic_and $logic_and$cva6_su_model.v:66$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_model.v:66$86_Y
    connect \B $ne$cva6_su_model.v:66$87_Y
    connect \Y $logic_and$cva6_su_model.v:66$88_Y
  end
  attribute \src "cva6_su_model.v:67.10-67.96"
  cell $logic_and $logic_and$cva6_su_model.v:67$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_model.v:67$90_Y
    connect \B $ne$cva6_su_model.v:67$91_Y
    connect \Y $logic_and$cva6_su_model.v:67$92_Y
  end
  attribute \src "cva6_su_model.v:63.36-64.97"
  cell $logic_or $logic_or$cva6_su_model.v:63$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_su_model.v:63$77_Y
    connect \B $logic_and$cva6_su_model.v:64$80_Y
    connect \Y $logic_or$cva6_su_model.v:63$81_Y
  end
  attribute \src "cva6_su_model.v:63.36-65.97"
  cell $logic_or $logic_or$cva6_su_model.v:63$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_su_model.v:63$81_Y
    connect \B $logic_and$cva6_su_model.v:65$84_Y
    connect \Y $logic_or$cva6_su_model.v:63$85_Y
  end
  attribute \src "cva6_su_model.v:63.36-66.97"
  cell $logic_or $logic_or$cva6_su_model.v:63$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_su_model.v:63$85_Y
    connect \B $logic_and$cva6_su_model.v:66$88_Y
    connect \Y $logic_or$cva6_su_model.v:63$89_Y
  end
  attribute \src "cva6_su_model.v:63.36-67.97"
  cell $logic_or $logic_or$cva6_su_model.v:63$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_su_model.v:63$89_Y
    connect \B $logic_and$cva6_su_model.v:67$92_Y
    connect \Y \page_offset_matches_o
  end
  attribute \src "cva6_su_model.v:123.21-123.66"
  cell $reduce_bool $ne$cva6_su_model.v:123$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:123$66_DATA[1:0]$146
    connect \Y $ne$cva6_su_model.v:123$147_Y
  end
  attribute \src "cva6_su_model.v:64.65-64.96"
  cell $reduce_bool $ne$cva6_su_model.v:64$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_instr_queue_state[0]
    connect \Y $ne$cva6_su_model.v:64$79_Y
  end
  attribute \src "cva6_su_model.v:65.65-65.96"
  cell $reduce_bool $ne$cva6_su_model.v:65$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_instr_queue_state[1]
    connect \Y $ne$cva6_su_model.v:65$83_Y
  end
  attribute \src "cva6_su_model.v:66.65-66.96"
  cell $reduce_bool $ne$cva6_su_model.v:66$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_instr_queue_state[2]
    connect \Y $ne$cva6_su_model.v:66$87_Y
  end
  attribute \src "cva6_su_model.v:67.65-67.96"
  cell $reduce_bool $ne$cva6_su_model.v:67$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_instr_queue_state[3]
    connect \Y $ne$cva6_su_model.v:67$91_Y
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1948
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$2069
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1949
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$2071
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1950
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$2073
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1963
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$2075
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1964
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$2077
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1966
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$2079
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1967
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$2081
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1968
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$2083
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1969
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$2085
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1974
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$2087
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1975
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$2089
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1976
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$2091
    connect \SRST \rst_ni
  end
  attribute \src "cva6_su_model.v:79.2-178.5"
  cell $sdff $procdff$1977
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$2093
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $pmux $procmux$1134
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2124
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1138_CMP $procmux$1137_CMP $procmux$1136_CMP $procmux$1135_CMP }
    connect \Y $0$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:68$65_DATA[1:0]$199
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1135_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1135_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1136_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1136_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1137_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1137_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $logic_not $procmux$1138_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1138_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $pmux $procmux$1158
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2126
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1162_CMP $procmux$1161_CMP $procmux$1160_CMP $procmux$1159_CMP }
    connect \Y $procmux$1158_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1159_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1159_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1160_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1160_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1161_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1161_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $logic_not $procmux$1162_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1162_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1164
    parameter \WIDTH 2
    connect \A $procmux$1158_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$2128
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1164_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1166
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2130
    connect \B $procmux$1164_Y
    connect \S \commit_i
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:149$74_DATA[1:0]$185
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1198
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2132
    connect \B $procmux$1158_Y
    connect \S \commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:147$73_DATA[1:0]$179
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $pmux $procmux$1237
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2134
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1241_CMP $procmux$1240_CMP $procmux$1239_CMP $procmux$1238_CMP }
    connect \Y $procmux$1237_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1238_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1238_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1239_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1239_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $eq $procmux$1240_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1240_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $logic_not $procmux$1241_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1241_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1243
    parameter \WIDTH 2
    connect \A $procmux$1237_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$2136
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1243_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1245
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2138
    connect \B $procmux$1243_Y
    connect \S \store_mem_resp_i
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:138$71_DATA[1:0]$168
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1277
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2140
    connect \B $procmux$1237_Y
    connect \S \store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:136$70_DATA[1:0]$162
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1345
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2142
    connect \B $0$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:68$65_DATA[1:0]$199
    connect \S \inner_instr_valid_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_su_model.v:123$66_DATA[1:0]$146
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1375
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1135_CMP
    connect \Y $procmux$1375_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1378
    parameter \WIDTH 2
    connect \A $procmux$1375_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1378_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1380
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1378_Y
    connect \S \inner_instr_valid_i
    connect \Y $procmux$1380_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1383
    parameter \WIDTH 2
    connect \A $procmux$1380_Y
    connect \B 2'00
    connect \S $procmux$1238_CMP
    connect \Y $procmux$1383_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:138.30-138.75|cva6_su_model.v:138.26-143.20"
  cell $mux $procmux$1386
    parameter \WIDTH 2
    connect \A $procmux$1383_Y
    connect \B $procmux$1380_Y
    connect \S $eq$cva6_su_model.v:138$169_Y
    connect \Y $procmux$1386_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1389
    parameter \WIDTH 2
    connect \A $procmux$1386_Y
    connect \B $procmux$1380_Y
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1389_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1391
    parameter \WIDTH 2
    connect \A $procmux$1380_Y
    connect \B $procmux$1389_Y
    connect \S \store_mem_resp_i
    connect \Y $procmux$1391_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1394
    parameter \WIDTH 2
    connect \A $procmux$1391_Y
    connect \B 2'01
    connect \S $procmux$1159_CMP
    connect \Y $procmux$1394_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:149.30-149.76|cva6_su_model.v:149.26-154.20"
  cell $mux $procmux$1397
    parameter \WIDTH 2
    connect \A $procmux$1394_Y
    connect \B $procmux$1391_Y
    connect \S $eq$cva6_su_model.v:149$186_Y
    connect \Y $procmux$1397_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1400
    parameter \WIDTH 2
    connect \A $procmux$1397_Y
    connect \B $procmux$1391_Y
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1400_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1402
    parameter \WIDTH 2
    connect \A $procmux$1391_Y
    connect \B $procmux$1400_Y
    connect \S \commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1406
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1136_CMP
    connect \Y $procmux$1406_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1409
    parameter \WIDTH 2
    connect \A $procmux$1406_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1409_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1411
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1409_Y
    connect \S \inner_instr_valid_i
    connect \Y $procmux$1411_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1415
    parameter \WIDTH 2
    connect \A $procmux$1411_Y
    connect \B 2'00
    connect \S $procmux$1239_CMP
    connect \Y $procmux$1415_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:138.30-138.75|cva6_su_model.v:138.26-143.20"
  cell $mux $procmux$1418
    parameter \WIDTH 2
    connect \A $procmux$1415_Y
    connect \B $procmux$1411_Y
    connect \S $eq$cva6_su_model.v:138$169_Y
    connect \Y $procmux$1418_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1421
    parameter \WIDTH 2
    connect \A $procmux$1418_Y
    connect \B $procmux$1411_Y
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1421_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1423
    parameter \WIDTH 2
    connect \A $procmux$1411_Y
    connect \B $procmux$1421_Y
    connect \S \store_mem_resp_i
    connect \Y $procmux$1423_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1427
    parameter \WIDTH 2
    connect \A $procmux$1423_Y
    connect \B 2'01
    connect \S $procmux$1160_CMP
    connect \Y $procmux$1427_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:149.30-149.76|cva6_su_model.v:149.26-154.20"
  cell $mux $procmux$1430
    parameter \WIDTH 2
    connect \A $procmux$1427_Y
    connect \B $procmux$1423_Y
    connect \S $eq$cva6_su_model.v:149$186_Y
    connect \Y $procmux$1430_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1433
    parameter \WIDTH 2
    connect \A $procmux$1430_Y
    connect \B $procmux$1423_Y
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1433_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1435
    parameter \WIDTH 2
    connect \A $procmux$1423_Y
    connect \B $procmux$1433_Y
    connect \S \commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1440
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1137_CMP
    connect \Y $procmux$1440_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1443
    parameter \WIDTH 2
    connect \A $procmux$1440_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1443_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1445
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1443_Y
    connect \S \inner_instr_valid_i
    connect \Y $procmux$1445_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1450
    parameter \WIDTH 2
    connect \A $procmux$1445_Y
    connect \B 2'00
    connect \S $procmux$1240_CMP
    connect \Y $procmux$1450_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:138.30-138.75|cva6_su_model.v:138.26-143.20"
  cell $mux $procmux$1453
    parameter \WIDTH 2
    connect \A $procmux$1450_Y
    connect \B $procmux$1445_Y
    connect \S $eq$cva6_su_model.v:138$169_Y
    connect \Y $procmux$1453_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1456
    parameter \WIDTH 2
    connect \A $procmux$1453_Y
    connect \B $procmux$1445_Y
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1456_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1458
    parameter \WIDTH 2
    connect \A $procmux$1445_Y
    connect \B $procmux$1456_Y
    connect \S \store_mem_resp_i
    connect \Y $procmux$1458_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1463
    parameter \WIDTH 2
    connect \A $procmux$1458_Y
    connect \B 2'01
    connect \S $procmux$1161_CMP
    connect \Y $procmux$1463_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:149.30-149.76|cva6_su_model.v:149.26-154.20"
  cell $mux $procmux$1466
    parameter \WIDTH 2
    connect \A $procmux$1463_Y
    connect \B $procmux$1458_Y
    connect \S $eq$cva6_su_model.v:149$186_Y
    connect \Y $procmux$1466_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1469
    parameter \WIDTH 2
    connect \A $procmux$1466_Y
    connect \B $procmux$1458_Y
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1469_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1471
    parameter \WIDTH 2
    connect \A $procmux$1458_Y
    connect \B $procmux$1469_Y
    connect \S \commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1477
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1138_CMP
    connect \Y $procmux$1477_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1480
    parameter \WIDTH 2
    connect \A $procmux$1477_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1480_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1482
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1480_Y
    connect \S \inner_instr_valid_i
    connect \Y $procmux$1482_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1488
    parameter \WIDTH 2
    connect \A $procmux$1482_Y
    connect \B 2'00
    connect \S $procmux$1241_CMP
    connect \Y $procmux$1488_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:138.30-138.75|cva6_su_model.v:138.26-143.20"
  cell $mux $procmux$1491
    parameter \WIDTH 2
    connect \A $procmux$1488_Y
    connect \B $procmux$1482_Y
    connect \S $eq$cva6_su_model.v:138$169_Y
    connect \Y $procmux$1491_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1494
    parameter \WIDTH 2
    connect \A $procmux$1491_Y
    connect \B $procmux$1482_Y
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1494_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1496
    parameter \WIDTH 2
    connect \A $procmux$1482_Y
    connect \B $procmux$1494_Y
    connect \S \store_mem_resp_i
    connect \Y $procmux$1496_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1502
    parameter \WIDTH 2
    connect \A $procmux$1496_Y
    connect \B 2'01
    connect \S $procmux$1162_CMP
    connect \Y $procmux$1502_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:149.30-149.76|cva6_su_model.v:149.26-154.20"
  cell $mux $procmux$1505
    parameter \WIDTH 2
    connect \A $procmux$1502_Y
    connect \B $procmux$1496_Y
    connect \S $eq$cva6_su_model.v:149$186_Y
    connect \Y $procmux$1505_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1508
    parameter \WIDTH 2
    connect \A $procmux$1505_Y
    connect \B $procmux$1496_Y
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1508_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1510
    parameter \WIDTH 2
    connect \A $procmux$1496_Y
    connect \B $procmux$1508_Y
    connect \S \commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1551
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \inner_instr_i
    connect \S $procmux$1135_CMP
    connect \Y $procmux$1551_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1554
    parameter \WIDTH 32
    connect \A $procmux$1551_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1554_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1556
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1554_Y
    connect \S \inner_instr_valid_i
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1560
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \inner_instr_i
    connect \S $procmux$1136_CMP
    connect \Y $procmux$1560_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1563
    parameter \WIDTH 32
    connect \A $procmux$1560_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1563_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1565
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1563_Y
    connect \S \inner_instr_valid_i
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1570
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \inner_instr_i
    connect \S $procmux$1137_CMP
    connect \Y $procmux$1570_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1573
    parameter \WIDTH 32
    connect \A $procmux$1570_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1573_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1575
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1573_Y
    connect \S \inner_instr_valid_i
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:0.0-0.0"
  cell $mux $procmux$1581
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \inner_instr_i
    connect \S $procmux$1138_CMP
    connect \Y $procmux$1581_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1584
    parameter \WIDTH 32
    connect \A $procmux$1581_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1584_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1586
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1584_Y
    connect \S \inner_instr_valid_i
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:138.30-138.75|cva6_su_model.v:138.26-143.20"
  cell $mux $procmux$1590
    parameter \WIDTH 2
    connect \A $add$cva6_su_model.v:142$172_Y
    connect \B \queue_serve_ptr
    connect \S $eq$cva6_su_model.v:138$169_Y
    connect \Y $procmux$1590_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:136.21-136.66|cva6_su_model.v:136.17-143.20"
  cell $mux $procmux$1593
    parameter \WIDTH 2
    connect \A $procmux$1590_Y
    connect \B \queue_serve_ptr
    connect \S $eq$cva6_su_model.v:136$163_Y
    connect \Y $procmux$1593_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:135.17-135.33|cva6_su_model.v:135.13-144.16"
  cell $mux $procmux$1595
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1593_Y
    connect \S \store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:149.30-149.76|cva6_su_model.v:149.26-154.20"
  cell $mux $procmux$1599
    parameter \WIDTH 2
    connect \A $add$cva6_su_model.v:153$189_Y
    connect \B \queue_commit_ptr
    connect \S $eq$cva6_su_model.v:149$186_Y
    connect \Y $procmux$1599_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:147.21-147.67|cva6_su_model.v:147.17-154.20"
  cell $mux $procmux$1602
    parameter \WIDTH 2
    connect \A $procmux$1599_Y
    connect \B \queue_commit_ptr
    connect \S $eq$cva6_su_model.v:147$180_Y
    connect \Y $procmux$1602_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:146.17-146.25|cva6_su_model.v:146.13-155.16"
  cell $mux $procmux$1604
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1602_Y
    connect \S \commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:123.21-123.66|cva6_su_model.v:123.17-131.20"
  cell $mux $procmux$1608
    parameter \WIDTH 2
    connect \A $add$cva6_su_model.v:129$154_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_su_model.v:123$147_Y
    connect \Y $procmux$1608_Y
  end
  attribute \full_case 1
  attribute \src "cva6_su_model.v:122.17-122.36|cva6_su_model.v:122.13-132.16"
  cell $mux $procmux$1610
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1608_Y
    connect \S \inner_instr_valid_i
    connect \Y $0\queue_store_ptr[1:0]
  end
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$297_Y
  wire width 11 $add$store_buffer.v:0$311_Y
  wire width 11 $add$store_buffer.v:0$325_Y
  wire width 11 $add$store_buffer.v:0$339_Y
  wire width 11 $add$store_buffer.v:0$380_Y
  wire width 11 $add$store_buffer.v:0$386_Y
  wire width 11 $add$store_buffer.v:0$392_Y
  wire width 11 $add$store_buffer.v:0$398_Y
  wire width 11 $add$store_buffer.v:0$404_Y
  wire width 11 $add$store_buffer.v:0$437_Y
  wire width 11 $add$store_buffer.v:0$441_Y
  wire width 3 $add$store_buffer.v:100$361_Y
  wire width 10 $add$store_buffer.v:103$365_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$373_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$379_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$385_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$391_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$397_Y
  wire width 10 $add$store_buffer.v:140$403_Y
  wire width 10 $add$store_buffer.v:151$416_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$431_Y
  wire width 10 $add$store_buffer.v:160$436_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$451_Y
  wire width 3 $add$store_buffer.v:162$452_Y
  wire width 10 $add$store_buffer.v:94$296_Y
  wire width 10 $add$store_buffer.v:95$310_Y
  wire width 10 $add$store_buffer.v:96$324_Y
  wire width 10 $add$store_buffer.v:97$338_Y
  wire width 10 $add$store_buffer.v:98$352_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$360_Y
  wire width 34 $and$store_buffer.v:0$300_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$307_Y
  wire width 32 $and$store_buffer.v:0$314_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$321_Y
  wire width 4 $and$store_buffer.v:0$328_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$335_Y
  wire width 2 $and$store_buffer.v:0$342_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$349_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$358_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$371_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$429_Y
  wire width 73 $and$store_buffer.v:0$443_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$449_Y
  wire width 292 $auto$async2sync.cc:140:execute$2095
  wire width 3 $auto$async2sync.cc:140:execute$2097
  wire width 2 $auto$async2sync.cc:140:execute$2099
  wire width 2 $auto$async2sync.cc:140:execute$2101
  wire width 292 $auto$async2sync.cc:140:execute$2103
  wire width 3 $auto$async2sync.cc:140:execute$2105
  wire width 2 $auto$async2sync.cc:140:execute$2107
  wire width 2 $auto$async2sync.cc:140:execute$2109
  wire $auto$opt_dff.cc:276:combine_resets$2177
  wire $auto$rtlil.cc:2127:Not$1855
  wire $auto$rtlil.cc:2127:Not$2176
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2144
  wire $auto$rtlil.cc:2817:Anyseq$2146
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$2060
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$2061
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $auto$wreduce.cc:454:run$2062
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $auto$wreduce.cc:454:run$2063
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $auto$wreduce.cc:454:run$2064
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $auto$wreduce.cc:454:run$2065
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$2066
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$455_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$458_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$461_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$464_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$471_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$474_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$477_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$480_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$485_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$486_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$264_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$456_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$459_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$462_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$465_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$472_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$475_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$478_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$481_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$487_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$457_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$460_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$463_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$470_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$473_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$476_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$479_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$283_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$364_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$378_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$468_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$484_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$306_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$320_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$334_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$348_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$357_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$370_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$428_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$448_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$308_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$322_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$336_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$350_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$359_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$372_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$430_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$450_Y
  wire width 2 $procmux$509_Y
  wire $procmux$659_Y
  wire $procmux$785_CMP
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$299_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$305_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$319_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$333_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$347_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$353_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$366_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$369_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$424_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$427_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$438_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$447_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$298_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$312_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$326_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$340_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$381_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$387_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$393_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$399_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$405_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$374_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$296_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$297_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$310_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$311_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$324_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$325_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$338_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$339_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$379_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$380_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$385_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$386_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$391_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$392_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$397_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$398_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$403_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$404_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$436_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$437_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$365_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$441_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$361_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$373_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$379_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$385_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$391_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$397_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$403_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$378_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$416_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$431_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$2060 [8:0]
    connect \Y $add$store_buffer.v:160$436_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$364_Y [8:0]
    connect \Y $add$store_buffer.v:103$365_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$451_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$452_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$2061 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$296_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$2061 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$310_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$2061 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$324_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$2061 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$338_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$2061 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$352_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$360_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$300_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$306_Y
    connect \Y $and$store_buffer.v:0$307_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$314_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$308_Y
    connect \B $not$store_buffer.v:0$320_Y
    connect \Y $and$store_buffer.v:0$321_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$328_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$322_Y
    connect \B $not$store_buffer.v:0$334_Y
    connect \Y $and$store_buffer.v:0$335_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$342_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$336_Y
    connect \B $not$store_buffer.v:0$348_Y
    connect \Y $and$store_buffer.v:0$349_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$350_Y
    connect \B $not$store_buffer.v:0$357_Y
    connect \Y $and$store_buffer.v:0$358_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$370_Y
    connect \Y $and$store_buffer.v:0$371_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$428_Y
    connect \Y $and$store_buffer.v:0$429_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $auto$wreduce.cc:454:run$2062
    connect \Y $and$store_buffer.v:0$443_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$448_Y
    connect \Y $and$store_buffer.v:0$449_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$264_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$2096
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$2095
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2098
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$2097
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2100
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2099
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2102
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2101
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2104
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$2103
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2106
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$2105
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2108
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2107
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2110
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2109
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$2175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$2176
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$2176 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2177
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$2179
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$2105
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2177
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$2184
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$2103 [219] $auto$async2sync.cc:140:execute$2103 [146] $auto$async2sync.cc:140:execute$2103 [73] $auto$async2sync.cc:140:execute$2103 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2177
  end
  cell $anyseq $auto$setundef.cc:501:execute$2143
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2144
  end
  cell $anyseq $auto$setundef.cc:501:execute$2145
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2146
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$455_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$458_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$461_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$464_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$1855
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$471_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$474_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$477_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$480_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$485_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$486_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$264_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$455_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$456_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$458_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$459_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$461_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$462_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$464_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$465_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$471_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$472_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$474_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$475_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$477_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$478_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$480_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$481_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$486_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$487_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$283_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$457_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$460_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$463_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$470_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$473_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$476_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$479_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$283_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$364_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$378_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$2060 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$2061 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$468_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$484_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$299_Y
    connect \Y $not$store_buffer.v:0$306_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $auto$wreduce.cc:454:run$2063
    connect \Y $not$store_buffer.v:0$320_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $auto$wreduce.cc:454:run$2064
    connect \Y $not$store_buffer.v:0$334_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $auto$wreduce.cc:454:run$2065
    connect \Y $not$store_buffer.v:0$348_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$353_Y
    connect \Y $not$store_buffer.v:0$357_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$366_Y
    connect \Y $not$store_buffer.v:0$370_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$424_Y
    connect \Y $not$store_buffer.v:0$428_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$438_Y
    connect \Y $not$store_buffer.v:0$448_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$307_Y
    connect \B $shl$store_buffer.v:0$305_Y
    connect \Y $or$store_buffer.v:0$308_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$321_Y
    connect \B $shl$store_buffer.v:0$319_Y
    connect \Y $or$store_buffer.v:0$322_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$335_Y
    connect \B $shl$store_buffer.v:0$333_Y
    connect \Y $or$store_buffer.v:0$336_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$349_Y
    connect \B $shl$store_buffer.v:0$347_Y
    connect \Y $or$store_buffer.v:0$350_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$358_Y
    connect \B $shl$store_buffer.v:0$353_Y
    connect \Y $or$store_buffer.v:0$359_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$371_Y
    connect \B $shl$store_buffer.v:0$369_Y
    connect \Y $or$store_buffer.v:0$372_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$429_Y
    connect \B $shl$store_buffer.v:0$427_Y
    connect \Y $or$store_buffer.v:0$430_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$449_Y
    connect \B $shl$store_buffer.v:0$447_Y
    connect \Y $or$store_buffer.v:0$450_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$1932
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$2095
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$1933
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$2097
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$1934
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$2099
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$1935
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$2101
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$1936
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$2103 [291:220] $auto$async2sync.cc:140:execute$2103 [218:147] $auto$async2sync.cc:140:execute$2103 [145:74] $auto$async2sync.cc:140:execute$2103 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$1938
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$2107
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$1939
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$2109
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$495
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$487_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$503
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$485_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$509
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$484_Y
    connect \Y $procmux$509_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$511
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2144
    connect \B $procmux$509_Y
    connect \S $auto$rtlil.cc:2127:Not$1855
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$522
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$481_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$531
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$481_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$545
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$479_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$551
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$479_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$558
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$478_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$567
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$478_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$581
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$476_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$587
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$476_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$594
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$475_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$603
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$475_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$617
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$473_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$623
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$473_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$630
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$472_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$639
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$472_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$653
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$470_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$659
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$470_Y
    connect \Y $procmux$659_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$661
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$2146
    connect \B $procmux$659_Y
    connect \S $auto$rtlil.cc:2127:Not$1855
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$664
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$1855
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$676
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$468_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$683
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$465_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$689
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$465_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$697
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$463_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$700
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$463_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$704
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$462_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$710
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$462_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$718
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$460_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$721
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$460_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$725
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$459_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$731
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$459_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$739
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$457_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$742
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$457_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$746
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$456_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$752
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$456_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$766
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$452_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$769
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$451_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$772
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$450_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$782
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$2066 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$788
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$431_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$794
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$430_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$817
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$785_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$820
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$785_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$823
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$785_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$826
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$785_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$832
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$850
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$374_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$853
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$373_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$856
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$372_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$865
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$361_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$868
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$360_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$871
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$359_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$416_Y }
    connect \Y $procmux$785_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$441_Y }
    connect \Y $auto$wreduce.cc:454:run$2062
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$299_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$300_Y
    connect \B { $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$305_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [10:0] }
    connect \Y $auto$wreduce.cc:454:run$2063
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$314_Y
    connect \B { $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$319_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [10:0] }
    connect \Y $auto$wreduce.cc:454:run$2064
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$328_Y
    connect \B { $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$333_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [10:0] }
    connect \Y $auto$wreduce.cc:454:run$2065
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$342_Y
    connect \B { $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$347_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$352_Y
    connect \Y $shl$store_buffer.v:0$353_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$365_Y }
    connect \Y $shl$store_buffer.v:0$366_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$365_Y }
    connect \Y $shl$store_buffer.v:0$369_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$416_Y
    connect \Y $shl$store_buffer.v:0$424_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$416_Y
    connect \Y $shl$store_buffer.v:0$427_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$437_Y
    connect \Y $shl$store_buffer.v:0$438_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$443_Y
    connect \B $add$store_buffer.v:0$437_Y
    connect \Y $shl$store_buffer.v:0$447_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$297_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$311_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$325_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$339_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$380_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$386_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$392_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$398_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$404_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$374_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$2066 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$379_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$385_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$391_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$397_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$2060 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$2061 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$2066 [3] $auto$wreduce.cc:454:run$2066 [4]
  connect $mul$store_buffer.v:103$364_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$378_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$298_Y [30:11] { $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] $sub$store_buffer.v:0$298_Y [31] }
  connect $sub$store_buffer.v:0$312_Y [30:11] { $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] $sub$store_buffer.v:0$312_Y [31] }
  connect $sub$store_buffer.v:0$326_Y [30:11] { $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] $sub$store_buffer.v:0$326_Y [31] }
  connect $sub$store_buffer.v:0$340_Y [30:11] { $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] $sub$store_buffer.v:0$340_Y [31] }
  connect $sub$store_buffer.v:0$381_Y [30:11] { $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] $sub$store_buffer.v:0$381_Y [31] }
  connect $sub$store_buffer.v:0$387_Y [30:11] { $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] $sub$store_buffer.v:0$387_Y [31] }
  connect $sub$store_buffer.v:0$393_Y [30:11] { $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] $sub$store_buffer.v:0$393_Y [31] }
  connect $sub$store_buffer.v:0$399_Y [30:11] { $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] $sub$store_buffer.v:0$399_Y [31] }
  connect $sub$store_buffer.v:0$405_Y [30:11] { $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] $sub$store_buffer.v:0$405_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$202.$result[31:0]$217
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$2111
  wire width 32 $auto$async2sync.cc:140:execute$2113
  wire width 4 $auto$async2sync.cc:140:execute$2115
  wire width 2 $auto$async2sync.cc:140:execute$2117
  wire width 4 $auto$async2sync.cc:140:execute$2119
  wire width 3 $auto$async2sync.cc:140:execute$2121
  wire $auto$opt_dff.cc:276:combine_resets$2187
  wire $auto$opt_reduce.cc:134:opt_mux$2018
  wire $auto$opt_reduce.cc:134:opt_mux$2022
  wire $auto$rtlil.cc:2127:Not$2186
  wire width 2 $auto$rtlil.cc:2817:Anyseq$2150
  wire $auto$rtlil.cc:2817:Anyseq$2152
  wire $auto$rtlil.cc:2817:Anyseq$2154
  wire $auto$rtlil.cc:2817:Anyseq$2156
  wire $auto$rtlil.cc:2817:Anyseq$2158
  wire width 32 $auto$rtlil.cc:2817:Anyseq$2160
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$228_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$239_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$238_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$210_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$213_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$215_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$240_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$209_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$214_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$230_Y
  wire $procmux$1007_CMP
  wire $procmux$1046_CMP
  wire $procmux$1105_CMP
  wire $procmux$1106_CMP
  wire width 2 $procmux$908_CMP
  wire $procmux$908_CTRL
  wire width 2 $procmux$909_CMP
  wire $procmux$909_CTRL
  wire width 2 $procmux$910_CMP
  wire $procmux$910_CTRL
  wire width 2 $procmux$911_CMP
  wire $procmux$911_CTRL
  wire width 2 $procmux$912_CMP
  wire $procmux$912_CTRL
  wire width 2 $procmux$913_CMP
  wire $procmux$913_CTRL
  wire width 2 $procmux$914_CMP
  wire $procmux$914_CTRL
  wire width 2 $procmux$915_CMP
  wire $procmux$915_CTRL
  wire width 2 $procmux$916_CMP
  wire $procmux$916_CTRL
  wire width 2 $procmux$917_CMP
  wire $procmux$917_CTRL
  wire width 2 $procmux$918_CMP
  wire $procmux$918_CTRL
  wire width 5 $procmux$921_CMP
  wire $procmux$921_CTRL
  wire width 5 $procmux$922_CMP
  wire $procmux$922_CTRL
  wire width 16 $procmux$923_CMP
  wire $procmux$923_CTRL
  wire $procmux$938_CMP
  wire $procmux$939_CMP
  wire $procmux$940_CMP
  wire $procmux$941_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$228_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$230_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$2112
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2111
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2114
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$2113
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2116
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$2115
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2118
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$2117
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2120
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$2119
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$2122
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$2121
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$2185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$2186
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$215_Y \flush_i $auto$rtlil.cc:2127:Not$2186 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2187
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$2189
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$2111
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2187
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1106_CMP $procmux$1105_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2022
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1106_CMP $procmux$1105_CMP $procmux$1046_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2018
  end
  cell $anyseq $auto$setundef.cc:501:execute$2149
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$2150
  end
  cell $anyseq $auto$setundef.cc:501:execute$2151
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2152
  end
  cell $anyseq $auto$setundef.cc:501:execute$2153
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2154
  end
  cell $anyseq $auto$setundef.cc:501:execute$2155
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2156
  end
  cell $anyseq $auto$setundef.cc:501:execute$2157
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2158
  end
  cell $anyseq $auto$setundef.cc:501:execute$2159
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$2160
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$228_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$239_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$238_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$209_Y
    connect \Y $logic_and$store_unit.v:128$210_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$213_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$214_Y
    connect \Y $logic_and$store_unit.v:155$215_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$238_Y
    connect \B $ge$store_unit.v:81$239_Y
    connect \Y $logic_and$store_unit.v:81$240_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$209_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$214_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$230_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$1941
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$2113
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$1942
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$2115
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$1943
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$2117
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$1944
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$2119
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$1945
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$2121
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1007_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1011
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$210_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1018
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$210_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1025
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$210_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1032
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:118.10-118.19|store_unit.v:118.6-121.9"
  cell $mux $procmux$1041
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1046_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1046_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:118.10-118.19|store_unit.v:118.6-121.9"
  cell $mux $procmux$1052
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:114.10-114.21|store_unit.v:114.6-117.9"
  cell $mux $procmux$1063
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:114.10-114.21|store_unit.v:114.6-117.9"
  cell $mux $procmux$1074
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1084
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1092
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1100
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1104
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$2150
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1046_CMP $procmux$1007_CMP $procmux$1106_CMP $procmux$1105_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1105_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1105_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1106_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1106_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1109
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$2152
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1046_CMP $procmux$1007_CMP $auto$opt_reduce.cc:134:opt_mux$2022 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1114
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$2154
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1046_CMP $procmux$1007_CMP $auto$opt_reduce.cc:134:opt_mux$2022 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1124
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$2156
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1007_CMP $auto$opt_reduce.cc:134:opt_mux$2018 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1129
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$2158
    connect \B 2'10
    connect \S { $procmux$1007_CMP $auto$opt_reduce.cc:134:opt_mux$2018 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$904
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$240_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$907
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$918_CTRL $procmux$917_CTRL $procmux$916_CTRL $procmux$915_CTRL $procmux$914_CTRL $procmux$913_CTRL $procmux$912_CTRL $procmux$911_CTRL $procmux$910_CTRL $procmux$909_CTRL $procmux$908_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$908_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$908_CMP
    connect \Y $procmux$908_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$908_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$908_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$908_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$908_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$909_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$909_CMP
    connect \Y $procmux$909_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$909_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$909_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$909_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$909_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$910_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$910_CMP
    connect \Y $procmux$910_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$910_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$910_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$910_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$910_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$911_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$911_CMP
    connect \Y $procmux$911_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$911_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$911_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$911_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$911_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$912_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$912_CMP
    connect \Y $procmux$912_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$912_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$912_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$912_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$912_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$913_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$913_CMP
    connect \Y $procmux$913_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$913_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$913_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$913_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$913_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$914_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$914_CMP
    connect \Y $procmux$914_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$914_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$914_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$914_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$914_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$915_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$915_CMP
    connect \Y $procmux$915_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$915_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$915_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$915_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$915_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$916_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$916_CMP
    connect \Y $procmux$916_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$916_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$916_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$916_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$916_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$917_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$917_CMP
    connect \Y $procmux$917_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$917_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$917_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$917_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$917_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$918_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$918_CMP
    connect \Y $procmux$918_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$918_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$918_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$918_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$918_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$920
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$923_CTRL $procmux$922_CTRL $procmux$921_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$921_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$921_CMP
    connect \Y $procmux$921_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$921_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$921_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$921_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$921_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$921_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$921_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$921_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$921_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$921_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$921_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$922_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$922_CMP
    connect \Y $procmux$922_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$922_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$922_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$922_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$922_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$922_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$922_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$922_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$922_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$922_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$922_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$923_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$923_CMP [4:0] $procmux$918_CMP [0] $procmux$917_CMP [0] $procmux$916_CMP [0] $procmux$915_CMP [0] $procmux$914_CMP [0] $procmux$913_CMP [0] $procmux$912_CMP [0] $procmux$911_CMP [0] $procmux$910_CMP [0] $procmux$909_CMP [0] $procmux$908_CMP [0] }
    connect \Y $procmux$923_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$923_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$923_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$923_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$923_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$923_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$923_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$923_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$923_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$923_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$923_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$933
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$2160
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$941_CMP $procmux$940_CMP $procmux$939_CMP $procmux$938_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$202.$result[31:0]$217
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$938_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$938_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$939_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$939_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$940_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$940_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$941_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$941_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$946
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$215_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$952
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$215_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$955
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$215_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$958
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$964
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$213_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$226
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$202.$result[31:0]$217
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$923_CMP [15:5] { $procmux$908_CMP [0] $procmux$909_CMP [0] $procmux$910_CMP [0] $procmux$911_CMP [0] $procmux$912_CMP [0] $procmux$913_CMP [0] $procmux$914_CMP [0] $procmux$915_CMP [0] $procmux$916_CMP [0] $procmux$917_CMP [0] $procmux$918_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \keep 1
attribute \hdlname "\\store_unit_model_tb"
attribute \dynports 1
attribute \top 1
attribute \src "cva6_su_equiv.v:9.1-298.10"
module \store_unit_model_tb
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire $0$formal$cva6_su_equiv.v:288$14_CHECK[0:0]$33
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire $0$formal$cva6_su_equiv.v:288$14_EN[0:0]$34
  attribute \src "cva6_su_equiv.v:27.5-39.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire width 2 $2\store_seen[1:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire width 35 $2\tb_io_req_port_i[34:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire width 2 $3\store_seen[1:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire $3\tb_io_commit_i[0:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  wire $3\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  attribute \unused_bits "19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83"
  wire width 85 $3\tb_io_lsu_ctrl_i[84:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$2194
  wire $auto$opt_dff.cc:242:make_patterns_logic$2200
  wire $auto$opt_dff.cc:276:combine_resets$2210
  wire $auto$opt_dff.cc:276:combine_resets$2215
  wire $auto$opt_dff.cc:276:combine_resets$2222
  wire $auto$rtlil.cc:2127:Not$2199
  wire $auto$rtlil.cc:2127:Not$2214
  wire $auto$rtlil.cc:2127:Not$2221
  wire $auto$rtlil.cc:2817:Anyseq$2174
  attribute \src "cva6_su_equiv.v:279.30-279.44"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$2068
  attribute \src "cva6_su_equiv.v:265.17-265.32"
  wire $eq$cva6_su_equiv.v:265$40_Y
  attribute \src "cva6_su_equiv.v:275.21-275.36"
  wire $eq$cva6_su_equiv.v:275$46_Y
  attribute \src "cva6_su_equiv.v:293.20-293.56"
  wire $eq$cva6_su_equiv.v:293$55_Y
  attribute \src "cva6_su_equiv.v:30.13-30.25"
  wire $eq$cva6_su_equiv.v:30$18_Y
  attribute \src "cva6_su_equiv.v:33.13-33.25"
  wire $eq$cva6_su_equiv.v:33$20_Y
  attribute \src "cva6_su_equiv.v:36.13-36.25"
  wire $eq$cva6_su_equiv.v:36$22_Y
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  wire $formal$cva6_su_equiv.v:288$14_CHECK
  attribute \init 1'0
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  wire $formal$cva6_su_equiv.v:288$14_EN
  attribute \src "cva6_su_equiv.v:246.13-246.32"
  wire $logic_and$cva6_su_equiv.v:246$36_Y
  attribute \src "cva6_su_equiv.v:266.21-266.49"
  wire $logic_and$cva6_su_equiv.v:266$43_Y
  attribute \src "cva6_su_equiv.v:290.20-293.57"
  wire $logic_and$cva6_su_equiv.v:290$56_Y
  attribute \src "cva6_su_equiv.v:291.18-291.77"
  wire $logic_and$cva6_su_equiv.v:291$50_Y
  attribute \src "cva6_su_equiv.v:292.18-292.77"
  wire $logic_and$cva6_su_equiv.v:292$52_Y
  attribute \src "cva6_su_equiv.v:30.13-30.33"
  wire $logic_and$cva6_su_equiv.v:30$19_Y
  attribute \src "cva6_su_equiv.v:33.13-33.33"
  wire $logic_and$cva6_su_equiv.v:33$21_Y
  attribute \src "cva6_su_equiv.v:36.13-36.33"
  wire $logic_and$cva6_su_equiv.v:36$23_Y
  attribute \src "cva6_su_equiv.v:290.21-293.14"
  wire $logic_not$cva6_su_equiv.v:290$54_Y
  attribute \src "cva6_su_equiv.v:291.49-291.77"
  wire $logic_not$cva6_su_equiv.v:291$49_Y
  attribute \src "cva6_su_equiv.v:292.18-292.46"
  wire $logic_not$cva6_su_equiv.v:292$51_Y
  attribute \src "cva6_su_equiv.v:291.17-292.78"
  wire $logic_or$cva6_su_equiv.v:291$53_Y
  attribute \src "cva6_su_equiv.v:246.21-246.32"
  wire $lt$cva6_su_equiv.v:246$35_Y
  wire $procmux$1614_CMP
  attribute \src "cva6_su_equiv.v:237.22-237.33"
  wire \choice_core
  attribute \src "cva6_su_equiv.v:236.28-236.38"
  wire width 2 \choice_mem
  attribute \src "cva6_su_equiv.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_su_equiv.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_su_equiv.v:239.29-239.33"
  wire width 32 \data
  attribute \src "cva6_su_equiv.v:105.22-105.37"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_su_equiv.v:107.21-107.37"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_su_equiv.v:80.14-80.38"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_su_equiv.v:74.14-74.28"
  wire \de_io_commit_i
  attribute \src "cva6_su_equiv.v:78.14-78.34"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_su_equiv.v:97.14-97.30"
  wire \de_io_dtlb_hit_i
  attribute \src "cva6_su_equiv.v:94.21-94.31"
  wire width 65 \de_io_ex_i
  attribute \src "cva6_su_equiv.v:87.21-87.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_ex_o
  attribute \src "cva6_su_equiv.v:58.14-58.27"
  wire \de_io_flush_i
  attribute \src "cva6_su_equiv.v:206.17-206.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_su_equiv.v:209.10-209.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_su_equiv.v:68.21-68.37"
  wire width 85 \de_io_lsu_ctrl_i
  attribute \src "cva6_su_equiv.v:62.14-62.35"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_su_equiv.v:91.21-91.34"
  wire width 34 \de_io_paddr_i
  attribute \src "cva6_su_equiv.v:100.21-100.40"
  wire width 12 \de_io_page_offset_i
  attribute \src "cva6_su_equiv.v:104.14-104.41"
  wire \de_io_page_offset_matches_o
  attribute \src "cva6_su_equiv.v:72.14-72.28"
  attribute \unused_bits "0"
  wire \de_io_pop_st_o
  attribute \src "cva6_su_equiv.v:217.10-217.23"
  wire \de_io_ready_o
  attribute \src "cva6_su_equiv.v:110.21-110.37"
  wire width 35 \de_io_req_port_i
  attribute \src "cva6_su_equiv.v:114.132-114.148"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76"
  wire width 77 \de_io_req_port_o
  attribute \src "cva6_su_equiv.v:86.21-86.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_result_o
  attribute \src "cva6_su_equiv.v:63.14-63.40"
  attribute \unused_bits "0"
  wire \de_io_store_buffer_empty_o
  attribute \src "cva6_su_equiv.v:212.10-212.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_su_equiv.v:170.16-170.35"
  wire width 8 \de_io_store_state_o
  attribute \src "cva6_su_equiv.v:85.20-85.36"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_trans_id_o
  attribute \src "cva6_su_equiv.v:88.14-88.37"
  attribute \unused_bits "0"
  wire \de_io_translation_req_o
  attribute \src "cva6_su_equiv.v:89.21-89.34"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_vaddr_o
  attribute \src "cva6_su_equiv.v:65.14-65.27"
  wire \de_io_valid_i
  attribute \src "cva6_su_equiv.v:84.14-84.27"
  attribute \unused_bits "0"
  wire \de_io_valid_o
  attribute \init 1'1
  attribute \src "cva6_su_equiv.v:18.9-18.13"
  wire \init
  attribute \src "cva6_su_equiv.v:216.10-216.37"
  wire \mo_io_page_offset_matches_o
  attribute \src "cva6_su_equiv.v:219.16-219.29"
  wire width 8 \mo_io_state_q
  attribute \src "cva6_su_equiv.v:240.29-240.36"
  wire width 12 \poffset
  attribute \init 1'1
  attribute \src "cva6_su_equiv.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_su_equiv.v:242.15-242.25"
  wire width 2 \store_seen
  attribute \src "cva6_su_equiv.v:75.13-75.27"
  wire \tb_io_commit_i
  attribute \src "cva6_su_equiv.v:207.16-207.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_su_equiv.v:210.9-210.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_su_equiv.v:69.20-69.36"
  wire width 85 \tb_io_lsu_ctrl_i
  attribute \src "cva6_su_equiv.v:92.20-92.33"
  wire width 34 \tb_io_paddr_i
  attribute \src "cva6_su_equiv.v:101.20-101.39"
  wire width 12 \tb_io_page_offset_i
  attribute \src "cva6_su_equiv.v:111.20-111.36"
  wire width 35 \tb_io_req_port_i
  attribute \src "cva6_su_equiv.v:213.9-213.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_su_equiv.v:66.13-66.26"
  wire \tb_io_valid_i
  attribute \src "cva6_su_equiv.v:238.29-238.34"
  attribute \unused_bits "32 33"
  wire width 34 \vaddr
  attribute \src "cva6_su_equiv.v:28.20-28.34"
  cell $add $add$cva6_su_equiv.v:28$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "choice_mem"
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 2
    connect \Y \choice_mem
  end
  attribute \reg "choice_core"
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \choice_core
  end
  attribute \reg "vaddr"
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 34
    connect \Y \vaddr
  end
  attribute \reg "data"
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$27
    parameter \WIDTH 32
    connect \Y \data
  end
  attribute \reg "poffset"
  attribute \src "cva6_su_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$28
    parameter \WIDTH 12
    connect \Y \poffset
  end
  attribute \src "cva6_su_equiv.v:288.38-294.14"
  cell $assert $assert$cva6_su_equiv.v:288$57
    connect \A $formal$cva6_su_equiv.v:288$14_CHECK
    connect \EN $formal$cva6_su_equiv.v:288$14_EN
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_su_equiv.v:266$43_Y $eq$cva6_su_equiv.v:265$40_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2194
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$2198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_su_equiv.v:246$36_Y
    connect \Y $auto$rtlil.cc:2127:Not$2199
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_su_equiv.v:266$43_Y $eq$cva6_su_equiv.v:265$40_Y $auto$rtlil.cc:2127:Not$2199 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2200
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$2213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_equiv.v:265$40_Y
    connect \Y $auto$rtlil.cc:2127:Not$2214
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$2220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_su_equiv.v:266$43_Y
    connect \Y $auto$rtlil.cc:2127:Not$2221
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_su_equiv.v:265$40_Y $logic_and$cva6_su_equiv.v:246$36_Y }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2210
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$2214 $logic_and$cva6_su_equiv.v:246$36_Y }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2215
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$2221 $auto$rtlil.cc:2127:Not$2214 $logic_and$cva6_su_equiv.v:246$36_Y }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2222
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2197
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST $logic_and$cva6_su_equiv.v:246$36_Y
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2203
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk
    connect \D $2\tb_io_req_port_i[34:0]
    connect \Q \tb_io_req_port_i
    connect \SRST $logic_and$cva6_su_equiv.v:246$36_Y
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2212
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_commit_i[0:0]
    connect \Q \tb_io_commit_i
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2210
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2217
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 21'000000000000000000000
    parameter \WIDTH 21
    connect \CLK \clk
    connect \D { $3\tb_io_lsu_ctrl_i[84:0] [84] $3\tb_io_lsu_ctrl_i[84:0] [51] $3\tb_io_lsu_ctrl_i[84:0] [18:0] }
    connect \Q { \tb_io_lsu_ctrl_i [84] \tb_io_lsu_ctrl_i [51] \tb_io_lsu_ctrl_i [18:0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2215
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2224
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D { \vaddr [31:0] \data }
    connect \Q { \tb_io_lsu_ctrl_i [83:52] \tb_io_lsu_ctrl_i [50:19] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2222
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdff $auto$opt_dff.cc:702:run$2229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i[0:0]
    connect \Q \tb_io_valid_i
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2215
  end
  attribute \src "cva6_su_equiv.v:27.5-39.8"
  cell $sdffe $auto$opt_dff.cc:764:run$2191
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_su_equiv.v:33$21_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_su_equiv.v:36$23_Y
  end
  attribute \src "cva6_su_equiv.v:27.5-39.8"
  cell $dffe $auto$opt_dff.cc:764:run$2192
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_su_equiv.v:30$19_Y
    connect \Q \init
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $sdffe $auto$opt_dff.cc:764:run$2196
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $2\store_seen[1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$2194
    connect \Q \store_seen
    connect \SRST $logic_and$cva6_su_equiv.v:246$36_Y
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $dffe $auto$opt_dff.cc:764:run$2202
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \vaddr [31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2200
    connect \Q \tb_io_instr_i
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $dffe $auto$opt_dff.cc:764:run$2204
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \poffset
    connect \EN $logic_and$cva6_su_equiv.v:246$36_Y
    connect \Q \tb_io_page_offset_i
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $dffe $auto$opt_dff.cc:764:run$2209
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 34
    connect \CLK \clk
    connect \D { 2'00 \vaddr [31:0] }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2200
    connect \Q \tb_io_paddr_i
  end
  cell $anyseq $auto$setundef.cc:501:execute$2173
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$2174
  end
  attribute \src "cva6_su_equiv.v:265.17-265.32"
  cell $logic_not $eq$cva6_su_equiv.v:265$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_seen
    connect \Y $eq$cva6_su_equiv.v:265$40_Y
  end
  attribute \src "cva6_su_equiv.v:275.21-275.36"
  cell $eq $eq$cva6_su_equiv.v:275$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_seen
    connect \B 1'1
    connect \Y $eq$cva6_su_equiv.v:275$46_Y
  end
  attribute \src "cva6_su_equiv.v:293.20-293.56"
  cell $eq $eq$cva6_su_equiv.v:293$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mo_io_state_q
    connect \B \de_io_store_state_o
    connect \Y $eq$cva6_su_equiv.v:293$55_Y
  end
  attribute \src "cva6_su_equiv.v:30.13-30.25"
  cell $eq $eq$cva6_su_equiv.v:30$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_su_equiv.v:30$18_Y
  end
  attribute \src "cva6_su_equiv.v:33.13-33.25"
  cell $logic_not $eq$cva6_su_equiv.v:33$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_su_equiv.v:33$20_Y
  end
  attribute \src "cva6_su_equiv.v:36.13-36.25"
  cell $eq $eq$cva6_su_equiv.v:36$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_su_equiv.v:36$22_Y
  end
  attribute \src "cva6_su_equiv.v:246.13-246.32"
  cell $logic_and $logic_and$cva6_su_equiv.v:246$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $lt$cva6_su_equiv.v:246$35_Y
    connect \Y $logic_and$cva6_su_equiv.v:246$36_Y
  end
  attribute \src "cva6_su_equiv.v:266.21-266.49"
  cell $logic_and $logic_and$cva6_su_equiv.v:266$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \choice_core
    connect \B \de_io_ready_o
    connect \Y $logic_and$cva6_su_equiv.v:266$43_Y
  end
  attribute \src "cva6_su_equiv.v:290.20-293.57"
  cell $logic_and $logic_and$cva6_su_equiv.v:290$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_su_equiv.v:290$54_Y
    connect \B $eq$cva6_su_equiv.v:293$55_Y
    connect \Y $logic_and$cva6_su_equiv.v:290$56_Y
  end
  attribute \src "cva6_su_equiv.v:291.18-291.77"
  cell $logic_and $logic_and$cva6_su_equiv.v:291$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_page_offset_matches_o
    connect \B $logic_not$cva6_su_equiv.v:291$49_Y
    connect \Y $logic_and$cva6_su_equiv.v:291$50_Y
  end
  attribute \src "cva6_su_equiv.v:292.18-292.77"
  cell $logic_and $logic_and$cva6_su_equiv.v:292$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_su_equiv.v:292$51_Y
    connect \B \mo_io_page_offset_matches_o
    connect \Y $logic_and$cva6_su_equiv.v:292$52_Y
  end
  attribute \src "cva6_su_equiv.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_su_equiv.v:30$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_equiv.v:30$18_Y
    connect \B \init
    connect \Y $logic_and$cva6_su_equiv.v:30$19_Y
  end
  attribute \src "cva6_su_equiv.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_su_equiv.v:33$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_equiv.v:33$20_Y
    connect \B \init
    connect \Y $logic_and$cva6_su_equiv.v:33$21_Y
  end
  attribute \src "cva6_su_equiv.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_su_equiv.v:36$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_su_equiv.v:36$22_Y
    connect \B \init
    connect \Y $logic_and$cva6_su_equiv.v:36$23_Y
  end
  attribute \src "cva6_su_equiv.v:290.21-293.14"
  cell $logic_not $logic_not$cva6_su_equiv.v:290$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_su_equiv.v:291$53_Y
    connect \Y $logic_not$cva6_su_equiv.v:290$54_Y
  end
  attribute \src "cva6_su_equiv.v:291.49-291.77"
  cell $logic_not $logic_not$cva6_su_equiv.v:291$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mo_io_page_offset_matches_o
    connect \Y $logic_not$cva6_su_equiv.v:291$49_Y
  end
  attribute \src "cva6_su_equiv.v:292.18-292.46"
  cell $logic_not $logic_not$cva6_su_equiv.v:292$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_page_offset_matches_o
    connect \Y $logic_not$cva6_su_equiv.v:292$51_Y
  end
  attribute \src "cva6_su_equiv.v:291.17-292.78"
  cell $logic_or $logic_or$cva6_su_equiv.v:291$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_su_equiv.v:291$50_Y
    connect \B $logic_and$cva6_su_equiv.v:292$52_Y
    connect \Y $logic_or$cva6_su_equiv.v:291$53_Y
  end
  attribute \src "cva6_su_equiv.v:246.21-246.32"
  cell $lt $lt$cva6_su_equiv.v:246$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $lt$cva6_su_equiv.v:246$35_Y
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $dff $procdff$2011
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_su_equiv.v:288$14_CHECK[0:0]$33
    connect \Q $formal$cva6_su_equiv.v:288$14_CHECK
  end
  attribute \src "cva6_su_equiv.v:244.5-296.8"
  cell $dff $procdff$2012
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_su_equiv.v:288$14_EN[0:0]$34
    connect \Q $formal$cva6_su_equiv.v:288$14_EN
  end
  attribute \src "cva6_su_equiv.v:27.5-39.8"
  cell $dff $procdff$2015
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:282.17-282.28|cva6_su_equiv.v:282.13-286.16"
  cell $mux $procmux$1613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1614_CMP
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:282.17-282.28|cva6_su_equiv.v:282.13-286.16"
  cell $mux $procmux$1619
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B 35'10000000000000000000000000000000000
    connect \S $procmux$1614_CMP
    connect \Y $2\tb_io_req_port_i[34:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:275.21-275.36|cva6_su_equiv.v:275.17-278.20"
  cell $mux $procmux$1625
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$cva6_su_equiv.v:275$46_Y
    connect \Y $3\tb_io_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:266.21-266.49|cva6_su_equiv.v:266.17-273.20"
  cell $mux $procmux$1635
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_su_equiv.v:266$43_Y
    connect \Y $3\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:266.21-266.49|cva6_su_equiv.v:266.17-273.20"
  cell $mux $procmux$1653
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'10
    connect \S $logic_and$cva6_su_equiv.v:266$43_Y
    connect \Y $3\store_seen[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:266.21-266.49|cva6_su_equiv.v:266.17-273.20"
  cell $mux $procmux$1671
    parameter \WIDTH 85
    connect \A 85'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B { 1'1 \vaddr [31:0] 1'0 \data 19'0000001000100111000 }
    connect \S $logic_and$cva6_su_equiv.v:266$43_Y
    connect \Y $3\tb_io_lsu_ctrl_i[84:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:265.17-265.32|cva6_su_equiv.v:265.13-280.16"
  cell $mux $procmux$1718
    parameter \WIDTH 2
    connect \A $auto$wreduce.cc:454:run$2068 [1:0]
    connect \B $3\store_seen[1:0]
    connect \S $eq$cva6_su_equiv.v:265$40_Y
    connect \Y $2\store_seen[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:246.13-246.32|cva6_su_equiv.v:246.9-295.12"
  cell $mux $procmux$1799
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$cva6_su_equiv.v:246$36_Y
    connect \Y $0$formal$cva6_su_equiv.v:288$14_EN[0:0]$34
  end
  attribute \full_case 1
  attribute \src "cva6_su_equiv.v:246.13-246.32|cva6_su_equiv.v:246.9-295.12"
  cell $mux $procmux$1802
    parameter \WIDTH 1
    connect \A $logic_and$cva6_su_equiv.v:290$56_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$2174
    connect \S $logic_and$cva6_su_equiv.v:246$36_Y
    connect \Y $0$formal$cva6_su_equiv.v:288$14_CHECK[0:0]$33
  end
  attribute \src "cva6_su_equiv.v:282.17-282.28"
  cell $reduce_and $reduce_and$cva6_su_equiv.v:282$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \choice_mem
    connect \Y $procmux$1614_CMP
  end
  attribute \src "cva6_su_equiv.v:279.30-279.44"
  cell $sub $sub$cva6_su_equiv.v:279$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \store_seen
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$2068 [1:0]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_su_equiv.v:172.16-204.6"
  cell \store_unit \su_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \clk_i \clk
    connect \commit_i \tb_io_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \de_io_ex_o
    connect \flush_i 1'0
    connect \lsu_ctrl_i \tb_io_lsu_ctrl_i
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \paddr_i \tb_io_paddr_i
    connect \page_offset_i \tb_io_page_offset_i
    connect \page_offset_matches_o \de_io_page_offset_matches_o
    connect \pop_st_o \de_io_pop_st_o
    connect \req_port_i \tb_io_req_port_i
    connect \req_port_o \de_io_req_port_o
    connect \result_o \de_io_result_o
    connect \rst_ni \reset
    connect \store_buffer_empty_o \de_io_store_buffer_empty_o
    connect \store_state_o \de_io_store_state_o
    connect \trans_id_o \de_io_trans_id_o
    connect \translation_req_o \de_io_translation_req_o
    connect \vaddr_o \de_io_vaddr_o
    connect \valid_i \tb_io_valid_i
    connect \valid_o \de_io_valid_o
  end
  attribute \module_not_derived 1
  attribute \src "cva6_su_equiv.v:221.19-232.6"
  cell \cva6_su_model \su_model_i
    connect \clk_i \clk
    connect \commit_i \tb_io_commit_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_valid_i
    connect \page_offset_i \tb_io_page_offset_i
    connect \page_offset_matches_o \mo_io_page_offset_matches_o
    connect \port_store_instr_queue_state \mo_io_state_q
    connect \ready_o \de_io_ready_o
    connect \rst_ni \reset
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_commit_i \tb_io_commit_i
  connect \de_io_dtlb_hit_i 1'1
  connect \de_io_ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_flush_i 1'0
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_valid_i
  connect \de_io_lsu_ctrl_i \tb_io_lsu_ctrl_i
  connect \de_io_paddr_i \tb_io_paddr_i
  connect \de_io_page_offset_i \tb_io_page_offset_i
  connect \de_io_req_port_i \tb_io_req_port_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \de_io_valid_i \tb_io_valid_i
  connect \tb_io_instr_valid_i \tb_io_valid_i
end
