
STM32 F7D.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a30  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000217c  08008c28  08008c28  00018c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ada4  0800ada4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800ada4  0800ada4  0001ada4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adac  0800adac  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adac  0800adac  0001adac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800adb0  0800adb0  0001adb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800adb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  20000078  0800ae2c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  0800ae2c  000203a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_line   00020473  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0003bf5f  00000000  00000000  00040519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000078f0  00000000  00000000  0007c478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a8  00000000  00000000  00083d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00147f32  00000000  00000000  00085610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000016f0  00000000  00000000  001cd548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a131  00000000  00000000  001cec38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00208d69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ea8  00000000  00000000  00208dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000078 	.word	0x20000078
 8000214:	00000000 	.word	0x00000000
 8000218:	08008c10 	.word	0x08008c10

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000007c 	.word	0x2000007c
 8000234:	08008c10 	.word	0x08008c10

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b96e 	b.w	800053c <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468c      	mov	ip, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8083 	bne.w	800038e <__udivmoddi4+0x116>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d947      	bls.n	800031e <__udivmoddi4+0xa6>
 800028e:	fab2 f282 	clz	r2, r2
 8000292:	b142      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000294:	f1c2 0020 	rsb	r0, r2, #32
 8000298:	fa24 f000 	lsr.w	r0, r4, r0
 800029c:	4091      	lsls	r1, r2
 800029e:	4097      	lsls	r7, r2
 80002a0:	ea40 0c01 	orr.w	ip, r0, r1
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbbc f6f8 	udiv	r6, ip, r8
 80002b0:	fa1f fe87 	uxth.w	lr, r7
 80002b4:	fb08 c116 	mls	r1, r8, r6, ip
 80002b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002bc:	fb06 f10e 	mul.w	r1, r6, lr
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ca:	f080 8119 	bcs.w	8000500 <__udivmoddi4+0x288>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8116 	bls.w	8000500 <__udivmoddi4+0x288>
 80002d4:	3e02      	subs	r6, #2
 80002d6:	443b      	add	r3, r7
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e0:	fb08 3310 	mls	r3, r8, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	193c      	adds	r4, r7, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8105 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f240 8102 	bls.w	8000504 <__udivmoddi4+0x28c>
 8000300:	3802      	subs	r0, #2
 8000302:	443c      	add	r4, r7
 8000304:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000308:	eba4 040e 	sub.w	r4, r4, lr
 800030c:	2600      	movs	r6, #0
 800030e:	b11d      	cbz	r5, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c5 4300 	strd	r4, r3, [r5]
 8000318:	4631      	mov	r1, r6
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b902      	cbnz	r2, 8000322 <__udivmoddi4+0xaa>
 8000320:	deff      	udf	#255	; 0xff
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	2a00      	cmp	r2, #0
 8000328:	d150      	bne.n	80003cc <__udivmoddi4+0x154>
 800032a:	1bcb      	subs	r3, r1, r7
 800032c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000330:	fa1f f887 	uxth.w	r8, r7
 8000334:	2601      	movs	r6, #1
 8000336:	fbb3 fcfe 	udiv	ip, r3, lr
 800033a:	0c21      	lsrs	r1, r4, #16
 800033c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000340:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000344:	fb08 f30c 	mul.w	r3, r8, ip
 8000348:	428b      	cmp	r3, r1
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0xe4>
 800034c:	1879      	adds	r1, r7, r1
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0xe2>
 8000354:	428b      	cmp	r3, r1
 8000356:	f200 80e9 	bhi.w	800052c <__udivmoddi4+0x2b4>
 800035a:	4684      	mov	ip, r0
 800035c:	1ac9      	subs	r1, r1, r3
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1110 	mls	r1, lr, r0, r1
 8000368:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x10c>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x10a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80d9 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e7bf      	b.n	800030e <__udivmoddi4+0x96>
 800038e:	428b      	cmp	r3, r1
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x12e>
 8000392:	2d00      	cmp	r5, #0
 8000394:	f000 80b1 	beq.w	80004fa <__udivmoddi4+0x282>
 8000398:	2600      	movs	r6, #0
 800039a:	e9c5 0100 	strd	r0, r1, [r5]
 800039e:	4630      	mov	r0, r6
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f683 	clz	r6, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d14a      	bne.n	8000444 <__udivmoddi4+0x1cc>
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0x140>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 80b8 	bhi.w	8000528 <__udivmoddi4+0x2b0>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb61 0103 	sbc.w	r1, r1, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	468c      	mov	ip, r1
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0a8      	beq.n	8000318 <__udivmoddi4+0xa0>
 80003c6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0xa0>
 80003cc:	f1c2 0320 	rsb	r3, r2, #32
 80003d0:	fa20 f603 	lsr.w	r6, r0, r3
 80003d4:	4097      	lsls	r7, r2
 80003d6:	fa01 f002 	lsl.w	r0, r1, r2
 80003da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003de:	40d9      	lsrs	r1, r3
 80003e0:	4330      	orrs	r0, r6
 80003e2:	0c03      	lsrs	r3, r0, #16
 80003e4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e8:	fa1f f887 	uxth.w	r8, r7
 80003ec:	fb0e 1116 	mls	r1, lr, r6, r1
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f108 	mul.w	r1, r6, r8
 80003f8:	4299      	cmp	r1, r3
 80003fa:	fa04 f402 	lsl.w	r4, r4, r2
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x19c>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 3cff 	add.w	ip, r6, #4294967295
 8000406:	f080 808d 	bcs.w	8000524 <__udivmoddi4+0x2ac>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 808a 	bls.w	8000524 <__udivmoddi4+0x2ac>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b281      	uxth	r1, r0
 8000418:	fbb3 f0fe 	udiv	r0, r3, lr
 800041c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000424:	fb00 f308 	mul.w	r3, r0, r8
 8000428:	428b      	cmp	r3, r1
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x1c4>
 800042c:	1879      	adds	r1, r7, r1
 800042e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000432:	d273      	bcs.n	800051c <__udivmoddi4+0x2a4>
 8000434:	428b      	cmp	r3, r1
 8000436:	d971      	bls.n	800051c <__udivmoddi4+0x2a4>
 8000438:	3802      	subs	r0, #2
 800043a:	4439      	add	r1, r7
 800043c:	1acb      	subs	r3, r1, r3
 800043e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000442:	e778      	b.n	8000336 <__udivmoddi4+0xbe>
 8000444:	f1c6 0c20 	rsb	ip, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000450:	431c      	orrs	r4, r3
 8000452:	fa20 f70c 	lsr.w	r7, r0, ip
 8000456:	fa01 f306 	lsl.w	r3, r1, r6
 800045a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800045e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000462:	431f      	orrs	r7, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	fbb1 f9fe 	udiv	r9, r1, lr
 800046a:	fa1f f884 	uxth.w	r8, r4
 800046e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000472:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000476:	fb09 fa08 	mul.w	sl, r9, r8
 800047a:	458a      	cmp	sl, r1
 800047c:	fa02 f206 	lsl.w	r2, r2, r6
 8000480:	fa00 f306 	lsl.w	r3, r0, r6
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x220>
 8000486:	1861      	adds	r1, r4, r1
 8000488:	f109 30ff 	add.w	r0, r9, #4294967295
 800048c:	d248      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 800048e:	458a      	cmp	sl, r1
 8000490:	d946      	bls.n	8000520 <__udivmoddi4+0x2a8>
 8000492:	f1a9 0902 	sub.w	r9, r9, #2
 8000496:	4421      	add	r1, r4
 8000498:	eba1 010a 	sub.w	r1, r1, sl
 800049c:	b2bf      	uxth	r7, r7
 800049e:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004aa:	fb00 f808 	mul.w	r8, r0, r8
 80004ae:	45b8      	cmp	r8, r7
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x24a>
 80004b2:	19e7      	adds	r7, r4, r7
 80004b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b8:	d22e      	bcs.n	8000518 <__udivmoddi4+0x2a0>
 80004ba:	45b8      	cmp	r8, r7
 80004bc:	d92c      	bls.n	8000518 <__udivmoddi4+0x2a0>
 80004be:	3802      	subs	r0, #2
 80004c0:	4427      	add	r7, r4
 80004c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c6:	eba7 0708 	sub.w	r7, r7, r8
 80004ca:	fba0 8902 	umull	r8, r9, r0, r2
 80004ce:	454f      	cmp	r7, r9
 80004d0:	46c6      	mov	lr, r8
 80004d2:	4649      	mov	r1, r9
 80004d4:	d31a      	bcc.n	800050c <__udivmoddi4+0x294>
 80004d6:	d017      	beq.n	8000508 <__udivmoddi4+0x290>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x27a>
 80004da:	ebb3 020e 	subs.w	r2, r3, lr
 80004de:	eb67 0701 	sbc.w	r7, r7, r1
 80004e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004e6:	40f2      	lsrs	r2, r6
 80004e8:	ea4c 0202 	orr.w	r2, ip, r2
 80004ec:	40f7      	lsrs	r7, r6
 80004ee:	e9c5 2700 	strd	r2, r7, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e70b      	b.n	8000318 <__udivmoddi4+0xa0>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0x60>
 8000504:	4618      	mov	r0, r3
 8000506:	e6fd      	b.n	8000304 <__udivmoddi4+0x8c>
 8000508:	4543      	cmp	r3, r8
 800050a:	d2e5      	bcs.n	80004d8 <__udivmoddi4+0x260>
 800050c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000510:	eb69 0104 	sbc.w	r1, r9, r4
 8000514:	3801      	subs	r0, #1
 8000516:	e7df      	b.n	80004d8 <__udivmoddi4+0x260>
 8000518:	4608      	mov	r0, r1
 800051a:	e7d2      	b.n	80004c2 <__udivmoddi4+0x24a>
 800051c:	4660      	mov	r0, ip
 800051e:	e78d      	b.n	800043c <__udivmoddi4+0x1c4>
 8000520:	4681      	mov	r9, r0
 8000522:	e7b9      	b.n	8000498 <__udivmoddi4+0x220>
 8000524:	4666      	mov	r6, ip
 8000526:	e775      	b.n	8000414 <__udivmoddi4+0x19c>
 8000528:	4630      	mov	r0, r6
 800052a:	e74a      	b.n	80003c2 <__udivmoddi4+0x14a>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	4439      	add	r1, r7
 8000532:	e713      	b.n	800035c <__udivmoddi4+0xe4>
 8000534:	3802      	subs	r0, #2
 8000536:	443c      	add	r4, r7
 8000538:	e724      	b.n	8000384 <__udivmoddi4+0x10c>
 800053a:	bf00      	nop

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000540:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000578 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000544:	480d      	ldr	r0, [pc, #52]	; (800057c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000546:	490e      	ldr	r1, [pc, #56]	; (8000580 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000548:	4a0e      	ldr	r2, [pc, #56]	; (8000584 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800054c:	e002      	b.n	8000554 <LoopCopyDataInit>

0800054e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800054e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000552:	3304      	adds	r3, #4

08000554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000558:	d3f9      	bcc.n	800054e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055a:	4a0b      	ldr	r2, [pc, #44]	; (8000588 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800055c:	4c0b      	ldr	r4, [pc, #44]	; (800058c <LoopFillZerobss+0x26>)
  movs r3, #0
 800055e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000560:	e001      	b.n	8000566 <LoopFillZerobss>

08000562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000564:	3204      	adds	r2, #4

08000566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000568:	d3fb      	bcc.n	8000562 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800056a:	f001 fb3f 	bl	8001bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800056e:	f008 f973 	bl	8008858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000572:	f000 fd5b 	bl	800102c <main>
  bx  lr    
 8000576:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000578:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800057c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000580:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000584:	0800adb4 	.word	0x0800adb4
  ldr r2, =_sbss
 8000588:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800058c:	200003a4 	.word	0x200003a4

08000590 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000590:	e7fe      	b.n	8000590 <ADC_IRQHandler>
	...

08000594 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000598:	f3bf 8f4f 	dsb	sy
}
 800059c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800059e:	f3bf 8f6f 	isb	sy
}
 80005a2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005a4:	4b0d      	ldr	r3, [pc, #52]	; (80005dc <SCB_EnableICache+0x48>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005ac:	f3bf 8f4f 	dsb	sy
}
 80005b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005b2:	f3bf 8f6f 	isb	sy
}
 80005b6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <SCB_EnableICache+0x48>)
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	4a07      	ldr	r2, [pc, #28]	; (80005dc <SCB_EnableICache+0x48>)
 80005be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005c4:	f3bf 8f4f 	dsb	sy
}
 80005c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005ca:	f3bf 8f6f 	isb	sy
}
 80005ce:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005e6:	4b25      	ldr	r3, [pc, #148]	; (800067c <SCB_EnableDCache+0x9c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005ee:	f3bf 8f4f 	dsb	sy
}
 80005f2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005f4:	4b21      	ldr	r3, [pc, #132]	; (800067c <SCB_EnableDCache+0x9c>)
 80005f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80005fa:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	0b5b      	lsrs	r3, r3, #13
 8000600:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000604:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	08db      	lsrs	r3, r3, #3
 800060a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800060e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	015a      	lsls	r2, r3, #5
 8000614:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000618:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800061e:	4917      	ldr	r1, [pc, #92]	; (800067c <SCB_EnableDCache+0x9c>)
 8000620:	4313      	orrs	r3, r2
 8000622:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	1e5a      	subs	r2, r3, #1
 800062a:	60ba      	str	r2, [r7, #8]
 800062c:	2b00      	cmp	r3, #0
 800062e:	bf14      	ite	ne
 8000630:	2301      	movne	r3, #1
 8000632:	2300      	moveq	r3, #0
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d000      	beq.n	800063c <SCB_EnableDCache+0x5c>
      do {
 800063a:	e7e9      	b.n	8000610 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	1e5a      	subs	r2, r3, #1
 8000640:	60fa      	str	r2, [r7, #12]
 8000642:	2b00      	cmp	r3, #0
 8000644:	bf14      	ite	ne
 8000646:	2301      	movne	r3, #1
 8000648:	2300      	moveq	r3, #0
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2b00      	cmp	r3, #0
 800064e:	d000      	beq.n	8000652 <SCB_EnableDCache+0x72>
    do {
 8000650:	e7d9      	b.n	8000606 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000652:	f3bf 8f4f 	dsb	sy
}
 8000656:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <SCB_EnableDCache+0x9c>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <SCB_EnableDCache+0x9c>)
 800065e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000662:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
}
 8000668:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800066a:	f3bf 8f6f 	isb	sy
}
 800066e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000670:	bf00      	nop
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <_Z16SystemInitializev>:
//
//Used to initialize CPU caches, NVIC and SysTick, as well as oscillators, PLLs, system clocks, bus clocks and some peripheral clocks
//Also enables all GPIO ports, and both DMA1 and DMA2 peripherals
//
//Returns QA_OK if successful, or QA_Fail if initialization failed
QA_Result SystemInitialize(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b0c6      	sub	sp, #280	; 0x118
 8000684:	af00      	add	r7, sp, #0

  //------------------------------------
  //Enable CPU Instruction & Data Caches
  SCB_EnableICache();
 8000686:	f7ff ff85 	bl	8000594 <SCB_EnableICache>
  SCB_EnableDCache();
 800068a:	f7ff ffa9 	bl	80005e0 <SCB_EnableDCache>

	//----------------------
	//Enable ART Accelerator
  __HAL_FLASH_ART_ENABLE();
 800068e:	4b67      	ldr	r3, [pc, #412]	; (800082c <_Z16SystemInitializev+0x1ac>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a66      	ldr	r2, [pc, #408]	; (800082c <_Z16SystemInitializev+0x1ac>)
 8000694:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000698:	6013      	str	r3, [r2, #0]

  //---------------------
  //Enable Flash Prefetch
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800069a:	4b64      	ldr	r3, [pc, #400]	; (800082c <_Z16SystemInitializev+0x1ac>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a63      	ldr	r2, [pc, #396]	; (800082c <_Z16SystemInitializev+0x1ac>)
 80006a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a4:	6013      	str	r3, [r2, #0]

  //--------------------------
  //Set NVIC Priority Grouping
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a6:	2003      	movs	r0, #3
 80006a8:	f001 fe72 	bl	8002390 <HAL_NVIC_SetPriorityGrouping>

  //------------
  //Init SysTick
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f001 fd07 	bl	80020c0 <HAL_InitTick>

  //------------------------------
  //Configure LSE Drive Capability
  HAL_PWR_EnableBkUpAccess();
 80006b2:	f003 fa05 	bl	8003ac0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006b6:	4b5e      	ldr	r3, [pc, #376]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 80006b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80006ba:	4a5d      	ldr	r2, [pc, #372]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 80006bc:	f023 0318 	bic.w	r3, r3, #24
 80006c0:	6713      	str	r3, [r2, #112]	; 0x70

  //------------------------------------------------
  //Configure Main Internal Regulator Output Voltage
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c2:	4b5b      	ldr	r3, [pc, #364]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 80006c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c6:	4a5a      	ldr	r2, [pc, #360]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	6413      	str	r3, [r2, #64]	; 0x40
 80006ce:	4b58      	ldr	r3, [pc, #352]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80006d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006da:	4b56      	ldr	r3, [pc, #344]	; (8000834 <_Z16SystemInitializev+0x1b4>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a55      	ldr	r2, [pc, #340]	; (8000834 <_Z16SystemInitializev+0x1b4>)
 80006e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006e4:	6013      	str	r3, [r2, #0]
 80006e6:	4b53      	ldr	r3, [pc, #332]	; (8000834 <_Z16SystemInitializev+0x1b4>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80006f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    //------------
    //Setup Clocks

  //------------------------------
  //Enable Clock Sources and Setup
  RCC_OscInitTypeDef RCC_OscInit = {0};
 80006f2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80006f6:	2234      	movs	r2, #52	; 0x34
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f008 f908 	bl	8008910 <memset>
  RCC_OscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE | //Define HSE (High Speed External) oscillator to be configured (used for main system clock)
 8000700:	2305      	movs	r3, #5
 8000702:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  		                         RCC_OSCILLATORTYPE_LSE;  //Define LSE (Low Speed External) oscillator to be configured (used for RTC - Real Time Clock)
  RCC_OscInit.HSEState       = RCC_HSE_ON;              //Enable HSE
 8000706:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800070a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInit.LSEState       = RCC_LSE_ON;              //Enable LSE
 800070e:	2301      	movs	r3, #1
 8000710:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInit.PLL.PLLState   = RCC_PLL_ON;              //Enable primary PLL
 8000714:	2302      	movs	r3, #2
 8000716:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInit.PLL.PLLSource  = RCC_PLLSOURCE_HSE;       //Set primary PLL source to HSE
 800071a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800071e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100

    //Set primary PLL values required for 216Mhz system clock
  RCC_OscInit.PLL.PLLM       = 25;
 8000722:	2319      	movs	r3, #25
 8000724:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  RCC_OscInit.PLL.PLLN       = 432;
 8000728:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800072c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInit.PLL.PLLP       = RCC_PLLP_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInit.PLL.PLLQ       = 4;
 8000736:	2304      	movs	r3, #4
 8000738:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

  if (HAL_RCC_OscConfig(&RCC_OscInit) != HAL_OK) {  //Initialize Oscillators using values in init structure
 800073c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000740:	4618      	mov	r0, r3
 8000742:	f003 fa1d 	bl	8003b80 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	bf14      	ite	ne
 800074c:	2301      	movne	r3, #1
 800074e:	2300      	moveq	r3, #0
 8000750:	b2db      	uxtb	r3, r3
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <_Z16SystemInitializev+0xda>
  	return QA_Fail;
 8000756:	2301      	movs	r3, #1
 8000758:	e123      	b.n	80009a2 <_Z16SystemInitializev+0x322>
  }

  //-------------------
  //Enable SysCfg Clock
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800075a:	4b35      	ldr	r3, [pc, #212]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 800075c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800075e:	4a34      	ldr	r2, [pc, #208]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 8000760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000764:	6453      	str	r3, [r2, #68]	; 0x44
 8000766:	4b32      	ldr	r3, [pc, #200]	; (8000830 <_Z16SystemInitializev+0x1b0>)
 8000768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800076a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
 8000770:	6b7b      	ldr	r3, [r7, #52]	; 0x34

  //---------------------
  //Enable Overdrive Mode
  //
  //This is required to provide best system stability given that we are running at the maximum clock rate of 216MHz for the STM32F769I device
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000772:	f003 f9b5 	bl	8003ae0 <HAL_PWREx_EnableOverDrive>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	bf14      	ite	ne
 800077c:	2301      	movne	r3, #1
 800077e:	2300      	moveq	r3, #0
 8000780:	b2db      	uxtb	r3, r3
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <_Z16SystemInitializev+0x10a>
  	return QA_Fail;
 8000786:	2301      	movs	r3, #1
 8000788:	e10b      	b.n	80009a2 <_Z16SystemInitializev+0x322>
  }

  //---------------------------
  //Initialize CPU & Bus Clocks
  RCC_ClkInitTypeDef RCC_ClkInit = {0};
 800078a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
  RCC_ClkInit.ClockType      = RCC_CLOCKTYPE_HCLK |      //Define which clocks are to be configured (HCLK, SYSCLK, PCLK1, PCLK2)
 800079a:	230f      	movs	r3, #15
 800079c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  		                         RCC_CLOCKTYPE_SYSCLK |
                               RCC_CLOCKTYPE_PCLK1 |
															 RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInit.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;  //Define primary PLL clock as system clock source
 80007a0:	2302      	movs	r3, #2
 80007a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInit.AHBCLKDivider  = RCC_SYSCLK_DIV1;          //Set clock divider for host bus (AHB), DIV1 provides an AHB frequency of 216MHz
 80007a6:	2300      	movs	r3, #0
 80007a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInit.APB1CLKDivider = RCC_HCLK_DIV4;            //Set clock divider for peripheral bus 1 (APB1), DIV4 provides an APB1 frequency of 54MHz
 80007ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInit.APB2CLKDivider = RCC_HCLK_DIV2;            //Set clock divider for peripheral bus 2 (APB2), DIV2 provides an APB2 frequency of 108MHz
 80007b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInit, FLASH_LATENCY_7) != HAL_OK) { //Initialize system clocks using required values, and setting Flash latency to 7 cycles
 80007bc:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80007c0:	2107      	movs	r1, #7
 80007c2:	4618      	mov	r0, r3
 80007c4:	f003 fc8a 	bl	80040dc <HAL_RCC_ClockConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	bf14      	ite	ne
 80007ce:	2301      	movne	r3, #1
 80007d0:	2300      	moveq	r3, #0
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <_Z16SystemInitializev+0x15c>
  	return QA_Fail;
 80007d8:	2301      	movs	r3, #1
 80007da:	e0e2      	b.n	80009a2 <_Z16SystemInitializev+0x322>
  }

  //----------------------------
  //Initialize Peripheral Clocks
  RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit = {0};
 80007dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007e0:	2290      	movs	r2, #144	; 0x90
 80007e2:	2100      	movs	r1, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f008 f893 	bl	8008910 <memset>
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC |
 80007ea:	2328      	movs	r3, #40	; 0x28
 80007ec:	643b      	str	r3, [r7, #64]	; 0x40
  		                                     RCC_PERIPHCLK_LTDC;

    //Define settings for PLLSAI, as this PLL is also used as the clock source for the LTDC peripheral which we require to run the LCD screen
	RCC_PeriphClkInit.PLLSAI.PLLSAIN       = 384;
 80007ee:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80007f2:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_PeriphClkInit.PLLSAI.PLLSAIP       = RCC_PLLSAIP_DIV8;
 80007f4:	2303      	movs	r3, #3
 80007f6:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_PeriphClkInit.PLLSAI.PLLSAIR       = 7;
 80007f8:	2307      	movs	r3, #7
 80007fa:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_PeriphClkInit.PLLSAI.PLLSAIQ       = 8;
 80007fc:	2308      	movs	r3, #8
 80007fe:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_PeriphClkInit.PLLSAIDivQ           = 1;
 8000800:	2301      	movs	r3, #1
 8000802:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_PeriphClkInit.PLLSAIDivR           = RCC_PLLSAIDIVR_2;
 8000804:	2300      	movs	r3, #0
 8000806:	66fb      	str	r3, [r7, #108]	; 0x6c

  RCC_PeriphClkInit.RTCClockSelection    = RCC_RTCCLKSOURCE_LSE; //Set the LSE oscillator as the clock source for the Real Time Clock
 8000808:	f44f 7380 	mov.w	r3, #256	; 0x100
 800080c:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK) { //Initialize the peripheral clocks used the required values
 800080e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000812:	4618      	mov	r0, r3
 8000814:	f003 fe38 	bl	8004488 <HAL_RCCEx_PeriphCLKConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	bf14      	ite	ne
 800081e:	2301      	movne	r3, #1
 8000820:	2300      	moveq	r3, #0
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	d007      	beq.n	8000838 <_Z16SystemInitializev+0x1b8>
  	return QA_Fail;
 8000828:	2301      	movs	r3, #1
 800082a:	e0ba      	b.n	80009a2 <_Z16SystemInitializev+0x322>
 800082c:	40023c00 	.word	0x40023c00
 8000830:	40023800 	.word	0x40023800
 8000834:	40007000 	.word	0x40007000
  }

  //------------------
  //Enable GPIO Clocks
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000838:	4b5c      	ldr	r3, [pc, #368]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800083a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083c:	4a5b      	ldr	r2, [pc, #364]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800083e:	f043 0301 	orr.w	r3, r3, #1
 8000842:	6313      	str	r3, [r2, #48]	; 0x30
 8000844:	4b59      	ldr	r3, [pc, #356]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	633b      	str	r3, [r7, #48]	; 0x30
 800084e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000850:	4b56      	ldr	r3, [pc, #344]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000854:	4a55      	ldr	r2, [pc, #340]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000856:	f043 0302 	orr.w	r3, r3, #2
 800085a:	6313      	str	r3, [r2, #48]	; 0x30
 800085c:	4b53      	ldr	r3, [pc, #332]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000860:	f003 0302 	and.w	r3, r3, #2
 8000864:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000868:	4b50      	ldr	r3, [pc, #320]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800086a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086c:	4a4f      	ldr	r2, [pc, #316]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800086e:	f043 0304 	orr.w	r3, r3, #4
 8000872:	6313      	str	r3, [r2, #48]	; 0x30
 8000874:	4b4d      	ldr	r3, [pc, #308]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000878:	f003 0304 	and.w	r3, r3, #4
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
 800087e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000880:	4b4a      	ldr	r3, [pc, #296]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	4a49      	ldr	r2, [pc, #292]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000886:	f043 0308 	orr.w	r3, r3, #8
 800088a:	6313      	str	r3, [r2, #48]	; 0x30
 800088c:	4b47      	ldr	r3, [pc, #284]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800088e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000890:	f003 0308 	and.w	r3, r3, #8
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
 8000896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000898:	4b44      	ldr	r3, [pc, #272]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800089a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089c:	4a43      	ldr	r2, [pc, #268]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800089e:	f043 0310 	orr.w	r3, r3, #16
 80008a2:	6313      	str	r3, [r2, #48]	; 0x30
 80008a4:	4b41      	ldr	r3, [pc, #260]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a8:	f003 0310 	and.w	r3, r3, #16
 80008ac:	623b      	str	r3, [r7, #32]
 80008ae:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008b0:	4b3e      	ldr	r3, [pc, #248]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b4:	4a3d      	ldr	r2, [pc, #244]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008b6:	f043 0320 	orr.w	r3, r3, #32
 80008ba:	6313      	str	r3, [r2, #48]	; 0x30
 80008bc:	4b3b      	ldr	r3, [pc, #236]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c0:	f003 0320 	and.w	r3, r3, #32
 80008c4:	61fb      	str	r3, [r7, #28]
 80008c6:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008c8:	4b38      	ldr	r3, [pc, #224]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008cc:	4a37      	ldr	r2, [pc, #220]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008d2:	6313      	str	r3, [r2, #48]	; 0x30
 80008d4:	4b35      	ldr	r3, [pc, #212]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80008dc:	f107 0318 	add.w	r3, r7, #24
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e8:	4b30      	ldr	r3, [pc, #192]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ec:	4a2f      	ldr	r2, [pc, #188]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f2:	6313      	str	r3, [r2, #48]	; 0x30
 80008f4:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <_Z16SystemInitializev+0x32c>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	f003 0280 	and.w	r2, r3, #128	; 0x80
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000908:	4b28      	ldr	r3, [pc, #160]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090c:	4a27      	ldr	r2, [pc, #156]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800090e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000912:	6313      	str	r3, [r2, #48]	; 0x30
 8000914:	4b25      	ldr	r3, [pc, #148]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000918:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800091c:	f107 0310 	add.w	r3, r7, #16
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	f107 0310 	add.w	r3, r7, #16
 8000926:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000928:	4b20      	ldr	r3, [pc, #128]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800092a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092c:	4a1f      	ldr	r2, [pc, #124]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800092e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000932:	6313      	str	r3, [r2, #48]	; 0x30
 8000934:	4b1d      	ldr	r3, [pc, #116]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000938:	f403 7200 	and.w	r2, r3, #512	; 0x200
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000948:	4b18      	ldr	r3, [pc, #96]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800094a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094c:	4a17      	ldr	r2, [pc, #92]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800094e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000952:	6313      	str	r3, [r2, #48]	; 0x30
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000958:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800095c:	f107 0308 	add.w	r3, r7, #8
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	681b      	ldr	r3, [r3, #0]

  //-----------------
  //Enable DMA Clocks
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000968:	4b10      	ldr	r3, [pc, #64]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800096a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096c:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800096e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000972:	6313      	str	r3, [r2, #48]	; 0x30
 8000974:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000978:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	1d3b      	adds	r3, r7, #4
 8000982:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000984:	4b09      	ldr	r3, [pc, #36]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000988:	4a08      	ldr	r2, [pc, #32]	; (80009ac <_Z16SystemInitializev+0x32c>)
 800098a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800098e:	6313      	str	r3, [r2, #48]	; 0x30
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <_Z16SystemInitializev+0x32c>)
 8000992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000994:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000998:	463b      	mov	r3, r7
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	463b      	mov	r3, r7
 800099e:	681b      	ldr	r3, [r3, #0]

  //Return
  return QA_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40023800 	.word	0x40023800

080009b0 <NMI_Handler>:
  //---------------------------
  //Exception Handler Functions

//NMI_Handler
//Exception Handler Function
void  NMI_Handler(void) {
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0

}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
	...

080009c0 <HardFault_Handler>:


//HardFault_Handler
//Exception Handler Function
void  HardFault_Handler(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	GPIO_UserLED_Red->on();
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HardFault_Handler+0x1c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f005 f91e 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
	GPIO_UserLED_Green->on();
 80009ce:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <HardFault_Handler+0x20>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f005 f919 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
  while(1) {}
 80009d8:	e7fe      	b.n	80009d8 <HardFault_Handler+0x18>
 80009da:	bf00      	nop
 80009dc:	2000012c 	.word	0x2000012c
 80009e0:	20000130 	.word	0x20000130

080009e4 <MemManage_Handler>:
}


//MemManage_Handler
//Exception Handler Function
void  MemManage_Handler(void) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	GPIO_UserLED_Red->on();
 80009e8:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <MemManage_Handler+0x1c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f005 f90c 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
	GPIO_UserLED_Green->on();
 80009f2:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <MemManage_Handler+0x20>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4618      	mov	r0, r3
 80009f8:	f005 f907 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
  while(1) {}
 80009fc:	e7fe      	b.n	80009fc <MemManage_Handler+0x18>
 80009fe:	bf00      	nop
 8000a00:	2000012c 	.word	0x2000012c
 8000a04:	20000130 	.word	0x20000130

08000a08 <BusFault_Handler>:
}


//BusFault_Handler
//Exception Handler Function
void  BusFault_Handler(void) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
	GPIO_UserLED_Red->on();
 8000a0c:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <BusFault_Handler+0x1c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f005 f8fa 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
	GPIO_UserLED_Green->on();
 8000a16:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <BusFault_Handler+0x20>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f005 f8f5 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
  while(1) {}
 8000a20:	e7fe      	b.n	8000a20 <BusFault_Handler+0x18>
 8000a22:	bf00      	nop
 8000a24:	2000012c 	.word	0x2000012c
 8000a28:	20000130 	.word	0x20000130

08000a2c <UsageFault_Handler>:
}


//UsageFault_Handler
//Exception Handler Function
void  UsageFault_Handler(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	GPIO_UserLED_Red->on();
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <UsageFault_Handler+0x1c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f005 f8e8 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
	GPIO_UserLED_Green->on();
 8000a3a:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <UsageFault_Handler+0x20>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f005 f8e3 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
  while(1) {}
 8000a44:	e7fe      	b.n	8000a44 <UsageFault_Handler+0x18>
 8000a46:	bf00      	nop
 8000a48:	2000012c 	.word	0x2000012c
 8000a4c:	20000130 	.word	0x20000130

08000a50 <SVC_Handler>:
}


//SVC_Handler
//Exception Handler Function
void  SVC_Handler(void) {
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <DebugMon_Handler>:


//DebugMon_Handler
//Exception Handler Function
void  DebugMon_Handler(void) {
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <PendSV_Handler>:


//PendSV_Handler
//Exception Handler Function
void  PendSV_Handler(void) {
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <SysTick_Handler>:


//SysTick_Handler
//Exception Handler Function
void  SysTick_Handler(void) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000a7e:	f001 fb4f 	bl	8002120 <HAL_IncTick>
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <USART1_IRQHandler>:
  //Interrupt Handler Methods


//USART1_IRQHandler
//Interrupt Handler Method
void USART1_IRQHandler(void) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	UART_STLink->handler(NULL);
 8000a8c:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <USART1_IRQHandler+0x14>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f007 fbe1 	bl	800825a <_ZN19QAS_Serial_Dev_Base7handlerEPv>
}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000138 	.word	0x20000138

08000aa0 <_ZN7QAD_FMCC1Ev>:

	//------------
	//Constructors

	//As this is a private method in a singleton class, this method will be called the first time the class's get() method is called
	QAD_FMC() :
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
	  m_eState(QA_NotInitialized) {}
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2204      	movs	r2, #4
 8000abe:	60da      	str	r2, [r3, #12]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	611a      	str	r2, [r3, #16]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2208      	movs	r2, #8
 8000aca:	615a      	str	r2, [r3, #20]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2220      	movs	r2, #32
 8000ad0:	619a      	str	r2, [r3, #24]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2230      	movs	r2, #48	; 0x30
 8000ad6:	61da      	str	r2, [r3, #28]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	621a      	str	r2, [r3, #32]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	625a      	str	r2, [r3, #36]	; 0x24
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aea:	629a      	str	r2, [r3, #40]	; 0x28
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f240 6203 	movw	r2, #1539	; 0x603
 8000af2:	62da      	str	r2, [r3, #44]	; 0x2c
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4618      	mov	r0, r3
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
	...

08000b0c <_ZN7QAD_FMC3getEv>:

	//-----------------
	//Singleton Methods
  //
	//Used to retrieve a reference to the singleton class
  static QAD_FMC& get(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  	static QAD_FMC instance;
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <_ZN7QAD_FMC3getEv+0x48>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	f3bf 8f5b 	dmb	ish
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	bf0c      	ite	eq
 8000b22:	2301      	moveq	r3, #1
 8000b24:	2300      	movne	r3, #0
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d010      	beq.n	8000b4e <_ZN7QAD_FMC3getEv+0x42>
 8000b2c:	4809      	ldr	r0, [pc, #36]	; (8000b54 <_ZN7QAD_FMC3getEv+0x48>)
 8000b2e:	f007 fe3a 	bl	80087a6 <__cxa_guard_acquire>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bf14      	ite	ne
 8000b38:	2301      	movne	r3, #1
 8000b3a:	2300      	moveq	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d005      	beq.n	8000b4e <_ZN7QAD_FMC3getEv+0x42>
 8000b42:	4805      	ldr	r0, [pc, #20]	; (8000b58 <_ZN7QAD_FMC3getEv+0x4c>)
 8000b44:	f7ff ffac 	bl	8000aa0 <_ZN7QAD_FMCC1Ev>
 8000b48:	4802      	ldr	r0, [pc, #8]	; (8000b54 <_ZN7QAD_FMC3getEv+0x48>)
 8000b4a:	f007 fe38 	bl	80087be <__cxa_guard_release>
  	return instance;
 8000b4e:	4b02      	ldr	r3, [pc, #8]	; (8000b58 <_ZN7QAD_FMC3getEv+0x4c>)
  }
 8000b50:	4618      	mov	r0, r3
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000fc 	.word	0x200000fc
 8000b58:	20000094 	.word	0x20000094

08000b5c <_ZN7QAD_FMC4initEv>:

  //NOTE: No deinitialization method is supplied due to SDRAM being seen as a primary system component
  //in this codebase and is required for operation of systems such as LCD among others

  //Used to initialize the FMC peripheral and SDRAM module
  static QA_Result init(void) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  	return get().imp_init();
 8000b60:	f7ff ffd4 	bl	8000b0c <_ZN7QAD_FMC3getEv>
 8000b64:	4603      	mov	r3, r0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f004 fece 	bl	8005908 <_ZN7QAD_FMC8imp_initEv>
 8000b6c:	4603      	mov	r3, r0
  }
 8000b6e:	4618      	mov	r0, r3
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <_ZN7QAD_FMC4testEv>:
  //Memory Testing Methods

  //Used to perform a memory test of the SDRAM module
  //Performs a full read and write test of all 16 megabytes of the SDRAM
  //Returns QA_OK if memory test is successful, or QA_Fail if not successful
  static QA_Result test(void) {
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  	return get().imp_test();
 8000b76:	f7ff ffc9 	bl	8000b0c <_ZN7QAD_FMC3getEv>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 ffdf 	bl	8005b40 <_ZN7QAD_FMC8imp_testEv>
 8000b82:	4603      	mov	r3, r0
  }
 8000b84:	4618      	mov	r0, r3
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <_ZN14QAT_FIFOBufferC1Et>:
	//--------------------------
  //Constructors / Destructors

	QAT_FIFOBuffer() = delete;         //Delete default class constructor, as the buffer size needs to be supplied upon class creation

	QAT_FIFOBuffer(uint16_t uSize) :   //Constructor to be used, which has the buffer size (in bytes) passed to it
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
		m_pBuffer(std::make_unique<uint8_t[]>(uSize)),
		m_uSize(uSize),
		m_uReadIdx(0),
		m_uWriteIdx(0) {}
 8000b94:	887a      	ldrh	r2, [r7, #2]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4611      	mov	r1, r2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f000 fc48 	bl	8001430 <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	887a      	ldrh	r2, [r7, #2]
 8000ba4:	809a      	strh	r2, [r3, #4]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	80da      	strh	r2, [r3, #6]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2200      	movs	r2, #0
 8000bb0:	811a      	strh	r2, [r3, #8]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE>:

	//Main class contructor
	//uTXFIFOSize - the size in bytes for the TX FIFO buffer
	//uRXFIFOSize - the size in bytes for the RX FIFO buffer
	//eDeviceType - A member of the DeviceType enum to define what type of serial device is being used
	QAS_Serial_Dev_Base(uint16_t uTXFIFOSize, uint16_t uRXFIFOSize, DeviceType eDeviceType) : //The class constructor to be used,
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	4608      	mov	r0, r1
 8000bc6:	4611      	mov	r1, r2
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4603      	mov	r3, r0
 8000bcc:	817b      	strh	r3, [r7, #10]
 8000bce:	460b      	mov	r3, r1
 8000bd0:	813b      	strh	r3, [r7, #8]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	71fb      	strb	r3, [r7, #7]
		m_pTXFIFO(std::make_unique<QAT_FIFOBuffer>(uTXFIFOSize)),   //Create TX FIFO class with size in bytes provided in uTXFIFOSize
		m_pRXFIFO(std::make_unique<QAT_FIFOBuffer>(uRXFIFOSize)),   //Create RX FIFO class with size in bytes provided in uRXFIFOSize
		m_eInitState(QA_NotInitialized),                            //Set Init State to not initialized
		m_eTXState(QA_Inactive),                                    //Set TX State to inactive
		m_eRXState(QA_Inactive),                                    //Set RX State to inactive
		m_eDeviceType(eDeviceType) {}                               //Set
 8000bd6:	4a12      	ldr	r2, [pc, #72]	; (8000c20 <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE+0x64>)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	3304      	adds	r3, #4
 8000be0:	f107 020a 	add.w	r2, r7, #10
 8000be4:	4611      	mov	r1, r2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fc3e 	bl	8001468 <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3308      	adds	r3, #8
 8000bf0:	f107 0208 	add.w	r2, r7, #8
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 fc36 	bl	8001468 <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	731a      	strb	r2, [r3, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	2200      	movs	r2, #0
 8000c06:	735a      	strb	r2, [r3, #13]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	739a      	strb	r2, [r3, #14]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	79fa      	ldrb	r2, [r7, #7]
 8000c12:	73da      	strb	r2, [r3, #15]
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4618      	mov	r0, r3
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	08008d34 	.word	0x08008d34

08000c24 <_ZN8QAD_UARTC1ER19QAD_UART_InitStruct>:
	  //Constructors / Destructors

	QAD_UART() = delete;                     //Delete the default class constructor, as we need an initialization structure to be provided on class creation


	QAD_UART(QAD_UART_InitStruct& pInit) :   //The class constructor to be used, which has a reference to an initialization structure passed to it
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
		m_uRXPin(pInit.rxpin),
		m_uRXAF(pInit.rxaf),
		m_eIRQ(USART1_IRQn),
		m_sHandle({0}),
		m_eTXState(QA_Inactive),
		m_eRXState(QA_Inactive) {}
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
		m_eUART(pInit.uart),
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	781a      	ldrb	r2, [r3, #0]
		m_eRXState(QA_Inactive) {}
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	705a      	strb	r2, [r3, #1]
		m_uBaudrate(pInit.baudrate),
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685a      	ldr	r2, [r3, #4]
		m_eRXState(QA_Inactive) {}
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	605a      	str	r2, [r3, #4]
		m_uIRQPriority(pInit.irqpriority),
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	7a1a      	ldrb	r2, [r3, #8]
		m_eRXState(QA_Inactive) {}
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	721a      	strb	r2, [r3, #8]
		m_pTXGPIO(pInit.txgpio),
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68da      	ldr	r2, [r3, #12]
		m_eRXState(QA_Inactive) {}
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	60da      	str	r2, [r3, #12]
		m_uTXPin(pInit.txpin),
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	8a1a      	ldrh	r2, [r3, #16]
		m_eRXState(QA_Inactive) {}
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	821a      	strh	r2, [r3, #16]
		m_uTXAF(pInit.txaf),
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	7c9a      	ldrb	r2, [r3, #18]
		m_eRXState(QA_Inactive) {}
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	749a      	strb	r2, [r3, #18]
		m_pRXGPIO(pInit.rxgpio),
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	695a      	ldr	r2, [r3, #20]
		m_eRXState(QA_Inactive) {}
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	615a      	str	r2, [r3, #20]
		m_uRXPin(pInit.rxpin),
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	8b1a      	ldrh	r2, [r3, #24]
		m_eRXState(QA_Inactive) {}
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	831a      	strh	r2, [r3, #24]
		m_uRXAF(pInit.rxaf),
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	7e9a      	ldrb	r2, [r3, #26]
		m_eRXState(QA_Inactive) {}
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	769a      	strb	r2, [r3, #26]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2225      	movs	r2, #37	; 0x25
 8000c80:	76da      	strb	r2, [r3, #27]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	331c      	adds	r3, #28
 8000c86:	2284      	movs	r2, #132	; 0x84
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f007 fe40 	bl	8008910 <memset>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2200      	movs	r2, #0
 8000c94:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct>:
	//Constructors / Destructors

	QAS_Serial_Dev_UART() = delete;       //Delete the default class constructor, as we need an initialization structure to be provided on class creation

	//The class constructor to be used, which has a reference to a QAS_Serial_Dev_UART_InitStruct passed to it
  QAS_Serial_Dev_UART(QAS_Serial_Dev_UART_InitStruct& sInit) :
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
  	QAS_Serial_Dev_Base(sInit.uTXFIFO_Size, sInit.uRXFIFO_Size, DT_UART),
		m_ePeriph(sInit.sUART_Init.uart),
		m_pUART(std::make_unique<QAD_UART>(sInit.sUART_Init)) {}
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	8b99      	ldrh	r1, [r3, #28]
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	8bda      	ldrh	r2, [r3, #30]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	f7ff ff7b 	bl	8000bbc <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE>
 8000cc6:	4a09      	ldr	r2, [pc, #36]	; (8000cec <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct+0x40>)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	601a      	str	r2, [r3, #0]
		m_ePeriph(sInit.sUART_Init.uart),
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	781a      	ldrb	r2, [r3, #0]
		m_pUART(std::make_unique<QAD_UART>(sInit.sUART_Init)) {}
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	741a      	strb	r2, [r3, #16]
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3314      	adds	r3, #20
 8000cda:	4611      	mov	r1, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f000 fbde 	bl	800149e <_ZSt11make_uniqueI8QAD_UARTJR19QAD_UART_InitStructEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	0800ad88 	.word	0x0800ad88

08000cf0 <_ZN14QAT_Vector2_16C1Ett>:
	//Default constructor. Sets both X and Y components to zero
  QAT_Vector2_16() :
    val(0) {}

  //Constructor used to set individual X and Y components
  QAT_Vector2_16(uint16_t x, uint16_t y) :
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	807b      	strh	r3, [r7, #2]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	803b      	strh	r3, [r7, #0]
    x(x), y(y) {}
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	887a      	ldrh	r2, [r7, #2]
 8000d04:	801a      	strh	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	883a      	ldrh	r2, [r7, #0]
 8000d0a:	805a      	strh	r2, [r3, #2]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <_ZN14QAT_Vector2_16C1ERKS_>:

  //Copy Constructor
  //Copies data as single 32bit value for performance reasons
  QAT_Vector2_16(const QAT_Vector2_16& other) :
 8000d1a:	b480      	push	{r7}
 8000d1c:	b083      	sub	sp, #12
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
 8000d22:	6039      	str	r1, [r7, #0]
    val(other.val) {}
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b082      	sub	sp, #8
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f000 fbd5 	bl	80014f2 <_ZNSaIP12QAS_LCD_FontED1Ev>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f000 fbb8 	bl	80014d2 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE12_Vector_implC1Ev>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff ffeb 	bl	8000d52 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EEC1Ev>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <_ZN15QAS_LCD_FontMgrC1Ev>:
public:

	//--------------------------
	//Constructors / Destructors

	QAS_LCD_FontMgr() :
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
		m_iCurrentIdx(-1),
		m_pCurrent(NULL),
		m_pBuffer(NULL),
		m_uColor(0x0000) {
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ffeb 	bl	8000d6c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EEC1Ev>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	22ff      	movs	r2, #255	; 0xff
 8000d9a:	731a      	strb	r2, [r3, #12]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2200      	movs	r2, #0
 8000dac:	831a      	strh	r2, [r3, #24]
		m_vFonts.clear();
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fbde 	bl	8001572 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE5clearEv>
	}
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4618      	mov	r0, r3
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_ZN15QAS_LCD_FontMgrD1Ev>:

	~QAS_LCD_FontMgr() {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
		for (uint8_t i=0; i<m_vFonts.size(); i++) {
 8000dc8:	2300      	movs	r3, #0
 8000dca:	73fb      	strb	r3, [r7, #15]
 8000dcc:	7bfc      	ldrb	r4, [r7, #15]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 fbdc 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	bf34      	ite	cc
 8000ddc:	2301      	movcc	r3, #1
 8000dde:	2300      	movcs	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d011      	beq.n	8000e0a <_ZN15QAS_LCD_FontMgrD1Ev+0x4a>
			delete m_vFonts[i];
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	7bfa      	ldrb	r2, [r7, #15]
 8000dea:	4611      	mov	r1, r2
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 fbde 	bl	80015ae <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EEixEj>
 8000df2:	4603      	mov	r3, r0
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d003      	beq.n	8000e02 <_ZN15QAS_LCD_FontMgrD1Ev+0x42>
 8000dfa:	2130      	movs	r1, #48	; 0x30
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f007 fcd0 	bl	80087a2 <_ZdlPvj>
		for (uint8_t i=0; i<m_vFonts.size(); i++) {
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	3301      	adds	r3, #1
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	e7e0      	b.n	8000dcc <_ZN15QAS_LCD_FontMgrD1Ev+0xc>
	~QAS_LCD_FontMgr() {
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fb95 	bl	800153c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EED1Ev>
		}
	}
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4618      	mov	r0, r3
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd90      	pop	{r4, r7, pc}

08000e1c <_ZN7QAS_LCDC1Ev>:

  //------------
  //Constructors

  //As this is a private method in a singleton class, this method will be called the first time the class's get() method is called
	QAS_LCD() :
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	  m_eInitState(QA_NotInitialized),
		m_pDrawBuffer(NULL),
		m_uDrawColor(0x0000) {}
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	811a      	strh	r2, [r3, #8]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	330c      	adds	r3, #12
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ffa3 	bl	8000d86 <_ZN15QAS_LCD_FontMgrC1Ev>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <_ZN7QAS_LCDD1Ev>:
class QAS_LCD {
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	330c      	adds	r3, #12
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff ffb2 	bl	8000dc0 <_ZN15QAS_LCD_FontMgrD1Ev>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <__tcf_0>:
  //-----------------
  //Singleton Methods
  //
  //Used to retrieve a reference to the singleton class
  static QAS_LCD& get() {
  	static QAS_LCD instance;
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	4801      	ldr	r0, [pc, #4]	; (8000e74 <__tcf_0+0xc>)
 8000e6e:	f7ff ffec 	bl	8000e4a <_ZN7QAS_LCDD1Ev>
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000100 	.word	0x20000100

08000e78 <_ZN7QAS_LCD3getEv>:
  static QAS_LCD& get() {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  	static QAS_LCD instance;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <_ZN7QAS_LCD3getEv+0x50>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f3bf 8f5b 	dmb	ish
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	bf0c      	ite	eq
 8000e8e:	2301      	moveq	r3, #1
 8000e90:	2300      	movne	r3, #0
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d013      	beq.n	8000ec0 <_ZN7QAS_LCD3getEv+0x48>
 8000e98:	480b      	ldr	r0, [pc, #44]	; (8000ec8 <_ZN7QAS_LCD3getEv+0x50>)
 8000e9a:	f007 fc84 	bl	80087a6 <__cxa_guard_acquire>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	bf14      	ite	ne
 8000ea4:	2301      	movne	r3, #1
 8000ea6:	2300      	moveq	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d008      	beq.n	8000ec0 <_ZN7QAS_LCD3getEv+0x48>
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <_ZN7QAS_LCD3getEv+0x54>)
 8000eb0:	f7ff ffb4 	bl	8000e1c <_ZN7QAS_LCDC1Ev>
 8000eb4:	4804      	ldr	r0, [pc, #16]	; (8000ec8 <_ZN7QAS_LCD3getEv+0x50>)
 8000eb6:	f007 fc82 	bl	80087be <__cxa_guard_release>
 8000eba:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <_ZN7QAS_LCD3getEv+0x58>)
 8000ebc:	f007 fcbf 	bl	800883e <atexit>
  	return instance;
 8000ec0:	4b02      	ldr	r3, [pc, #8]	; (8000ecc <_ZN7QAS_LCD3getEv+0x54>)
  }
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000128 	.word	0x20000128
 8000ecc:	20000100 	.word	0x20000100
 8000ed0:	08000e69 	.word	0x08000e69

08000ed4 <_ZN7QAS_LCD4initEv>:
	//----------------------
	//Initialization Methods

  //Used to initialize the LTDC peripheral and setup Font Manager class
  //Returns QA_OK if initialization successful, or QA_Fail if initialization fails
  static QA_Result init(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  	return get().imp_init();
 8000ed8:	f7ff ffce 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000edc:	4603      	mov	r3, r0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f006 f856 	bl	8006f90 <_ZN7QAS_LCD8imp_initEv>
 8000ee4:	4603      	mov	r3, r0
  }
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <_ZN7QAS_LCD10flipLayer0Ev>:
	//-----------------------
	//Rendering Setup Methods

  //Used to flip the front and back buffer for layer 0
  //See QAD_LTDC.hpp for more details
  static void flipLayer0(void) {
 8000eea:	b580      	push	{r7, lr}
 8000eec:	af00      	add	r7, sp, #0
  	get().imp_flipLayer0();
 8000eee:	f7ff ffc3 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f006 f89d 	bl	8007034 <_ZN7QAS_LCD14imp_flipLayer0Ev>
  }
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <_ZN7QAS_LCD10flipLayer1Ev>:

  //Used to flip the front and back buffer for layer 1
  //See QAD_LTDC.hpp for more details
  static void flipLayer1(void) {
 8000efe:	b580      	push	{r7, lr}
 8000f00:	af00      	add	r7, sp, #0
  	get().imp_flipLayer1();
 8000f02:	f7ff ffb9 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f006 f89d 	bl	8007048 <_ZN7QAS_LCD14imp_flipLayer1Ev>
  }
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_ZN7QAS_LCD13setDrawBufferE17QAD_LTDC_LayerIdx>:

  //Used to set the current draw buffer to either layer 0 or layer 1 back-buffer
  //eLayer - Sets whether the current draw buffer is layer 0 or layer 1. A member of QAD_LTDC_LayerIdx as defined in QAD_LTDC.hpp)
  static void setDrawBuffer(QAD_LTDC_LayerIdx eLayer) {
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	71fb      	strb	r3, [r7, #7]
  	get().imp_setDrawBuffer(eLayer);
 8000f1c:	f7ff ffac 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f20:	4602      	mov	r2, r0
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f006 f898 	bl	800705c <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx>
  }
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <_ZN7QAS_LCD12setDrawColorEt>:

  //Used to set the current draw color
  //uColor - A 16bit ARGB4444 color value
  static void setDrawColor(uint16_t uColor) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
  	get().imp_setDrawColor(uColor);
 8000f3e:	f7ff ff9b 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f42:	4602      	mov	r2, r0
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	4619      	mov	r1, r3
 8000f48:	4610      	mov	r0, r2
 8000f4a:	f006 f8ac 	bl	80070a6 <_ZN7QAS_LCD16imp_setDrawColorEt>
  }
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_ZN7QAS_LCD11clearBufferEv>:

	//-----------------
	//Rendering Methods

  //Used to clear the currently selected draw buffer to the currently selected draw color
  static void clearBuffer(void) {
 8000f56:	b580      	push	{r7, lr}
 8000f58:	af00      	add	r7, sp, #0
  	get().imp_clearBuffer();
 8000f5a:	f7ff ff8d 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f006 f8b7 	bl	80070d4 <_ZN7QAS_LCD15imp_clearBufferEv>
  }
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <_ZN7QAS_LCD8drawLineE14QAT_Vector2_16S0_>:

  //Used to draw an single pixel width line between a start and end point
  //Line will be drawn to the currently selected draw buffer using the currently selected draw color
  //cStart - A QAT_Vector2_16 class containing the X and Y coordinates for the line's start location
  //cEnd   - A QAT_Vector2_16 class containing the X and Y coordinates for the line's end location
  static void drawLine(QAT_Vector2_16 cStart, QAT_Vector2_16 cEnd) {
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b082      	sub	sp, #8
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
  	get().imp_drawLine(cStart, cEnd);
 8000f74:	f7ff ff80 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	683a      	ldr	r2, [r7, #0]
 8000f7c:	6879      	ldr	r1, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f006 f8c8 	bl	8007114 <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_>
  }
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <_ZN7QAS_LCD8drawRectE14QAT_Vector2_16S0_>:

  //Used to draw a non-filled rectangle
  //Rectangle will be drawn to the currently selected draw buffer using the currently selected draw color
  //cStart & cEnd - QAT_Vector2_16 classes that define X and Y coordinates of the diagonally opposing corners for the rectangle
  static void drawRect(QAT_Vector2_16 cStart, QAT_Vector2_16 cEnd) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  	get().imp_drawRect(cStart, cEnd);
 8000f96:	f7ff ff6f 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f006 fa08 	bl	80073b6 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_>
  }
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <_ZN7QAS_LCD12drawRectFillE14QAT_Vector2_16S0_>:

  //Used to draw a filled rectangle
  //Rectangle will be drawn to the currently selected draw buffer using the currently selected draw color
  //cStart & cEnd - QAT_Vector2_16 classes that define X and Y coordinates of the diagonally opposing corder for the rectangle
  static void drawRectFill(QAT_Vector2_16 cStart, QAT_Vector2_16 cEnd) {
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	6039      	str	r1, [r7, #0]
  	get().imp_drawRectFill(cStart, cEnd);
 8000fb8:	f7ff ff5e 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f006 fa85 	bl	80074d2 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_>
  }
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <_ZN7QAS_LCD14setFontByIndexEh>:
  	get().m_cFontMgr.setFontByName(strName);
  }

  //Used to set the selected font/typeface to be used for text rendering
  //uIdx - The index of the fond to be selected, based on the array of fonts stored in the font manager
  static void setFontByIndex(uint8_t uIdx) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
  	get().m_cFontMgr.setFontByIndex(uIdx);
 8000fda:	f7ff ff4d 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	330c      	adds	r3, #12
 8000fe2:	79fa      	ldrb	r2, [r7, #7]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f006 fb3b 	bl	8007662 <_ZN15QAS_LCD_FontMgr14setFontByIndexEh>
  }
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_ZN7QAS_LCD8drawStrCE14QAT_Vector2_16PKc>:

  //Used to draw a center-aligned string of characters using the currently selected font/typeface
  //String will be drawn to currently selected draw buffer with currently selected draw color
  //cPos - A QAD_Vector2_16 class that defines the X and Y coordinates that define the position of the upper-center location of the string to be drawn
  //str  - The C-style string to be drawn
  static void drawStrC(QAT_Vector2_16 cPos, const char* str) {
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  	get().m_cFontMgr.drawStrC(cPos, str);
 8000ffe:	f7ff ff3b 	bl	8000e78 <_ZN7QAS_LCD3getEv>
 8001002:	4603      	mov	r3, r0
 8001004:	f103 040c 	add.w	r4, r3, #12
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	6879      	ldr	r1, [r7, #4]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fe83 	bl	8000d1a <_ZN14QAT_Vector2_16C1ERKS_>
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	683a      	ldr	r2, [r7, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	4620      	mov	r0, r4
 800101e:	f006 fc1a 	bl	8007856 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc>
  }
 8001022:	bf00      	nop
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	bd90      	pop	{r4, r7, pc}
	...

0800102c <main>:
//main
//Application Entry Point
//
//This is the first C++ function to be called when the microcontroller starts up
//This function is called by the assembly language in startup_stm32f769nihx.s
int main(void) {
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b09d      	sub	sp, #116	; 0x74
 8001030:	af00      	add	r7, sp, #0
  //System Initialization

	//Calls the SystemInitialize method located within boot.hpp, which initializes the
	//CPU caches, as well as the PLLs, system, bus and some peripheral clocks.
	//All GPIOs are also enabled by this method
	if (SystemInitialize()) {
 8001032:	f7ff fb25 	bl	8000680 <_Z16SystemInitializev>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	bf14      	ite	ne
 800103c:	2301      	movne	r3, #1
 800103e:	2300      	moveq	r3, #0
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d000      	beq.n	8001048 <main+0x1c>
	  while (1) {}
 8001046:	e7fe      	b.n	8001046 <main+0x1a>


	//----------------------------------
	//Initialize the Used LEDs using the QAD_GPIO_Output driver class.
	//QAD_USERLED_RED_GPIO_PORT, QAD_USERLED_GREEN_GPIO_PORT, QAD_USER_LED_RED_GPIO_PIN and QAD_USERLED_GREEN_GPIO_PIN are defined in setup.hpp
  GPIO_UserLED_Red   = new QAD_GPIO_Output(QAD_USERLED_RED_GPIO_PORT, QAD_USERLED_RED_GPIO_PIN);
 8001048:	2014      	movs	r0, #20
 800104a:	f007 fbbb 	bl	80087c4 <_Znwj>
 800104e:	4603      	mov	r3, r0
 8001050:	461c      	mov	r4, r3
 8001052:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001056:	494e      	ldr	r1, [pc, #312]	; (8001190 <main+0x164>)
 8001058:	4620      	mov	r0, r4
 800105a:	f004 fdb5 	bl	8005bc8 <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>
 800105e:	4b4d      	ldr	r3, [pc, #308]	; (8001194 <main+0x168>)
 8001060:	601c      	str	r4, [r3, #0]
  GPIO_UserLED_Green = new QAD_GPIO_Output(QAD_USERLED_GREEN_GPIO_PORT, QAD_USERLED_GREEN_GPIO_PIN);
 8001062:	2014      	movs	r0, #20
 8001064:	f007 fbae 	bl	80087c4 <_Znwj>
 8001068:	4603      	mov	r3, r0
 800106a:	461c      	mov	r4, r3
 800106c:	2220      	movs	r2, #32
 800106e:	4948      	ldr	r1, [pc, #288]	; (8001190 <main+0x164>)
 8001070:	4620      	mov	r0, r4
 8001072:	f004 fda9 	bl	8005bc8 <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>
 8001076:	4b48      	ldr	r3, [pc, #288]	; (8001198 <main+0x16c>)
 8001078:	601c      	str	r4, [r3, #0]


	//----------------------------------
  //Initialize the User Button using the QAD_GPIO_Input driver class.
  //QAD_USERBUTTON_GPIO_PORT and QAD_USERBUTTON_GPIO_PIN are defined in setup.hpp
  GPIO_UserButton = new QAD_GPIO_Input(QAD_USERBUTTON_GPIO_PORT, QAD_USERBUTTON_GPIO_PIN);
 800107a:	2010      	movs	r0, #16
 800107c:	f007 fba2 	bl	80087c4 <_Znwj>
 8001080:	4603      	mov	r3, r0
 8001082:	461c      	mov	r4, r3
 8001084:	2201      	movs	r2, #1
 8001086:	4945      	ldr	r1, [pc, #276]	; (800119c <main+0x170>)
 8001088:	4620      	mov	r0, r4
 800108a:	f004 fe23 	bl	8005cd4 <_ZN14QAD_GPIO_InputC1EP12GPIO_TypeDeft>
 800108e:	4b44      	ldr	r3, [pc, #272]	; (80011a0 <main+0x174>)
 8001090:	601c      	str	r4, [r3, #0]
  //Initialize UART1, which is used to communicate over serial via the STLINK connection
  //Baudrates, IRQ Priorities, GPIO details and FIFO sizes are defined in setup.hpp

  //Fill out initialization structure required to create UART class (defined in QAS_Serial_Dev_UART.hpp)
  QAS_Serial_Dev_UART_InitStruct sSerialInit;
  sSerialInit.sUART_Init.uart        = QAD_UART1;
 8001092:	2300      	movs	r3, #0
 8001094:	703b      	strb	r3, [r7, #0]
  sSerialInit.sUART_Init.baudrate    = QAD_UART1_BAUDRATE;
 8001096:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800109a:	607b      	str	r3, [r7, #4]
  sSerialInit.sUART_Init.irqpriority = QAD_IRQPRIORITY_UART1;
 800109c:	2309      	movs	r3, #9
 800109e:	723b      	strb	r3, [r7, #8]
  sSerialInit.sUART_Init.txgpio      = QAD_UART1_TX_PORT;
 80010a0:	4b3e      	ldr	r3, [pc, #248]	; (800119c <main+0x170>)
 80010a2:	60fb      	str	r3, [r7, #12]
  sSerialInit.sUART_Init.txpin       = QAD_UART1_TX_PIN;
 80010a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010a8:	823b      	strh	r3, [r7, #16]
  sSerialInit.sUART_Init.txaf        = QAD_UART1_TX_AF;
 80010aa:	2307      	movs	r3, #7
 80010ac:	74bb      	strb	r3, [r7, #18]
  sSerialInit.sUART_Init.rxgpio      = QAD_UART1_RX_PORT;
 80010ae:	4b3b      	ldr	r3, [pc, #236]	; (800119c <main+0x170>)
 80010b0:	617b      	str	r3, [r7, #20]
  sSerialInit.sUART_Init.rxpin       = QAD_UART1_RX_PIN;
 80010b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010b6:	833b      	strh	r3, [r7, #24]
  sSerialInit.sUART_Init.rxaf        = QAD_UART1_RX_AF;
 80010b8:	2307      	movs	r3, #7
 80010ba:	76bb      	strb	r3, [r7, #26]
  sSerialInit.uTXFIFO_Size           = QAD_UART1_TX_FIFOSIZE;
 80010bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c0:	83bb      	strh	r3, [r7, #28]
  sSerialInit.uRXFIFO_Size           = QAD_UART1_RX_FIFOSIZE;
 80010c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c6:	83fb      	strh	r3, [r7, #30]

  //Create the UART class, passing to it a reference to the initialization structure
  UART_STLink = new QAS_Serial_Dev_UART(sSerialInit);
 80010c8:	2018      	movs	r0, #24
 80010ca:	f007 fb7b 	bl	80087c4 <_Znwj>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461c      	mov	r4, r3
 80010d2:	463b      	mov	r3, r7
 80010d4:	4619      	mov	r1, r3
 80010d6:	4620      	mov	r0, r4
 80010d8:	f7ff fde8 	bl	8000cac <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct>
 80010dc:	4b31      	ldr	r3, [pc, #196]	; (80011a4 <main+0x178>)
 80010de:	601c      	str	r4, [r3, #0]

  //If initialization failed the turn on User LED and enter infinite loop
  if (UART_STLink->init(NULL) == QA_Fail) {
 80010e0:	4b30      	ldr	r3, [pc, #192]	; (80011a4 <main+0x178>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f007 f897 	bl	800821a <_ZN19QAS_Serial_Dev_Base4initEPv>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	bf0c      	ite	eq
 80010f2:	2301      	moveq	r3, #1
 80010f4:	2300      	movne	r3, #0
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d005      	beq.n	8001108 <main+0xdc>
  	GPIO_UserLED_Red->on();
 80010fc:	4b25      	ldr	r3, [pc, #148]	; (8001194 <main+0x168>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f004 fd82 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
    while (1) {}
 8001106:	e7fe      	b.n	8001106 <main+0xda>
  }


	//----------------------------------
  //Initialize FMC / SDRAM driver using the QAD_FMC singleton driver class
  if (QAD_FMC::init() == QA_OK) {
 8001108:	f7ff fd28 	bl	8000b5c <_ZN7QAD_FMC4initEv>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	bf0c      	ite	eq
 8001112:	2301      	moveq	r3, #1
 8001114:	2300      	movne	r3, #0
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d02c      	beq.n	8001176 <main+0x14a>

  	//If initialization passed then output message via serial
    UART_STLink->txStringCR("SDRAM: Initialized");
 800111c:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <main+0x178>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4921      	ldr	r1, [pc, #132]	; (80011a8 <main+0x17c>)
 8001122:	4618      	mov	r0, r3
 8001124:	f007 f8a9 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>

    //Test SDRAM to confirm correct operation
  	if (QAD_FMC::test() == QA_OK) {
 8001128:	f7ff fd23 	bl	8000b72 <_ZN7QAD_FMC4testEv>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	bf0c      	ite	eq
 8001132:	2301      	moveq	r3, #1
 8001134:	2300      	movne	r3, #0
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d010      	beq.n	800115e <main+0x132>

  		//If SDRAM test passed then output message via serial
  		UART_STLink->txStringCR("SDRAM: Test Passed");
 800113c:	4b19      	ldr	r3, [pc, #100]	; (80011a4 <main+0x178>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	491a      	ldr	r1, [pc, #104]	; (80011ac <main+0x180>)
 8001142:	4618      	mov	r0, r3
 8001144:	f007 f899 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>


	//----------------------------------
  //Initialize LCD using QAS_LCD singleton class.
  //This will also initialize LTDC and DSI peripherals, and also initialize otm8009a display controller
  if (QAS_LCD::init()) {
 8001148:	f7ff fec4 	bl	8000ed4 <_ZN7QAS_LCD4initEv>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	bf14      	ite	ne
 8001152:	2301      	movne	r3, #1
 8001154:	2300      	moveq	r3, #0
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b00      	cmp	r3, #0
 800115a:	d033      	beq.n	80011c4 <main+0x198>
 800115c:	e02c      	b.n	80011b8 <main+0x18c>
  		UART_STLink->txStringCR("SDRAM: Test Failed");
 800115e:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <main+0x178>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4913      	ldr	r1, [pc, #76]	; (80011b0 <main+0x184>)
 8001164:	4618      	mov	r0, r3
 8001166:	f007 f888 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
  		GPIO_UserLED_Red->on();
 800116a:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <main+0x168>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	f004 fd4b 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
  		while(1) {}
 8001174:	e7fe      	b.n	8001174 <main+0x148>
    UART_STLink->txStringCR("SDRAM: Initialization failed");
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <main+0x178>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	490e      	ldr	r1, [pc, #56]	; (80011b4 <main+0x188>)
 800117c:	4618      	mov	r0, r3
 800117e:	f007 f87c 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
    GPIO_UserLED_Red->on();
 8001182:	4b04      	ldr	r3, [pc, #16]	; (8001194 <main+0x168>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f004 fd3f 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
    while (1) {}
 800118c:	e7fe      	b.n	800118c <main+0x160>
 800118e:	bf00      	nop
 8001190:	40022400 	.word	0x40022400
 8001194:	2000012c 	.word	0x2000012c
 8001198:	20000130 	.word	0x20000130
 800119c:	40020000 	.word	0x40020000
 80011a0:	20000134 	.word	0x20000134
 80011a4:	20000138 	.word	0x20000138
 80011a8:	08008c28 	.word	0x08008c28
 80011ac:	08008c3c 	.word	0x08008c3c
 80011b0:	08008c50 	.word	0x08008c50
 80011b4:	08008c64 	.word	0x08008c64
  	UART_STLink->txStringCR("LCD: Initialization failed");
 80011b8:	4b96      	ldr	r3, [pc, #600]	; (8001414 <main+0x3e8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4996      	ldr	r1, [pc, #600]	; (8001418 <main+0x3ec>)
 80011be:	4618      	mov	r0, r3
 80011c0:	f007 f85b 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
  }
  UART_STLink->txStringCR("LCD: Initialized");
 80011c4:	4b93      	ldr	r3, [pc, #588]	; (8001414 <main+0x3e8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4994      	ldr	r1, [pc, #592]	; (800141c <main+0x3f0>)
 80011ca:	4618      	mov	r0, r3
 80011cc:	f007 f855 	bl	800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>

  //Test rendering methods to confirm LCD and rendering subsystem are working correctly
  //QAS_LCD::flipLayer0();
  //QAS_LCD::flipLayer1();

  QAS_LCD::setDrawBuffer(QAD_LTDC_Layer0);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff fe9e 	bl	8000f12 <_ZN7QAS_LCD13setDrawBufferE17QAD_LTDC_LayerIdx>
  QAS_LCD::setDrawColor(0xFFFF);
 80011d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80011da:	f7ff feab 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  QAS_LCD::clearBuffer();
 80011de:	f7ff feba 	bl	8000f56 <_ZN7QAS_LCD11clearBufferEv>

  //Shapes
  QAS_LCD::setDrawColor(0xF000);
 80011e2:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80011e6:	f7ff fea5 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  QAS_LCD::drawLine(QAT_Vector2_16(0, 240), QAT_Vector2_16(799, 240));  //Causes error
 80011ea:	f107 0320 	add.w	r3, r7, #32
 80011ee:	22f0      	movs	r2, #240	; 0xf0
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fd7c 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 80011f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011fc:	22f0      	movs	r2, #240	; 0xf0
 80011fe:	f240 311f 	movw	r1, #799	; 0x31f
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fd74 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001208:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800120c:	f107 0320 	add.w	r3, r7, #32
 8001210:	4611      	mov	r1, r2
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fea9 	bl	8000f6a <_ZN7QAS_LCD8drawLineE14QAT_Vector2_16S0_>
  QAS_LCD::drawLine(QAT_Vector2_16(10, 240), QAT_Vector2_16(789, 240));  //Causes error
 8001218:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121c:	22f0      	movs	r2, #240	; 0xf0
 800121e:	210a      	movs	r1, #10
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fd65 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001226:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800122a:	22f0      	movs	r2, #240	; 0xf0
 800122c:	f240 3115 	movw	r1, #789	; 0x315
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fd5d 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001236:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800123a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fe92 	bl	8000f6a <_ZN7QAS_LCD8drawLineE14QAT_Vector2_16S0_>
  QAS_LCD::drawLine(QAT_Vector2_16(400, 0), QAT_Vector2_16(400, 479));    //Causes error
 8001246:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff fd4d 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001256:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800125a:	f240 12df 	movw	r2, #479	; 0x1df
 800125e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fd44 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001268:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800126c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001270:	4611      	mov	r1, r2
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fe79 	bl	8000f6a <_ZN7QAS_LCD8drawLineE14QAT_Vector2_16S0_>
  QAS_LCD::drawLine(QAT_Vector2_16(0, 0), QAT_Vector2_16(799, 479));        //Causes error
 8001278:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800127c:	2200      	movs	r2, #0
 800127e:	2100      	movs	r1, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fd35 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001286:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800128a:	f240 12df 	movw	r2, #479	; 0x1df
 800128e:	f240 311f 	movw	r1, #799	; 0x31f
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fd2c 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001298:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800129c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012a0:	4611      	mov	r1, r2
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fe61 	bl	8000f6a <_ZN7QAS_LCD8drawLineE14QAT_Vector2_16S0_>

  QAS_LCD::drawRect(QAT_Vector2_16(200, 120), QAT_Vector2_16(600, 360));      //Doesn't cause errors
 80012a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ac:	2278      	movs	r2, #120	; 0x78
 80012ae:	21c8      	movs	r1, #200	; 0xc8
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fd1d 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 80012b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80012ba:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80012be:	f44f 7116 	mov.w	r1, #600	; 0x258
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fd14 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 80012c8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80012cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fe5a 	bl	8000f8c <_ZN7QAS_LCD8drawRectE14QAT_Vector2_16S0_>

  QAS_LCD::setDrawColor(0xF00F);
 80012d8:	f24f 000f 	movw	r0, #61455	; 0xf00f
 80012dc:	f7ff fe2a 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  QAS_LCD::drawRectFill(QAT_Vector2_16(300, 180), QAT_Vector2_16(500, 300));  //Causes error
 80012e0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012e4:	22b4      	movs	r2, #180	; 0xb4
 80012e6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fd00 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 80012f0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012f4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012f8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fcf7 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001302:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001306:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800130a:	4611      	mov	r1, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fe4e 	bl	8000fae <_ZN7QAS_LCD12drawRectFillE14QAT_Vector2_16S0_>

  //Fonts
  QAS_LCD::setDrawColor(0xF000);
 8001312:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8001316:	f7ff fe0d 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  //QAS_LCD::setFontByName("SegoeUI20ptSB");
  QAS_LCD::setFontByIndex(0);
 800131a:	2000      	movs	r0, #0
 800131c:	f7ff fe58 	bl	8000fd0 <_ZN7QAS_LCD14setFontByIndexEh>
  QAS_LCD::drawStrC(QAT_Vector2_16(400, 100), "Hello World!");
 8001320:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001324:	2264      	movs	r2, #100	; 0x64
 8001326:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fce0 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001330:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001334:	493a      	ldr	r1, [pc, #232]	; (8001420 <main+0x3f4>)
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fe5c 	bl	8000ff4 <_ZN7QAS_LCD8drawStrCE14QAT_Vector2_16PKc>

  QAS_LCD::setDrawColor(0xF077);
 800133c:	f24f 0077 	movw	r0, #61559	; 0xf077
 8001340:	f7ff fdf8 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  //QAS_LCD::setFontByName("SegoeUI20pt");
  QAS_LCD::setFontByIndex(1);
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff fe43 	bl	8000fd0 <_ZN7QAS_LCD14setFontByIndexEh>
  QAS_LCD::drawStrC(QAT_Vector2_16(400, 150), "Welcome to");
 800134a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800134e:	2296      	movs	r2, #150	; 0x96
 8001350:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fccb 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 800135a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800135e:	4931      	ldr	r1, [pc, #196]	; (8001424 <main+0x3f8>)
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fe47 	bl	8000ff4 <_ZN7QAS_LCD8drawStrCE14QAT_Vector2_16PKc>

  QAS_LCD::setDrawColor(0xF337);
 8001366:	f24f 3037 	movw	r0, #62263	; 0xf337
 800136a:	f7ff fde3 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  //QAS_LCD::setFontByName("SegoeUI20pt");
  QAS_LCD::setFontByIndex(0);
 800136e:	2000      	movs	r0, #0
 8001370:	f7ff fe2e 	bl	8000fd0 <_ZN7QAS_LCD14setFontByIndexEh>
  QAS_LCD::drawStrC(QAT_Vector2_16(400, 200), "ABCDefghIJKLmnopQRSTuvwxYZ!@#$%^");
 8001374:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001378:	22c8      	movs	r2, #200	; 0xc8
 800137a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fcb6 	bl	8000cf0 <_ZN14QAT_Vector2_16C1Ett>
 8001384:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001388:	4927      	ldr	r1, [pc, #156]	; (8001428 <main+0x3fc>)
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe32 	bl	8000ff4 <_ZN7QAS_LCD8drawStrCE14QAT_Vector2_16PKc>

  QAS_LCD::setDrawBuffer(QAD_LTDC_Layer1);
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fdbe 	bl	8000f12 <_ZN7QAS_LCD13setDrawBufferE17QAD_LTDC_LayerIdx>
  QAS_LCD::setDrawColor(0x0000);
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff fdcc 	bl	8000f34 <_ZN7QAS_LCD12setDrawColorEt>
  QAS_LCD::clearBuffer();
 800139c:	f7ff fddb 	bl	8000f56 <_ZN7QAS_LCD11clearBufferEv>


  QAS_LCD::flipLayer0();
 80013a0:	f7ff fda3 	bl	8000eea <_ZN7QAS_LCD10flipLayer0Ev>
  QAS_LCD::flipLayer1();
 80013a4:	f7ff fdab 	bl	8000efe <_ZN7QAS_LCD10flipLayer1Ev>
  //Processing Loop

  //Create processing loop timing variables
  uint32_t uTicks;
  uint32_t uCurTick;
  uint32_t uNewTick = HAL_GetTick();
 80013a8:	f000 fece 	bl	8002148 <HAL_GetTick>
 80013ac:	66b8      	str	r0, [r7, #104]	; 0x68
  uint32_t uOldTick = uNewTick;
 80013ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013b0:	663b      	str	r3, [r7, #96]	; 0x60

  //Create task timing variables
  uint32_t uHeartbeatTicks = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	667b      	str	r3, [r7, #100]	; 0x64

  	//----------------------------------
  	//Frame Timing
  	//Calculates how many ticks (in milliseconds) have passed since the previous loop, this value is placed into the uTicks variable
  	//uTicks is then used to calculate task timing below
    uCurTick = HAL_GetTick();
 80013b6:	f000 fec7 	bl	8002148 <HAL_GetTick>
 80013ba:	65f8      	str	r0, [r7, #92]	; 0x5c
    if (uCurTick != uNewTick) { //Handle loop faster than 1ms issue
 80013bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80013be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d012      	beq.n	80013ea <main+0x3be>
    	uOldTick = uNewTick;
 80013c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013c6:	663b      	str	r3, [r7, #96]	; 0x60
    	uNewTick = uCurTick;
 80013c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013ca:	66bb      	str	r3, [r7, #104]	; 0x68
    	if (uNewTick < uOldTick) { //Handle 32bit overflow issue
 80013cc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80013ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d205      	bcs.n	80013e0 <main+0x3b4>
    		uTicks = (uNewTick + (0xFFFFFFFF - uOldTick));
 80013d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80013d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	3b01      	subs	r3, #1
 80013dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80013de:	e006      	b.n	80013ee <main+0x3c2>
    	} else {
    		uTicks = (uNewTick - uOldTick);
 80013e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80013e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80013e8:	e001      	b.n	80013ee <main+0x3c2>
    	}

    } else {
    	uTicks = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	66fb      	str	r3, [r7, #108]	; 0x6c

  	//----------------------------------
    //Update Heartbeat LED
    //The heartbeat LED uses the green User LED to flash at a regular rate to visually show whether the microcontroller has locked up or
    //has become stuck in an exception or interrupt handler
    uHeartbeatTicks += uTicks;
 80013ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80013f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013f2:	4413      	add	r3, r2
 80013f4:	667b      	str	r3, [r7, #100]	; 0x64
    if (uHeartbeatTicks >= QA_FT_HeartbeatTickThreshold) {
 80013f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013fc:	d3db      	bcc.n	80013b6 <main+0x38a>
    	GPIO_UserLED_Green->toggle();
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <main+0x400>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f004 fc27 	bl	8005c56 <_ZN15QAD_GPIO_Output6toggleEv>
    	uHeartbeatTicks -= QA_FT_HeartbeatTickThreshold;
 8001408:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800140a:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800140e:	667b      	str	r3, [r7, #100]	; 0x64
    uCurTick = HAL_GetTick();
 8001410:	e7d1      	b.n	80013b6 <main+0x38a>
 8001412:	bf00      	nop
 8001414:	20000138 	.word	0x20000138
 8001418:	08008c84 	.word	0x08008c84
 800141c:	08008ca0 	.word	0x08008ca0
 8001420:	08008cb4 	.word	0x08008cb4
 8001424:	08008cc4 	.word	0x08008cc4
 8001428:	08008cd0 	.word	0x08008cd0
 800142c:	20000130 	.word	0x20000130

08001430 <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj>:
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }

  /// std::make_unique for arrays of unknown bound
  template<typename _Tp>
    inline typename _MakeUniq<_Tp>::__array
    make_unique(size_t __num)
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new remove_extent_t<_Tp>[__num]()); }
 800143a:	683c      	ldr	r4, [r7, #0]
 800143c:	4620      	mov	r0, r4
 800143e:	f007 f9d2 	bl	80087e6 <_Znaj>
 8001442:	4603      	mov	r3, r0
 8001444:	4618      	mov	r0, r3
 8001446:	4602      	mov	r2, r0
 8001448:	1e63      	subs	r3, r4, #1
 800144a:	2b00      	cmp	r3, #0
 800144c:	db04      	blt.n	8001458 <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj+0x28>
 800144e:	2100      	movs	r1, #0
 8001450:	7011      	strb	r1, [r2, #0]
 8001452:	3201      	adds	r2, #1
 8001454:	3b01      	subs	r3, #1
 8001456:	e7f8      	b.n	800144a <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj+0x1a>
 8001458:	4601      	mov	r1, r0
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f8b7 	bl	80015ce <_ZNSt10unique_ptrIA_hSt14default_deleteIS0_EEC1IPhS2_vbEET_>
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}

08001468 <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8001472:	6838      	ldr	r0, [r7, #0]
 8001474:	f000 f8c7 	bl	8001606 <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8001478:	4603      	mov	r3, r0
 800147a:	881c      	ldrh	r4, [r3, #0]
 800147c:	200c      	movs	r0, #12
 800147e:	f007 f9a1 	bl	80087c4 <_Znwj>
 8001482:	4603      	mov	r3, r0
 8001484:	461d      	mov	r5, r3
 8001486:	4621      	mov	r1, r4
 8001488:	4628      	mov	r0, r5
 800148a:	f7ff fb7d 	bl	8000b88 <_ZN14QAT_FIFOBufferC1Et>
 800148e:	4629      	mov	r1, r5
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f000 f8c3 	bl	800161c <_ZNSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bdb0      	pop	{r4, r5, r7, pc}

0800149e <_ZSt11make_uniqueI8QAD_UARTJR19QAD_UART_InitStructEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 800149e:	b5b0      	push	{r4, r5, r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80014a8:	6838      	ldr	r0, [r7, #0]
 80014aa:	f000 f8d3 	bl	8001654 <_ZSt7forwardIR19QAD_UART_InitStructEOT_RNSt16remove_referenceIS2_E4typeE>
 80014ae:	4605      	mov	r5, r0
 80014b0:	20a4      	movs	r0, #164	; 0xa4
 80014b2:	f007 f987 	bl	80087c4 <_Znwj>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461c      	mov	r4, r3
 80014ba:	4629      	mov	r1, r5
 80014bc:	4620      	mov	r0, r4
 80014be:	f7ff fbb1 	bl	8000c24 <_ZN8QAD_UARTC1ER19QAD_UART_InitStruct>
 80014c2:	4621      	mov	r1, r4
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f000 f8d0 	bl	800166a <_ZNSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bdb0      	pop	{r4, r5, r7, pc}

080014d2 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f8e1 	bl	80016a2 <_ZNSaIP12QAS_LCD_FontEC1Ev>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f8e9 	bl	80016ba <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_ZNSaIP12QAS_LCD_FontED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 f8f1 	bl	80016e2 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontED1Ev>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001522:	461a      	mov	r2, r3
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f000 f8e7 	bl	80016f8 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE13_M_deallocateEPS1_j>
      }
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fc04 	bl	8000d3a <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE12_Vector_implD1Ev>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681c      	ldr	r4, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4618      	mov	r0, r3
 8001550:	f000 f8e5 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8001554:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001556:	461a      	mov	r2, r3
 8001558:	4629      	mov	r1, r5
 800155a:	4620      	mov	r0, r4
 800155c:	f000 f8ea 	bl	8001734 <_ZSt8_DestroyIPP12QAS_LCD_FontS1_EvT_S3_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ffd1 	bl	800150a <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EED1Ev>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bdb0      	pop	{r4, r5, r7, pc}

08001572 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE5clearEv>:
       *  elements, and that if the elements themselves are pointers, the
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      void
      clear() _GLIBCXX_NOEXCEPT
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4619      	mov	r1, r3
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f8e5 	bl	8001750 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_M_erase_at_endEPS1_>
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	109b      	asrs	r3, r3, #2
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	4413      	add	r3, r2
      }
 80015c2:	4618      	mov	r0, r3
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <_ZNSt10unique_ptrIA_hSt14default_deleteIS0_EEC1IPhS2_vbEET_>:
	unique_ptr(_Up __p) noexcept
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6839      	ldr	r1, [r7, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f8d8 	bl	8001792 <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEEC1EPh>
        { }
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 f8df 	bl	80017ba <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4618      	mov	r0, r3
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <_ZNSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6839      	ldr	r1, [r7, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 f8d2 	bl	80017d4 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EEC1EPS0_>
        { }
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4618      	mov	r0, r3
 8001646:	f000 f8d9 	bl	80017fc <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 800164a:	4603      	mov	r3, r0
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <_ZSt7forwardIR19QAD_UART_InitStructEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <_ZNSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6839      	ldr	r1, [r7, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f000 f8cc 	bl	8001816 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EEC1EPS0_>
        { }
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f8d3 	bl	800183e <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8001698:	4603      	mov	r3, r0
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <_ZNSaIP12QAS_LCD_FontEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f8d4 	bl	8001858 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontEC1Ev>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4618      	mov	r0, r3
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
	{ }
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
	if (__p)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	4618      	mov	r0, r3
 8001712:	f000 f8ac 	bl	800186e <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE10deallocateERS2_PS1_j>
      }
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <_ZSt8_DestroyIPP12QAS_LCD_FontS1_EvT_S3_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 f8a2 	bl	800188c <_ZSt8_DestroyIPP12QAS_LCD_FontEvT_S3_>
    }
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_M_erase_at_endEPS1_>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	109b      	asrs	r3, r3, #2
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d00e      	beq.n	800178a <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_M_erase_at_endEPS1_+0x3a>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff ffd3 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8001778:	4603      	mov	r3, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 800177a:	461a      	mov	r2, r3
 800177c:	4621      	mov	r1, r4
 800177e:	6838      	ldr	r0, [r7, #0]
 8001780:	f7ff ffd8 	bl	8001734 <_ZSt8_DestroyIPP12QAS_LCD_FontS1_EvT_S3_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}

08001792 <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEEC1EPh>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f881 	bl	80018a6 <_ZNSt5tupleIJPhSt14default_deleteIA_hEEEC1IS0_S3_Lb1EEEv>
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ff21 	bl	80015ec <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>
 80017aa:	4602      	mov	r2, r0
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }

  /// Return a reference to the ith element of a tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 f87b 	bl	80018c0 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EEC1EPS0_>:
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f000 f879 	bl	80018d8 <_ZNSt5tupleIJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1IS1_S3_Lb1EEEv>
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ff27 	bl	800163a <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>
 80017ec:	4602      	mov	r2, r0
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f873 	bl	80018f2 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800180c:	4603      	mov	r3, r0
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EEC1EPS0_>:
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
 800181e:	6039      	str	r1, [r7, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4618      	mov	r0, r3
 8001824:	f000 f871 	bl	800190a <_ZNSt5tupleIJP8QAD_UARTSt14default_deleteIS0_EEEC1IS1_S3_Lb1EEEv>
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff ff2d 	bl	8001688 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>
 800182e:	4602      	mov	r2, r0
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4618      	mov	r0, r3
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 f86b 	bl	8001924 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800184e:	4603      	mov	r3, r0
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE10deallocateERS2_PS1_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	68b9      	ldr	r1, [r7, #8]
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f000 f85c 	bl	800193c <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE10deallocateEPS2_j>
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <_ZSt8_DestroyIPP12QAS_LCD_FontEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001896:	6839      	ldr	r1, [r7, #0]
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 f85c 	bl	8001956 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP12QAS_LCD_FontEEvT_S5_>
    }
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <_ZNSt5tupleIJPhSt14default_deleteIA_hEEEC1IS0_S3_Lb1EEEv>:
	constexpr tuple()
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 f85b 	bl	800196c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEEC1Ev>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 f85f 	bl	800198c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERS4_>
 80018ce:	4603      	mov	r3, r0
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <_ZNSt5tupleIJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1IS1_S3_Lb1EEEv>:
	constexpr tuple()
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f85f 	bl	80019a6 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1Ev>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 f863 	bl	80019c6 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERS4_>
 8001900:	4603      	mov	r3, r0
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_ZNSt5tupleIJP8QAD_UARTSt14default_deleteIS0_EEEC1IS1_S3_Lb1EEEv>:
	constexpr tuple()
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4618      	mov	r0, r3
 8001916:	f000 f863 	bl	80019e0 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEEC1Ev>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4618      	mov	r0, r3
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f000 f867 	bl	8001a00 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERS4_>
 8001932:	4603      	mov	r3, r0
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8001948:	68b8      	ldr	r0, [r7, #8]
 800194a:	f006 ff28 	bl	800879e <_ZdlPv>
      }
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP12QAS_LCD_FontEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	6039      	str	r1, [r7, #0]
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEEC1Ev>:
      constexpr _Tuple_impl()
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f850 	bl	8001a1a <_ZNSt11_Tuple_implILj1EJSt14default_deleteIA_hEEEC1Ev>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f858 	bl	8001a32 <_ZNSt10_Head_baseILj0EPhLb0EEC1Ev>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4618      	mov	r0, r3
 8001998:	f000 f859 	bl	8001a4e <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERS1_>
 800199c:	4603      	mov	r3, r0
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f858 	bl	8001a64 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI14QAT_FIFOBufferEEEC1Ev>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 f860 	bl	8001a7c <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EEC1Ev>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 f861 	bl	8001a98 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERS2_>
 80019d6:	4603      	mov	r3, r0
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f000 f860 	bl	8001aae <_ZNSt11_Tuple_implILj1EJSt14default_deleteI8QAD_UARTEEEC1Ev>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f868 	bl	8001ac6 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EEC1Ev>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 f869 	bl	8001ae2 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERS2_>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <_ZNSt11_Tuple_implILj1EJSt14default_deleteIA_hEEEC1Ev>:
      constexpr _Tuple_impl()
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f868 	bl	8001af8 <_ZNSt10_Head_baseILj1ESt14default_deleteIA_hELb1EEC1Ev>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <_ZNSt10_Head_baseILj0EPhLb0EEC1Ev>:
      constexpr _Head_base()
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4618      	mov	r0, r3
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI14QAT_FIFOBufferEEEC1Ev>:
      constexpr _Tuple_impl()
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f84e 	bl	8001b0e <_ZNSt10_Head_baseILj1ESt14default_deleteI14QAT_FIFOBufferELb1EEC1Ev>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EEC1Ev>:
      constexpr _Head_base()
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <_ZNSt11_Tuple_implILj1EJSt14default_deleteI8QAD_UARTEEEC1Ev>:
      constexpr _Tuple_impl()
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f834 	bl	8001b24 <_ZNSt10_Head_baseILj1ESt14default_deleteI8QAD_UARTELb1EEC1Ev>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EEC1Ev>:
      constexpr _Head_base()
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4618      	mov	r0, r3
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <_ZNSt10_Head_baseILj1ESt14default_deleteIA_hELb1EEC1Ev>:
      constexpr _Head_base()
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
      : _Head() { }
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <_ZNSt10_Head_baseILj1ESt14default_deleteI14QAT_FIFOBufferELb1EEC1Ev>:
      constexpr _Head_base()
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
      : _Head() { }
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <_ZNSt10_Head_baseILj1ESt14default_deleteI8QAD_UARTELb1EEC1Ev>:
      constexpr _Head_base()
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
      : _Head() { }
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0
	return 1;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_kill>:

int _kill(int pid, int sig)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b54:	f006 fe7a 	bl	800884c <__errno>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2216      	movs	r2, #22
 8001b5c:	601a      	str	r2, [r3, #0]
	return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <_exit>:

void _exit (int status)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b72:	f04f 31ff 	mov.w	r1, #4294967295
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ffe7 	bl	8001b4a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b7c:	e7fe      	b.n	8001b7c <_exit+0x12>
	...

08001b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b88:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <_sbrk+0x5c>)
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <_sbrk+0x60>)
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b94:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <_sbrk+0x64>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d102      	bne.n	8001ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <_sbrk+0x64>)
 8001b9e:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <_sbrk+0x68>)
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d207      	bcs.n	8001bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb0:	f006 fe4c 	bl	800884c <__errno>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295
 8001bbe:	e009      	b.n	8001bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <_sbrk+0x64>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bc6:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <_sbrk+0x64>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a05      	ldr	r2, [pc, #20]	; (8001be4 <_sbrk+0x64>)
 8001bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20080000 	.word	0x20080000
 8001be0:	00000400 	.word	0x00000400
 8001be4:	2000013c 	.word	0x2000013c
 8001be8:	200003a8 	.word	0x200003a8

08001bec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001c1a:	49c1      	ldr	r1, [pc, #772]	; (8001f20 <OTM8009A_Init+0x310>)
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f004 fce1 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8001c22:	49c0      	ldr	r1, [pc, #768]	; (8001f24 <OTM8009A_Init+0x314>)
 8001c24:	2003      	movs	r0, #3
 8001c26:	f004 fcdd 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8001c2a:	49bf      	ldr	r1, [pc, #764]	; (8001f28 <OTM8009A_Init+0x318>)
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f004 fcd9 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8001c32:	49be      	ldr	r1, [pc, #760]	; (8001f2c <OTM8009A_Init+0x31c>)
 8001c34:	2002      	movs	r0, #2
 8001c36:	f004 fcd5 	bl	80065e4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001c3a:	49bb      	ldr	r1, [pc, #748]	; (8001f28 <OTM8009A_Init+0x318>)
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f004 fcd1 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8001c42:	49bb      	ldr	r1, [pc, #748]	; (8001f30 <OTM8009A_Init+0x320>)
 8001c44:	2000      	movs	r0, #0
 8001c46:	f004 fccd 	bl	80065e4 <DSI_IO_WriteCmd>
  HAL_Delay(10);
 8001c4a:	200a      	movs	r0, #10
 8001c4c:	f000 fa88 	bl	8002160 <HAL_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8001c50:	49b8      	ldr	r1, [pc, #736]	; (8001f34 <OTM8009A_Init+0x324>)
 8001c52:	2000      	movs	r0, #0
 8001c54:	f004 fcc6 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8001c58:	49b7      	ldr	r1, [pc, #732]	; (8001f38 <OTM8009A_Init+0x328>)
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	f004 fcc2 	bl	80065e4 <DSI_IO_WriteCmd>
  HAL_Delay(10);
 8001c60:	200a      	movs	r0, #10
 8001c62:	f000 fa7d 	bl	8002160 <HAL_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8001c66:	49b5      	ldr	r1, [pc, #724]	; (8001f3c <OTM8009A_Init+0x32c>)
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f004 fcbb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8001c6e:	49b4      	ldr	r1, [pc, #720]	; (8001f40 <OTM8009A_Init+0x330>)
 8001c70:	2000      	movs	r0, #0
 8001c72:	f004 fcb7 	bl	80065e4 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8001c76:	49b3      	ldr	r1, [pc, #716]	; (8001f44 <OTM8009A_Init+0x334>)
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f004 fcb3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001c7e:	49b2      	ldr	r1, [pc, #712]	; (8001f48 <OTM8009A_Init+0x338>)
 8001c80:	2000      	movs	r0, #0
 8001c82:	f004 fcaf 	bl	80065e4 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8001c86:	49b1      	ldr	r1, [pc, #708]	; (8001f4c <OTM8009A_Init+0x33c>)
 8001c88:	2000      	movs	r0, #0
 8001c8a:	f004 fcab 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8001c8e:	49b0      	ldr	r1, [pc, #704]	; (8001f50 <OTM8009A_Init+0x340>)
 8001c90:	2000      	movs	r0, #0
 8001c92:	f004 fca7 	bl	80065e4 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001c96:	49a2      	ldr	r1, [pc, #648]	; (8001f20 <OTM8009A_Init+0x310>)
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f004 fca3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8001c9e:	49ad      	ldr	r1, [pc, #692]	; (8001f54 <OTM8009A_Init+0x344>)
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f004 fc9f 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001ca6:	49ac      	ldr	r1, [pc, #688]	; (8001f58 <OTM8009A_Init+0x348>)
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f004 fc9b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8001cae:	49ab      	ldr	r1, [pc, #684]	; (8001f5c <OTM8009A_Init+0x34c>)
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f004 fc97 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001cb6:	49aa      	ldr	r1, [pc, #680]	; (8001f60 <OTM8009A_Init+0x350>)
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f004 fc93 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8001cbe:	49a9      	ldr	r1, [pc, #676]	; (8001f64 <OTM8009A_Init+0x354>)
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f004 fc8f 	bl	80065e4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8001cc6:	49a8      	ldr	r1, [pc, #672]	; (8001f68 <OTM8009A_Init+0x358>)
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f004 fc8b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8001cce:	49a7      	ldr	r1, [pc, #668]	; (8001f6c <OTM8009A_Init+0x35c>)
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f004 fc87 	bl	80065e4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8001cd6:	49a6      	ldr	r1, [pc, #664]	; (8001f70 <OTM8009A_Init+0x360>)
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f004 fc83 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001cde:	499a      	ldr	r1, [pc, #616]	; (8001f48 <OTM8009A_Init+0x338>)
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f004 fc7f 	bl	80065e4 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001ce6:	498e      	ldr	r1, [pc, #568]	; (8001f20 <OTM8009A_Init+0x310>)
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f004 fc7b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8001cee:	49a1      	ldr	r1, [pc, #644]	; (8001f74 <OTM8009A_Init+0x364>)
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f004 fc77 	bl	80065e4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8001cf6:	49a0      	ldr	r1, [pc, #640]	; (8001f78 <OTM8009A_Init+0x368>)
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f004 fc73 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8001cfe:	499f      	ldr	r1, [pc, #636]	; (8001f7c <OTM8009A_Init+0x36c>)
 8001d00:	2000      	movs	r0, #0
 8001d02:	f004 fc6f 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8001d06:	499e      	ldr	r1, [pc, #632]	; (8001f80 <OTM8009A_Init+0x370>)
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f004 fc6b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8001d0e:	499d      	ldr	r1, [pc, #628]	; (8001f84 <OTM8009A_Init+0x374>)
 8001d10:	2000      	movs	r0, #0
 8001d12:	f004 fc67 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8001d16:	499c      	ldr	r1, [pc, #624]	; (8001f88 <OTM8009A_Init+0x378>)
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f004 fc63 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8001d1e:	499b      	ldr	r1, [pc, #620]	; (8001f8c <OTM8009A_Init+0x37c>)
 8001d20:	2000      	movs	r0, #0
 8001d22:	f004 fc5f 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001d26:	498c      	ldr	r1, [pc, #560]	; (8001f58 <OTM8009A_Init+0x348>)
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f004 fc5b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8001d2e:	4998      	ldr	r1, [pc, #608]	; (8001f90 <OTM8009A_Init+0x380>)
 8001d30:	2000      	movs	r0, #0
 8001d32:	f004 fc57 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001d36:	498a      	ldr	r1, [pc, #552]	; (8001f60 <OTM8009A_Init+0x350>)
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f004 fc53 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8001d3e:	4995      	ldr	r1, [pc, #596]	; (8001f94 <OTM8009A_Init+0x384>)
 8001d40:	2000      	movs	r0, #0
 8001d42:	f004 fc4f 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8001d46:	4994      	ldr	r1, [pc, #592]	; (8001f98 <OTM8009A_Init+0x388>)
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f004 fc4b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8001d4e:	4993      	ldr	r1, [pc, #588]	; (8001f9c <OTM8009A_Init+0x38c>)
 8001d50:	2002      	movs	r0, #2
 8001d52:	f004 fc47 	bl	80065e4 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001d56:	4974      	ldr	r1, [pc, #464]	; (8001f28 <OTM8009A_Init+0x318>)
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f004 fc43 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8001d5e:	4990      	ldr	r1, [pc, #576]	; (8001fa0 <OTM8009A_Init+0x390>)
 8001d60:	2006      	movs	r0, #6
 8001d62:	f004 fc3f 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001d66:	498f      	ldr	r1, [pc, #572]	; (8001fa4 <OTM8009A_Init+0x394>)
 8001d68:	2000      	movs	r0, #0
 8001d6a:	f004 fc3b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8001d6e:	498e      	ldr	r1, [pc, #568]	; (8001fa8 <OTM8009A_Init+0x398>)
 8001d70:	200e      	movs	r0, #14
 8001d72:	f004 fc37 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001d76:	498d      	ldr	r1, [pc, #564]	; (8001fac <OTM8009A_Init+0x39c>)
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f004 fc33 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8001d7e:	498c      	ldr	r1, [pc, #560]	; (8001fb0 <OTM8009A_Init+0x3a0>)
 8001d80:	200e      	movs	r0, #14
 8001d82:	f004 fc2f 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001d86:	498b      	ldr	r1, [pc, #556]	; (8001fb4 <OTM8009A_Init+0x3a4>)
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f004 fc2b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8001d8e:	498a      	ldr	r1, [pc, #552]	; (8001fb8 <OTM8009A_Init+0x3a8>)
 8001d90:	200a      	movs	r0, #10
 8001d92:	f004 fc27 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001d96:	4989      	ldr	r1, [pc, #548]	; (8001fbc <OTM8009A_Init+0x3ac>)
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f004 fc23 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8001d9e:	4988      	ldr	r1, [pc, #544]	; (8001fc0 <OTM8009A_Init+0x3b0>)
 8001da0:	2000      	movs	r0, #0
 8001da2:	f004 fc1f 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001da6:	4960      	ldr	r1, [pc, #384]	; (8001f28 <OTM8009A_Init+0x318>)
 8001da8:	2000      	movs	r0, #0
 8001daa:	f004 fc1b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8001dae:	4985      	ldr	r1, [pc, #532]	; (8001fc4 <OTM8009A_Init+0x3b4>)
 8001db0:	200a      	movs	r0, #10
 8001db2:	f004 fc17 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001db6:	4984      	ldr	r1, [pc, #528]	; (8001fc8 <OTM8009A_Init+0x3b8>)
 8001db8:	2000      	movs	r0, #0
 8001dba:	f004 fc13 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8001dbe:	4983      	ldr	r1, [pc, #524]	; (8001fcc <OTM8009A_Init+0x3bc>)
 8001dc0:	200f      	movs	r0, #15
 8001dc2:	f004 fc0f 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001dc6:	4977      	ldr	r1, [pc, #476]	; (8001fa4 <OTM8009A_Init+0x394>)
 8001dc8:	2000      	movs	r0, #0
 8001dca:	f004 fc0b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8001dce:	4980      	ldr	r1, [pc, #512]	; (8001fd0 <OTM8009A_Init+0x3c0>)
 8001dd0:	200f      	movs	r0, #15
 8001dd2:	f004 fc07 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001dd6:	4975      	ldr	r1, [pc, #468]	; (8001fac <OTM8009A_Init+0x39c>)
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f004 fc03 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8001dde:	497d      	ldr	r1, [pc, #500]	; (8001fd4 <OTM8009A_Init+0x3c4>)
 8001de0:	200a      	movs	r0, #10
 8001de2:	f004 fbff 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001de6:	4973      	ldr	r1, [pc, #460]	; (8001fb4 <OTM8009A_Init+0x3a4>)
 8001de8:	2000      	movs	r0, #0
 8001dea:	f004 fbfb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8001dee:	497a      	ldr	r1, [pc, #488]	; (8001fd8 <OTM8009A_Init+0x3c8>)
 8001df0:	200f      	movs	r0, #15
 8001df2:	f004 fbf7 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001df6:	4971      	ldr	r1, [pc, #452]	; (8001fbc <OTM8009A_Init+0x3ac>)
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f004 fbf3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8001dfe:	4977      	ldr	r1, [pc, #476]	; (8001fdc <OTM8009A_Init+0x3cc>)
 8001e00:	200f      	movs	r0, #15
 8001e02:	f004 fbef 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8001e06:	4976      	ldr	r1, [pc, #472]	; (8001fe0 <OTM8009A_Init+0x3d0>)
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f004 fbeb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001e0e:	4975      	ldr	r1, [pc, #468]	; (8001fe4 <OTM8009A_Init+0x3d4>)
 8001e10:	200a      	movs	r0, #10
 8001e12:	f004 fbe7 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8001e16:	4974      	ldr	r1, [pc, #464]	; (8001fe8 <OTM8009A_Init+0x3d8>)
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f004 fbe3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001e1e:	4973      	ldr	r1, [pc, #460]	; (8001fec <OTM8009A_Init+0x3dc>)
 8001e20:	200a      	movs	r0, #10
 8001e22:	f004 fbdf 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001e26:	4940      	ldr	r1, [pc, #256]	; (8001f28 <OTM8009A_Init+0x318>)
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f004 fbdb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001e2e:	4970      	ldr	r1, [pc, #448]	; (8001ff0 <OTM8009A_Init+0x3e0>)
 8001e30:	200a      	movs	r0, #10
 8001e32:	f004 fbd7 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001e36:	4964      	ldr	r1, [pc, #400]	; (8001fc8 <OTM8009A_Init+0x3b8>)
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f004 fbd3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8001e3e:	496d      	ldr	r1, [pc, #436]	; (8001ff4 <OTM8009A_Init+0x3e4>)
 8001e40:	200f      	movs	r0, #15
 8001e42:	f004 fbcf 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001e46:	4957      	ldr	r1, [pc, #348]	; (8001fa4 <OTM8009A_Init+0x394>)
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f004 fbcb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8001e4e:	496a      	ldr	r1, [pc, #424]	; (8001ff8 <OTM8009A_Init+0x3e8>)
 8001e50:	200f      	movs	r0, #15
 8001e52:	f004 fbc7 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001e56:	4955      	ldr	r1, [pc, #340]	; (8001fac <OTM8009A_Init+0x39c>)
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f004 fbc3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8001e5e:	4967      	ldr	r1, [pc, #412]	; (8001ffc <OTM8009A_Init+0x3ec>)
 8001e60:	200a      	movs	r0, #10
 8001e62:	f004 fbbf 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001e66:	4953      	ldr	r1, [pc, #332]	; (8001fb4 <OTM8009A_Init+0x3a4>)
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f004 fbbb 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8001e6e:	4964      	ldr	r1, [pc, #400]	; (8002000 <OTM8009A_Init+0x3f0>)
 8001e70:	200f      	movs	r0, #15
 8001e72:	f004 fbb7 	bl	80065e4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001e76:	4951      	ldr	r1, [pc, #324]	; (8001fbc <OTM8009A_Init+0x3ac>)
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f004 fbb3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8001e7e:	4961      	ldr	r1, [pc, #388]	; (8002004 <OTM8009A_Init+0x3f4>)
 8001e80:	200f      	movs	r0, #15
 8001e82:	f004 fbaf 	bl	80065e4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001e86:	4934      	ldr	r1, [pc, #208]	; (8001f58 <OTM8009A_Init+0x348>)
 8001e88:	2000      	movs	r0, #0
 8001e8a:	f004 fbab 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8001e8e:	495e      	ldr	r1, [pc, #376]	; (8002008 <OTM8009A_Init+0x3f8>)
 8001e90:	2000      	movs	r0, #0
 8001e92:	f004 fba7 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8001e96:	495d      	ldr	r1, [pc, #372]	; (800200c <OTM8009A_Init+0x3fc>)
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f004 fba3 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8001e9e:	495c      	ldr	r1, [pc, #368]	; (8002010 <OTM8009A_Init+0x400>)
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f004 fb9f 	bl	80065e4 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 22,7kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8001ea6:	495b      	ldr	r1, [pc, #364]	; (8002014 <OTM8009A_Init+0x404>)
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f004 fb9b 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8001eae:	495a      	ldr	r1, [pc, #360]	; (8002018 <OTM8009A_Init+0x408>)
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f004 fb97 	bl	80065e4 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001eb6:	491a      	ldr	r1, [pc, #104]	; (8001f20 <OTM8009A_Init+0x310>)
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f004 fb93 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8001ebe:	4957      	ldr	r1, [pc, #348]	; (800201c <OTM8009A_Init+0x40c>)
 8001ec0:	2003      	movs	r0, #3
 8001ec2:	f004 fb8f 	bl	80065e4 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001ec6:	4916      	ldr	r1, [pc, #88]	; (8001f20 <OTM8009A_Init+0x310>)
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f004 fb8b 	bl	80065e4 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001ece:	4914      	ldr	r1, [pc, #80]	; (8001f20 <OTM8009A_Init+0x310>)
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f004 fb87 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8001ed6:	4952      	ldr	r1, [pc, #328]	; (8002020 <OTM8009A_Init+0x410>)
 8001ed8:	2010      	movs	r0, #16
 8001eda:	f004 fb83 	bl	80065e4 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001ede:	4910      	ldr	r1, [pc, #64]	; (8001f20 <OTM8009A_Init+0x310>)
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f004 fb7f 	bl	80065e4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8001ee6:	494f      	ldr	r1, [pc, #316]	; (8002024 <OTM8009A_Init+0x414>)
 8001ee8:	2010      	movs	r0, #16
 8001eea:	f004 fb7b 	bl	80065e4 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8001eee:	494e      	ldr	r1, [pc, #312]	; (8002028 <OTM8009A_Init+0x418>)
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	f004 fb77 	bl	80065e4 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  HAL_Delay(120);
 8001ef6:	2078      	movs	r0, #120	; 0x78
 8001ef8:	f000 f932 	bl	8002160 <HAL_Delay>

  switch(ColorCoding)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d008      	beq.n	8001f14 <OTM8009A_Init+0x304>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	f040 8095 	bne.w	8002034 <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001f0a:	4948      	ldr	r1, [pc, #288]	; (800202c <OTM8009A_Init+0x41c>)
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	f004 fb69 	bl	80065e4 <DSI_IO_WriteCmd>
    break;
 8001f12:	e090      	b.n	8002036 <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8001f14:	4946      	ldr	r1, [pc, #280]	; (8002030 <OTM8009A_Init+0x420>)
 8001f16:	2000      	movs	r0, #0
 8001f18:	f004 fb64 	bl	80065e4 <DSI_IO_WriteCmd>
    break;
 8001f1c:	e08b      	b.n	8002036 <OTM8009A_Init+0x426>
 8001f1e:	bf00      	nop
 8001f20:	08008eb0 	.word	0x08008eb0
 8001f24:	08008d68 	.word	0x08008d68
 8001f28:	08008eb4 	.word	0x08008eb4
 8001f2c:	08008d6c 	.word	0x08008d6c
 8001f30:	08008eb8 	.word	0x08008eb8
 8001f34:	08008ebc 	.word	0x08008ebc
 8001f38:	08008ec0 	.word	0x08008ec0
 8001f3c:	08008ec4 	.word	0x08008ec4
 8001f40:	08008ec8 	.word	0x08008ec8
 8001f44:	08008ecc 	.word	0x08008ecc
 8001f48:	08008ed0 	.word	0x08008ed0
 8001f4c:	08008ed4 	.word	0x08008ed4
 8001f50:	08008ed8 	.word	0x08008ed8
 8001f54:	08008edc 	.word	0x08008edc
 8001f58:	08008ee0 	.word	0x08008ee0
 8001f5c:	08008ee4 	.word	0x08008ee4
 8001f60:	08008ee8 	.word	0x08008ee8
 8001f64:	08008eec 	.word	0x08008eec
 8001f68:	08008ef0 	.word	0x08008ef0
 8001f6c:	08008ef4 	.word	0x08008ef4
 8001f70:	08008ef8 	.word	0x08008ef8
 8001f74:	08008d98 	.word	0x08008d98
 8001f78:	08008efc 	.word	0x08008efc
 8001f7c:	08008f00 	.word	0x08008f00
 8001f80:	08008f04 	.word	0x08008f04
 8001f84:	08008f08 	.word	0x08008f08
 8001f88:	08008f0c 	.word	0x08008f0c
 8001f8c:	08008f10 	.word	0x08008f10
 8001f90:	08008f14 	.word	0x08008f14
 8001f94:	08008f18 	.word	0x08008f18
 8001f98:	08008f1c 	.word	0x08008f1c
 8001f9c:	08008d9c 	.word	0x08008d9c
 8001fa0:	08008da0 	.word	0x08008da0
 8001fa4:	08008f20 	.word	0x08008f20
 8001fa8:	08008da8 	.word	0x08008da8
 8001fac:	08008f24 	.word	0x08008f24
 8001fb0:	08008db8 	.word	0x08008db8
 8001fb4:	08008f28 	.word	0x08008f28
 8001fb8:	08008dc8 	.word	0x08008dc8
 8001fbc:	08008f2c 	.word	0x08008f2c
 8001fc0:	08008f64 	.word	0x08008f64
 8001fc4:	08008dd4 	.word	0x08008dd4
 8001fc8:	08008f30 	.word	0x08008f30
 8001fcc:	08008de0 	.word	0x08008de0
 8001fd0:	08008df0 	.word	0x08008df0
 8001fd4:	08008e00 	.word	0x08008e00
 8001fd8:	08008e0c 	.word	0x08008e0c
 8001fdc:	08008e1c 	.word	0x08008e1c
 8001fe0:	08008f34 	.word	0x08008f34
 8001fe4:	08008e2c 	.word	0x08008e2c
 8001fe8:	08008f38 	.word	0x08008f38
 8001fec:	08008e38 	.word	0x08008e38
 8001ff0:	08008e44 	.word	0x08008e44
 8001ff4:	08008e50 	.word	0x08008e50
 8001ff8:	08008e60 	.word	0x08008e60
 8001ffc:	08008e70 	.word	0x08008e70
 8002000:	08008e7c 	.word	0x08008e7c
 8002004:	08008e8c 	.word	0x08008e8c
 8002008:	08008f68 	.word	0x08008f68
 800200c:	08008f6c 	.word	0x08008f6c
 8002010:	08008f70 	.word	0x08008f70
 8002014:	08008f74 	.word	0x08008f74
 8002018:	08008f78 	.word	0x08008f78
 800201c:	08008e9c 	.word	0x08008e9c
 8002020:	08008d70 	.word	0x08008d70
 8002024:	08008d84 	.word	0x08008d84
 8002028:	08008f3c 	.word	0x08008f3c
 800202c:	08008f40 	.word	0x08008f40
 8002030:	08008f44 	.word	0x08008f44
  default :
    break;
 8002034:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d10b      	bne.n	8002054 <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 800203c:	4916      	ldr	r1, [pc, #88]	; (8002098 <OTM8009A_Init+0x488>)
 800203e:	2000      	movs	r0, #0
 8002040:	f004 fad0 	bl	80065e4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8002044:	4915      	ldr	r1, [pc, #84]	; (800209c <OTM8009A_Init+0x48c>)
 8002046:	2004      	movs	r0, #4
 8002048:	f004 facc 	bl	80065e4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 800204c:	4914      	ldr	r1, [pc, #80]	; (80020a0 <OTM8009A_Init+0x490>)
 800204e:	2004      	movs	r0, #4
 8002050:	f004 fac8 	bl	80065e4 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8002054:	4913      	ldr	r1, [pc, #76]	; (80020a4 <OTM8009A_Init+0x494>)
 8002056:	2000      	movs	r0, #0
 8002058:	f004 fac4 	bl	80065e4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 800205c:	4912      	ldr	r1, [pc, #72]	; (80020a8 <OTM8009A_Init+0x498>)
 800205e:	2000      	movs	r0, #0
 8002060:	f004 fac0 	bl	80065e4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8002064:	4911      	ldr	r1, [pc, #68]	; (80020ac <OTM8009A_Init+0x49c>)
 8002066:	2000      	movs	r0, #0
 8002068:	f004 fabc 	bl	80065e4 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 800206c:	4910      	ldr	r1, [pc, #64]	; (80020b0 <OTM8009A_Init+0x4a0>)
 800206e:	2000      	movs	r0, #0
 8002070:	f004 fab8 	bl	80065e4 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8002074:	490f      	ldr	r1, [pc, #60]	; (80020b4 <OTM8009A_Init+0x4a4>)
 8002076:	2000      	movs	r0, #0
 8002078:	f004 fab4 	bl	80065e4 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800207c:	490e      	ldr	r1, [pc, #56]	; (80020b8 <OTM8009A_Init+0x4a8>)
 800207e:	2000      	movs	r0, #0
 8002080:	f004 fab0 	bl	80065e4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8002084:	490d      	ldr	r1, [pc, #52]	; (80020bc <OTM8009A_Init+0x4ac>)
 8002086:	2000      	movs	r0, #0
 8002088:	f004 faac 	bl	80065e4 <DSI_IO_WriteCmd>

  return 0;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	08008f48 	.word	0x08008f48
 800209c:	08008ea0 	.word	0x08008ea0
 80020a0:	08008ea8 	.word	0x08008ea8
 80020a4:	08008f4c 	.word	0x08008f4c
 80020a8:	08008f50 	.word	0x08008f50
 80020ac:	08008f54 	.word	0x08008f54
 80020b0:	08008f58 	.word	0x08008f58
 80020b4:	08008f5c 	.word	0x08008f5c
 80020b8:	08008eb0 	.word	0x08008eb0
 80020bc:	08008f60 	.word	0x08008f60

080020c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_InitTick+0x54>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_InitTick+0x58>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020da:	fbb2 f3f3 	udiv	r3, r2, r3
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f999 	bl	8002416 <HAL_SYSTICK_Config>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e00e      	b.n	800210c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b0f      	cmp	r3, #15
 80020f2:	d80a      	bhi.n	800210a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f4:	2200      	movs	r2, #0
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	f000 f953 	bl	80023a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002100:	4a06      	ldr	r2, [pc, #24]	; (800211c <HAL_InitTick+0x5c>)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	e000      	b.n	800210c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000000 	.word	0x20000000
 8002118:	20000008 	.word	0x20000008
 800211c:	20000004 	.word	0x20000004

08002120 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002124:	4b06      	ldr	r3, [pc, #24]	; (8002140 <HAL_IncTick+0x20>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	461a      	mov	r2, r3
 800212a:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_IncTick+0x24>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4413      	add	r3, r2
 8002130:	4a04      	ldr	r2, [pc, #16]	; (8002144 <HAL_IncTick+0x24>)
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	20000008 	.word	0x20000008
 8002144:	20000390 	.word	0x20000390

08002148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  return uwTick;
 800214c:	4b03      	ldr	r3, [pc, #12]	; (800215c <HAL_GetTick+0x14>)
 800214e:	681b      	ldr	r3, [r3, #0]
}
 8002150:	4618      	mov	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	20000390 	.word	0x20000390

08002160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002168:	f7ff ffee 	bl	8002148 <HAL_GetTick>
 800216c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002178:	d005      	beq.n	8002186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <HAL_Delay+0x44>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4413      	add	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002186:	bf00      	nop
 8002188:	f7ff ffde 	bl	8002148 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	429a      	cmp	r2, r3
 8002196:	d8f7      	bhi.n	8002188 <HAL_Delay+0x28>
  {
  }
}
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000008 	.word	0x20000008

080021a8 <__NVIC_SetPriorityGrouping>:
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <__NVIC_SetPriorityGrouping+0x40>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021d6:	4a04      	ldr	r2, [pc, #16]	; (80021e8 <__NVIC_SetPriorityGrouping+0x40>)
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	60d3      	str	r3, [r2, #12]
}
 80021dc:	bf00      	nop
 80021de:	3714      	adds	r7, #20
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	e000ed00 	.word	0xe000ed00
 80021ec:	05fa0000 	.word	0x05fa0000

080021f0 <__NVIC_GetPriorityGrouping>:
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	f003 021f 	and.w	r2, r3, #31
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <__NVIC_EnableIRQ+0x38>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_DisableIRQ>:
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	2b00      	cmp	r3, #0
 8002258:	db12      	blt.n	8002280 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	f003 021f 	and.w	r2, r3, #31
 8002260:	490a      	ldr	r1, [pc, #40]	; (800228c <__NVIC_DisableIRQ+0x44>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	2001      	movs	r0, #1
 800226a:	fa00 f202 	lsl.w	r2, r0, r2
 800226e:	3320      	adds	r3, #32
 8002270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002274:	f3bf 8f4f 	dsb	sy
}
 8002278:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800227a:	f3bf 8f6f 	isb	sy
}
 800227e:	bf00      	nop
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	e000e100 	.word	0xe000e100

08002290 <__NVIC_SetPriority>:
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	6039      	str	r1, [r7, #0]
 800229a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	db0a      	blt.n	80022ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	490c      	ldr	r1, [pc, #48]	; (80022dc <__NVIC_SetPriority+0x4c>)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	0112      	lsls	r2, r2, #4
 80022b0:	b2d2      	uxtb	r2, r2
 80022b2:	440b      	add	r3, r1
 80022b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80022b8:	e00a      	b.n	80022d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	4908      	ldr	r1, [pc, #32]	; (80022e0 <__NVIC_SetPriority+0x50>)
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	f003 030f 	and.w	r3, r3, #15
 80022c6:	3b04      	subs	r3, #4
 80022c8:	0112      	lsls	r2, r2, #4
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	440b      	add	r3, r1
 80022ce:	761a      	strb	r2, [r3, #24]
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000e100 	.word	0xe000e100
 80022e0:	e000ed00 	.word	0xe000ed00

080022e4 <NVIC_EncodePriority>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	b089      	sub	sp, #36	; 0x24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	f1c3 0307 	rsb	r3, r3, #7
 80022fe:	2b04      	cmp	r3, #4
 8002300:	bf28      	it	cs
 8002302:	2304      	movcs	r3, #4
 8002304:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	3304      	adds	r3, #4
 800230a:	2b06      	cmp	r3, #6
 800230c:	d902      	bls.n	8002314 <NVIC_EncodePriority+0x30>
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3b03      	subs	r3, #3
 8002312:	e000      	b.n	8002316 <NVIC_EncodePriority+0x32>
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002318:	f04f 32ff 	mov.w	r2, #4294967295
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43da      	mvns	r2, r3
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	401a      	ands	r2, r3
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800232c:	f04f 31ff 	mov.w	r1, #4294967295
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa01 f303 	lsl.w	r3, r1, r3
 8002336:	43d9      	mvns	r1, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800233c:	4313      	orrs	r3, r2
}
 800233e:	4618      	mov	r0, r3
 8002340:	3724      	adds	r7, #36	; 0x24
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3b01      	subs	r3, #1
 8002358:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800235c:	d301      	bcc.n	8002362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800235e:	2301      	movs	r3, #1
 8002360:	e00f      	b.n	8002382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002362:	4a0a      	ldr	r2, [pc, #40]	; (800238c <SysTick_Config+0x40>)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3b01      	subs	r3, #1
 8002368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800236a:	210f      	movs	r1, #15
 800236c:	f04f 30ff 	mov.w	r0, #4294967295
 8002370:	f7ff ff8e 	bl	8002290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <SysTick_Config+0x40>)
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800237a:	4b04      	ldr	r3, [pc, #16]	; (800238c <SysTick_Config+0x40>)
 800237c:	2207      	movs	r2, #7
 800237e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	e000e010 	.word	0xe000e010

08002390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff ff05 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b086      	sub	sp, #24
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4603      	mov	r3, r0
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
 80023b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023b8:	f7ff ff1a 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 80023bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	68b9      	ldr	r1, [r7, #8]
 80023c2:	6978      	ldr	r0, [r7, #20]
 80023c4:	f7ff ff8e 	bl	80022e4 <NVIC_EncodePriority>
 80023c8:	4602      	mov	r2, r0
 80023ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ff5d 	bl	8002290 <__NVIC_SetPriority>
}
 80023d6:	bf00      	nop
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	4603      	mov	r3, r0
 80023e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff0d 	bl	800220c <__NVIC_EnableIRQ>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	4603      	mov	r3, r0
 8002402:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ff1d 	bl	8002248 <__NVIC_DisableIRQ>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ff94 	bl	800234c <SysTick_Config>
 8002424:	4603      	mov	r3, r0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 800242e:	b480      	push	{r7}
 8002430:	b085      	sub	sp, #20
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	019a      	lsls	r2, r3, #6
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	431a      	orrs	r2, r3
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	021b      	lsls	r3, r3, #8
 8002448:	431a      	orrs	r2, r3
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	041b      	lsls	r3, r3, #16
 800244e:	431a      	orrs	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800246e:	f7ff fe6b 	bl	8002148 <HAL_GetTick>
 8002472:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002474:	e009      	b.n	800248a <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002476:	f7ff fe67 	bl	8002148 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002484:	d901      	bls.n	800248a <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e015      	b.n	80024b6 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0ee      	beq.n	8002476 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	019a      	lsls	r2, r3, #6
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	431a      	orrs	r2, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	ea42 0103 	orr.w	r1, r2, r3
 80024a8:	6a3b      	ldr	r3, [r7, #32]
 80024aa:	041a      	lsls	r2, r3, #16
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e106      	b.n	80026e2 <HAL_DSI_Init+0x222>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7c5b      	ldrb	r3, [r3, #17]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d102      	bne.n	80024e4 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f97c 	bl	80027dc <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2203      	movs	r2, #3
 80024e8:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80024fe:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800250a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002512:	f7ff fe19 	bl	8002148 <HAL_GetTick>
 8002516:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002518:	e009      	b.n	800252e <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800251a:	f7ff fe15 	bl	8002148 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002528:	d901      	bls.n	800252e <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e0d9      	b.n	80026e2 <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002536:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0ed      	beq.n	800251a <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4b68      	ldr	r3, [pc, #416]	; (80026ec <HAL_DSI_Init+0x22c>)
 800254c:	400b      	ands	r3, r1
 800254e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	009a      	lsls	r2, r3, #2
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	02db      	lsls	r3, r3, #11
 8002566:	431a      	orrs	r2, r3
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	041b      	lsls	r3, r3, #16
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025a2:	f7ff fdd1 	bl	8002148 <HAL_GetTick>
 80025a6:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80025a8:	e009      	b.n	80025be <HAL_DSI_Init+0xfe>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80025aa:	f7ff fdcd 	bl	8002148 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025b8:	d901      	bls.n	80025be <HAL_DSI_Init+0xfe>
    {
      return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e091      	b.n	80026e2 <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0ed      	beq.n	80025aa <HAL_DSI_Init+0xea>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0206 	orr.w	r2, r2, #6
 80025de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0203 	bic.w	r2, r2, #3
 80025f2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0201 	orr.w	r2, r2, #1
 800260c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0203 	bic.w	r2, r2, #3
 8002620:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002648:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6899      	ldr	r1, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d002      	beq.n	800266a <HAL_DSI_Init+0x1aa>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	e000      	b.n	800266c <HAL_DSI_Init+0x1ac>
 800266a:	2301      	movs	r3, #1
 800266c:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	4a1f      	ldr	r2, [pc, #124]	; (80026f0 <HAL_DSI_Init+0x230>)
 8002672:	fb02 f203 	mul.w	r2, r2, r3
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	409a      	lsls	r2, r3
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8002688:	fb01 f303 	mul.w	r3, r1, r3
 800268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80026a2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2200      	movs	r2, #0
 80026c0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3720      	adds	r7, #32
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	fffc8603 	.word	0xfffc8603
 80026f0:	003d0900 	.word	0x003d0900

080026f4 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e066      	b.n	80027d4 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2203      	movs	r2, #3
 800270a:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0208 	bic.w	r2, r2, #8
 8002720:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800272c:	f003 0308 	and.w	r3, r3, #8
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8002734:	2300      	movs	r3, #0
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0201 	bic.w	r2, r2, #1
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0206 	bic.w	r2, r2, #6
 8002766:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8002792:	2300      	movs	r3, #0
 8002794:	60bb      	str	r3, [r7, #8]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80027a6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80027b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f818 	bl	80027f0 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	7c1b      	ldrb	r3, [r3, #16]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_DSI_ConfigVideoMode+0x16>
 8002816:	2302      	movs	r3, #2
 8002818:	e1ee      	b.n	8002bf8 <HAL_DSI_ConfigVideoMode+0x3f4>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0201 	bic.w	r2, r2, #1
 800282e:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 0201 	bic.w	r2, r2, #1
 8002840:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0203 	bic.w	r2, r2, #3
 8002852:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4b8b      	ldr	r3, [pc, #556]	; (8002aa0 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002872:	400b      	ands	r3, r1
 8002874:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	691a      	ldr	r2, [r3, #16]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b84      	ldr	r3, [pc, #528]	; (8002aa4 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002894:	400b      	ands	r3, r1
 8002896:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	695a      	ldr	r2, [r3, #20]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b7b      	ldr	r3, [pc, #492]	; (8002aa4 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80028b6:	400b      	ands	r3, r1
 80028b8:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	699a      	ldr	r2, [r3, #24]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0203 	bic.w	r2, r2, #3
 80028da:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68d9      	ldr	r1, [r3, #12]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	430a      	orrs	r2, r1
 80028ec:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	695a      	ldr	r2, [r3, #20]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0207 	bic.w	r2, r2, #7
 80028fc:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6959      	ldr	r1, [r3, #20]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	431a      	orrs	r2, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	431a      	orrs	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	691a      	ldr	r2, [r3, #16]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 020f 	bic.w	r2, r2, #15
 800292a:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6919      	ldr	r1, [r3, #16]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 020e 	bic.w	r2, r2, #14
 800294e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	005a      	lsls	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d110      	bne.n	8002994 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002980:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6919      	ldr	r1, [r3, #16]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	4b42      	ldr	r3, [pc, #264]	; (8002aa8 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80029a0:	400b      	ands	r3, r1
 80029a2:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	4b39      	ldr	r3, [pc, #228]	; (8002aa8 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80029c2:	400b      	ands	r3, r1
 80029c4:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	4b32      	ldr	r3, [pc, #200]	; (8002aac <HAL_DSI_ConfigVideoMode+0x2a8>)
 80029e4:	400b      	ands	r3, r1
 80029e6:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b2a      	ldr	r3, [pc, #168]	; (8002ab0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002a06:	400b      	ands	r3, r1
 8002a08:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002a28:	400b      	ands	r3, r1
 8002a2a:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002a4a:	400b      	ands	r3, r1
 8002a4c:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	4b0d      	ldr	r3, [pc, #52]	; (8002aa0 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002a6c:	400b      	ands	r3, r1
 8002a6e:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a90:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a9c:	e00a      	b.n	8002ab4 <HAL_DSI_ConfigVideoMode+0x2b0>
 8002a9e:	bf00      	nop
 8002aa0:	ffffc000 	.word	0xffffc000
 8002aa4:	ffffe000 	.word	0xffffe000
 8002aa8:	fffff000 	.word	0xfffff000
 8002aac:	ffff8000 	.word	0xffff8000
 8002ab0:	fffffc00 	.word	0xfffffc00
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8002aca:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6999      	ldr	r1, [r3, #24]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad6:	041a      	lsls	r2, r3, #16
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002aee:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6999      	ldr	r1, [r3, #24]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b10:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b32:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b54:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b76:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b98:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bba:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002bdc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	7c1b      	ldrb	r3, [r3, #16]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_DSI_Start+0x14>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e02b      	b.n	8002c70 <HAL_DSI_Start+0x6c>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f042 0201 	orr.w	r2, r2, #1
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8002c40:	2300      	movs	r3, #0
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f042 0208 	orr.w	r2, r2, #8
 8002c54:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	60bb      	str	r3, [r7, #8]
 8002c66:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_DSI_Stop>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Stop(DSI_HandleTypeDef *hdsi)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	7c1b      	ldrb	r3, [r3, #16]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_DSI_Stop+0x14>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	e02b      	b.n	8002ce8 <HAL_DSI_Stop+0x6c>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	741a      	strb	r2, [r3, #16]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0201 	bic.w	r2, r2, #1
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0208 	bic.w	r2, r2, #8
 8002ccc:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	7c1b      	ldrb	r3, [r3, #16]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_DSI_ShortWrite+0x1a>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e010      	b.n	8002d30 <HAL_DSI_ShortWrite+0x3c>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2201      	movs	r2, #1
 8002d12:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f7ff fb9e 	bl	8002460 <DSI_ShortWrite>
 8002d24:	4603      	mov	r3, r0
 8002d26:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	741a      	strb	r2, [r3, #16]

  return status;
 8002d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b08c      	sub	sp, #48	; 0x30
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	7c1b      	ldrb	r3, [r3, #16]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_DSI_LongWrite+0x1e>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e084      	b.n	8002e60 <HAL_DSI_LongWrite+0x128>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d5c:	f7ff f9f4 	bl	8002148 <HAL_GetTick>
 8002d60:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002d62:	e00c      	b.n	8002d7e <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002d64:	f7ff f9f0 	bl	8002148 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d72:	d904      	bls.n	8002d7e <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e070      	b.n	8002e60 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0eb      	beq.n	8002d64 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8e:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	bf28      	it	cs
 8002d96:	2303      	movcs	r3, #3
 8002d98:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	623b      	str	r3, [r7, #32]
 8002d9e:	e00f      	b.n	8002dc0 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	4413      	add	r3, r2
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	461a      	mov	r2, r3
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	3301      	adds	r3, #1
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69fa      	ldr	r2, [r7, #28]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	6a3a      	ldr	r2, [r7, #32]
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d3eb      	bcc.n	8002da0 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	4413      	add	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8002de0:	e028      	b.n	8002e34 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8002de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	bf28      	it	cs
 8002de8:	2304      	movcs	r3, #4
 8002dea:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8002df0:	2300      	movs	r3, #0
 8002df2:	623b      	str	r3, [r7, #32]
 8002df4:	e00e      	b.n	8002e14 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	6a3b      	ldr	r3, [r7, #32]
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	3301      	adds	r3, #1
 8002e12:	623b      	str	r3, [r7, #32]
 8002e14:	6a3a      	ldr	r2, [r7, #32]
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d3ec      	bcc.n	8002df6 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69fa      	ldr	r2, [r7, #28]
 8002e22:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8002e24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	4413      	add	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1d3      	bne.n	8002de2 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002e42:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	3301      	adds	r3, #1
 8002e48:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	f7ff faeb 	bl	800242e <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3728      	adds	r7, #40	; 0x28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]
 8002e86:	e175      	b.n	8003174 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e88:	2201      	movs	r2, #1
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	f040 8164 	bne.w	800316e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d00b      	beq.n	8002ec6 <HAL_GPIO_Init+0x5e>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d007      	beq.n	8002ec6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002eba:	2b11      	cmp	r3, #17
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b12      	cmp	r3, #18
 8002ec4:	d130      	bne.n	8002f28 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 0201 	and.w	r2, r3, #1
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d003      	beq.n	8002f68 <HAL_GPIO_Init+0x100>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b12      	cmp	r3, #18
 8002f66:	d123      	bne.n	8002fb0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	08da      	lsrs	r2, r3, #3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3208      	adds	r2, #8
 8002f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	220f      	movs	r2, #15
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	08da      	lsrs	r2, r3, #3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3208      	adds	r2, #8
 8002faa:	69b9      	ldr	r1, [r7, #24]
 8002fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	2203      	movs	r2, #3
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 0203 	and.w	r2, r3, #3
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80be 	beq.w	800316e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff2:	4b66      	ldr	r3, [pc, #408]	; (800318c <HAL_GPIO_Init+0x324>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a65      	ldr	r2, [pc, #404]	; (800318c <HAL_GPIO_Init+0x324>)
 8002ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b63      	ldr	r3, [pc, #396]	; (800318c <HAL_GPIO_Init+0x324>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800300a:	4a61      	ldr	r2, [pc, #388]	; (8003190 <HAL_GPIO_Init+0x328>)
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	3302      	adds	r3, #2
 8003012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	220f      	movs	r2, #15
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a58      	ldr	r2, [pc, #352]	; (8003194 <HAL_GPIO_Init+0x32c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d037      	beq.n	80030a6 <HAL_GPIO_Init+0x23e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a57      	ldr	r2, [pc, #348]	; (8003198 <HAL_GPIO_Init+0x330>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d031      	beq.n	80030a2 <HAL_GPIO_Init+0x23a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a56      	ldr	r2, [pc, #344]	; (800319c <HAL_GPIO_Init+0x334>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d02b      	beq.n	800309e <HAL_GPIO_Init+0x236>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a55      	ldr	r2, [pc, #340]	; (80031a0 <HAL_GPIO_Init+0x338>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d025      	beq.n	800309a <HAL_GPIO_Init+0x232>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a54      	ldr	r2, [pc, #336]	; (80031a4 <HAL_GPIO_Init+0x33c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <HAL_GPIO_Init+0x22e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a53      	ldr	r2, [pc, #332]	; (80031a8 <HAL_GPIO_Init+0x340>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d019      	beq.n	8003092 <HAL_GPIO_Init+0x22a>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a52      	ldr	r2, [pc, #328]	; (80031ac <HAL_GPIO_Init+0x344>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0x226>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a51      	ldr	r2, [pc, #324]	; (80031b0 <HAL_GPIO_Init+0x348>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d00d      	beq.n	800308a <HAL_GPIO_Init+0x222>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a50      	ldr	r2, [pc, #320]	; (80031b4 <HAL_GPIO_Init+0x34c>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d007      	beq.n	8003086 <HAL_GPIO_Init+0x21e>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a4f      	ldr	r2, [pc, #316]	; (80031b8 <HAL_GPIO_Init+0x350>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_GPIO_Init+0x21a>
 800307e:	2309      	movs	r3, #9
 8003080:	e012      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003082:	230a      	movs	r3, #10
 8003084:	e010      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003086:	2308      	movs	r3, #8
 8003088:	e00e      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308a:	2307      	movs	r3, #7
 800308c:	e00c      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308e:	2306      	movs	r3, #6
 8003090:	e00a      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003092:	2305      	movs	r3, #5
 8003094:	e008      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003096:	2304      	movs	r3, #4
 8003098:	e006      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309a:	2303      	movs	r3, #3
 800309c:	e004      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309e:	2302      	movs	r3, #2
 80030a0:	e002      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a6:	2300      	movs	r3, #0
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	f002 0203 	and.w	r2, r2, #3
 80030ae:	0092      	lsls	r2, r2, #2
 80030b0:	4093      	lsls	r3, r2
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80030b8:	4935      	ldr	r1, [pc, #212]	; (8003190 <HAL_GPIO_Init+0x328>)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	089b      	lsrs	r3, r3, #2
 80030be:	3302      	adds	r3, #2
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030c6:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	43db      	mvns	r3, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030ea:	4a34      	ldr	r2, [pc, #208]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80030f0:	4b32      	ldr	r3, [pc, #200]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003114:	4a29      	ldr	r2, [pc, #164]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_GPIO_Init+0x354>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800313e:	4a1f      	ldr	r2, [pc, #124]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003144:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003168:	4a14      	ldr	r2, [pc, #80]	; (80031bc <HAL_GPIO_Init+0x354>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3301      	adds	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	2b0f      	cmp	r3, #15
 8003178:	f67f ae86 	bls.w	8002e88 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	3724      	adds	r7, #36	; 0x24
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800
 8003190:	40013800 	.word	0x40013800
 8003194:	40020000 	.word	0x40020000
 8003198:	40020400 	.word	0x40020400
 800319c:	40020800 	.word	0x40020800
 80031a0:	40020c00 	.word	0x40020c00
 80031a4:	40021000 	.word	0x40021000
 80031a8:	40021400 	.word	0x40021400
 80031ac:	40021800 	.word	0x40021800
 80031b0:	40021c00 	.word	0x40021c00
 80031b4:	40022000 	.word	0x40022000
 80031b8:	40022400 	.word	0x40022400
 80031bc:	40013c00 	.word	0x40013c00

080031c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80031ce:	2300      	movs	r3, #0
 80031d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	617b      	str	r3, [r7, #20]
 80031da:	e0d9      	b.n	8003390 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80031dc:	2201      	movs	r2, #1
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4013      	ands	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	f040 80c9 	bne.w	800338a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80031f8:	4a6b      	ldr	r2, [pc, #428]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	089b      	lsrs	r3, r3, #2
 80031fe:	3302      	adds	r3, #2
 8003200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003204:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	220f      	movs	r2, #15
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	4013      	ands	r3, r2
 8003218:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a63      	ldr	r2, [pc, #396]	; (80033ac <HAL_GPIO_DeInit+0x1ec>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d037      	beq.n	8003292 <HAL_GPIO_DeInit+0xd2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a62      	ldr	r2, [pc, #392]	; (80033b0 <HAL_GPIO_DeInit+0x1f0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d031      	beq.n	800328e <HAL_GPIO_DeInit+0xce>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a61      	ldr	r2, [pc, #388]	; (80033b4 <HAL_GPIO_DeInit+0x1f4>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d02b      	beq.n	800328a <HAL_GPIO_DeInit+0xca>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a60      	ldr	r2, [pc, #384]	; (80033b8 <HAL_GPIO_DeInit+0x1f8>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d025      	beq.n	8003286 <HAL_GPIO_DeInit+0xc6>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a5f      	ldr	r2, [pc, #380]	; (80033bc <HAL_GPIO_DeInit+0x1fc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d01f      	beq.n	8003282 <HAL_GPIO_DeInit+0xc2>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a5e      	ldr	r2, [pc, #376]	; (80033c0 <HAL_GPIO_DeInit+0x200>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d019      	beq.n	800327e <HAL_GPIO_DeInit+0xbe>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a5d      	ldr	r2, [pc, #372]	; (80033c4 <HAL_GPIO_DeInit+0x204>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <HAL_GPIO_DeInit+0xba>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a5c      	ldr	r2, [pc, #368]	; (80033c8 <HAL_GPIO_DeInit+0x208>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00d      	beq.n	8003276 <HAL_GPIO_DeInit+0xb6>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a5b      	ldr	r2, [pc, #364]	; (80033cc <HAL_GPIO_DeInit+0x20c>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d007      	beq.n	8003272 <HAL_GPIO_DeInit+0xb2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a5a      	ldr	r2, [pc, #360]	; (80033d0 <HAL_GPIO_DeInit+0x210>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d101      	bne.n	800326e <HAL_GPIO_DeInit+0xae>
 800326a:	2309      	movs	r3, #9
 800326c:	e012      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800326e:	230a      	movs	r3, #10
 8003270:	e010      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003272:	2308      	movs	r3, #8
 8003274:	e00e      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003276:	2307      	movs	r3, #7
 8003278:	e00c      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800327a:	2306      	movs	r3, #6
 800327c:	e00a      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800327e:	2305      	movs	r3, #5
 8003280:	e008      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003282:	2304      	movs	r3, #4
 8003284:	e006      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003286:	2303      	movs	r3, #3
 8003288:	e004      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800328a:	2302      	movs	r3, #2
 800328c:	e002      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003292:	2300      	movs	r3, #0
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	f002 0203 	and.w	r2, r2, #3
 800329a:	0092      	lsls	r2, r2, #2
 800329c:	4093      	lsls	r3, r2
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d132      	bne.n	800330a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80032a4:	4b4b      	ldr	r3, [pc, #300]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	43db      	mvns	r3, r3
 80032ac:	4949      	ldr	r1, [pc, #292]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80032b2:	4b48      	ldr	r3, [pc, #288]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	4946      	ldr	r1, [pc, #280]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032bc:	4013      	ands	r3, r2
 80032be:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80032c0:	4b44      	ldr	r3, [pc, #272]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	43db      	mvns	r3, r3
 80032c8:	4942      	ldr	r1, [pc, #264]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80032ce:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	43db      	mvns	r3, r3
 80032d6:	493f      	ldr	r1, [pc, #252]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032d8:	4013      	ands	r3, r2
 80032da:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	220f      	movs	r2, #15
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80032ec:	4a2e      	ldr	r2, [pc, #184]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	43da      	mvns	r2, r3
 80032fc:	482a      	ldr	r0, [pc, #168]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	089b      	lsrs	r3, r3, #2
 8003302:	400a      	ands	r2, r1
 8003304:	3302      	adds	r3, #2
 8003306:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	2103      	movs	r1, #3
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	08da      	lsrs	r2, r3, #3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3208      	adds	r2, #8
 8003328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	220f      	movs	r2, #15
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	08d2      	lsrs	r2, r2, #3
 8003340:	4019      	ands	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3208      	adds	r2, #8
 8003346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	2103      	movs	r1, #3
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	401a      	ands	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	2101      	movs	r1, #1
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	fa01 f303 	lsl.w	r3, r1, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	401a      	ands	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	2103      	movs	r1, #3
 800337e:	fa01 f303 	lsl.w	r3, r1, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	401a      	ands	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2b0f      	cmp	r3, #15
 8003394:	f67f af22 	bls.w	80031dc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	371c      	adds	r7, #28
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	40013800 	.word	0x40013800
 80033ac:	40020000 	.word	0x40020000
 80033b0:	40020400 	.word	0x40020400
 80033b4:	40020800 	.word	0x40020800
 80033b8:	40020c00 	.word	0x40020c00
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40021400 	.word	0x40021400
 80033c4:	40021800 	.word	0x40021800
 80033c8:	40021c00 	.word	0x40021c00
 80033cc:	40022000 	.word	0x40022000
 80033d0:	40022400 	.word	0x40022400
 80033d4:	40013c00 	.word	0x40013c00

080033d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
 80033e4:	4613      	mov	r3, r2
 80033e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033e8:	787b      	ldrb	r3, [r7, #1]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80033f4:	e003      	b.n	80033fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80033f6:	887b      	ldrh	r3, [r7, #2]
 80033f8:	041a      	lsls	r2, r3, #16
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	619a      	str	r2, [r3, #24]
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
	...

0800340c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e0bf      	b.n	800359e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f8d2 	bl	80035dc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800344e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6999      	ldr	r1, [r3, #24]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003464:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6899      	ldr	r1, [r3, #8]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4b4a      	ldr	r3, [pc, #296]	; (80035a8 <HAL_LTDC_Init+0x19c>)
 8003480:	400b      	ands	r3, r1
 8003482:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	041b      	lsls	r3, r3, #16
 800348a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6899      	ldr	r1, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68d9      	ldr	r1, [r3, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4b3e      	ldr	r3, [pc, #248]	; (80035a8 <HAL_LTDC_Init+0x19c>)
 80034ae:	400b      	ands	r3, r1
 80034b0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	041b      	lsls	r3, r3, #16
 80034b8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68d9      	ldr	r1, [r3, #12]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1a      	ldr	r2, [r3, #32]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6919      	ldr	r1, [r3, #16]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	4b33      	ldr	r3, [pc, #204]	; (80035a8 <HAL_LTDC_Init+0x19c>)
 80034dc:	400b      	ands	r3, r1
 80034de:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6919      	ldr	r1, [r3, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6959      	ldr	r1, [r3, #20]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	4b27      	ldr	r3, [pc, #156]	; (80035a8 <HAL_LTDC_Init+0x19c>)
 800350a:	400b      	ands	r3, r1
 800350c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	041b      	lsls	r3, r3, #16
 8003514:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6959      	ldr	r1, [r3, #20]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800353c:	041b      	lsls	r3, r3, #16
 800353e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800354e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4313      	orrs	r3, r2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0206 	orr.w	r2, r2, #6
 800357a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699a      	ldr	r2, [r3, #24]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f042 0201 	orr.w	r2, r2, #1
 800358a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	f000f800 	.word	0xf000f800

080035ac <HAL_LTDC_DeInit>:
  *                the configuration information for the LTDC.
  * @retval None
  */

HAL_StatusTypeDef HAL_LTDC_DeInit(LTDC_HandleTypeDef *hltdc)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  }
  /* DeInit the low level hardware */
  hltdc->MspDeInitCallback(hltdc);
#else
  /* DeInit the low level hardware */
  HAL_LTDC_MspDeInit(hltdc);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f81b 	bl	80035f0 <HAL_LTDC_MspDeInit>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_RESET;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Release Lock */
  __HAL_UNLOCK(hltdc);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_LTDC_MspDeInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef *hltdc)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspDeInit could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003604:	b5b0      	push	{r4, r5, r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_LTDC_ConfigLayer+0x1a>
 800361a:	2302      	movs	r3, #2
 800361c:	e02c      	b.n	8003678 <HAL_LTDC_ConfigLayer+0x74>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2202      	movs	r2, #2
 800362a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2134      	movs	r1, #52	; 0x34
 8003634:	fb01 f303 	mul.w	r3, r1, r3
 8003638:	4413      	add	r3, r2
 800363a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	4614      	mov	r4, r2
 8003642:	461d      	mov	r5, r3
 8003644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800364a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800364c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800364e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003650:	682b      	ldr	r3, [r5, #0]
 8003652:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 f847 	bl	80036ec <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2201      	movs	r2, #1
 8003664:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bdb0      	pop	{r4, r5, r7, pc}

08003680 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_LTDC_SetAddress+0x1a>
 8003696:	2302      	movs	r3, #2
 8003698:	e024      	b.n	80036e4 <HAL_LTDC_SetAddress+0x64>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2202      	movs	r2, #2
 80036a6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2234      	movs	r2, #52	; 0x34
 80036ae:	fb02 f303 	mul.w	r3, r2, r3
 80036b2:	3338      	adds	r3, #56	; 0x38
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4413      	add	r3, r2
 80036b8:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6979      	ldr	r1, [r7, #20]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 f811 	bl	80036ec <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2201      	movs	r2, #1
 80036d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b089      	sub	sp, #36	; 0x24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	0c1b      	lsrs	r3, r3, #16
 8003704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003708:	4413      	add	r3, r2
 800370a:	041b      	lsls	r3, r3, #16
 800370c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	461a      	mov	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	01db      	lsls	r3, r3, #7
 8003718:	4413      	add	r3, r2
 800371a:	3384      	adds	r3, #132	; 0x84
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	4611      	mov	r1, r2
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	01d2      	lsls	r2, r2, #7
 8003728:	440a      	add	r2, r1
 800372a:	3284      	adds	r2, #132	; 0x84
 800372c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003730:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	0c1b      	lsrs	r3, r3, #16
 800373e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003742:	4413      	add	r3, r2
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4619      	mov	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	01db      	lsls	r3, r3, #7
 8003750:	440b      	add	r3, r1
 8003752:	3384      	adds	r3, #132	; 0x84
 8003754:	4619      	mov	r1, r3
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	4313      	orrs	r3, r2
 800375a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800376a:	4413      	add	r3, r2
 800376c:	041b      	lsls	r3, r3, #16
 800376e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	461a      	mov	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	01db      	lsls	r3, r3, #7
 800377a:	4413      	add	r3, r2
 800377c:	3384      	adds	r3, #132	; 0x84
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	4611      	mov	r1, r2
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	01d2      	lsls	r2, r2, #7
 800378a:	440a      	add	r2, r1
 800378c:	3284      	adds	r2, #132	; 0x84
 800378e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003792:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a2:	4413      	add	r3, r2
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4619      	mov	r1, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	01db      	lsls	r3, r3, #7
 80037b0:	440b      	add	r3, r1
 80037b2:	3384      	adds	r3, #132	; 0x84
 80037b4:	4619      	mov	r1, r3
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	461a      	mov	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	01db      	lsls	r3, r3, #7
 80037c6:	4413      	add	r3, r2
 80037c8:	3384      	adds	r3, #132	; 0x84
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	4611      	mov	r1, r2
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	01d2      	lsls	r2, r2, #7
 80037d6:	440a      	add	r2, r1
 80037d8:	3284      	adds	r2, #132	; 0x84
 80037da:	f023 0307 	bic.w	r3, r3, #7
 80037de:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	461a      	mov	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	01db      	lsls	r3, r3, #7
 80037ea:	4413      	add	r3, r2
 80037ec:	3384      	adds	r3, #132	; 0x84
 80037ee:	461a      	mov	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003806:	041b      	lsls	r3, r3, #16
 8003808:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	061b      	lsls	r3, r3, #24
 8003810:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	01db      	lsls	r3, r3, #7
 800381c:	4413      	add	r3, r2
 800381e:	3384      	adds	r3, #132	; 0x84
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	461a      	mov	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	01db      	lsls	r3, r3, #7
 800382c:	4413      	add	r3, r2
 800382e:	3384      	adds	r3, #132	; 0x84
 8003830:	461a      	mov	r2, r3
 8003832:	2300      	movs	r3, #0
 8003834:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800383c:	461a      	mov	r2, r3
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	431a      	orrs	r2, r3
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	431a      	orrs	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4619      	mov	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	01db      	lsls	r3, r3, #7
 8003850:	440b      	add	r3, r1
 8003852:	3384      	adds	r3, #132	; 0x84
 8003854:	4619      	mov	r1, r3
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	4313      	orrs	r3, r2
 800385a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	01db      	lsls	r3, r3, #7
 8003866:	4413      	add	r3, r2
 8003868:	3384      	adds	r3, #132	; 0x84
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	4611      	mov	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	01d2      	lsls	r2, r2, #7
 8003876:	440a      	add	r2, r1
 8003878:	3284      	adds	r2, #132	; 0x84
 800387a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800387e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	461a      	mov	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	01db      	lsls	r3, r3, #7
 800388a:	4413      	add	r3, r2
 800388c:	3384      	adds	r3, #132	; 0x84
 800388e:	461a      	mov	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	01db      	lsls	r3, r3, #7
 80038a0:	4413      	add	r3, r2
 80038a2:	3384      	adds	r3, #132	; 0x84
 80038a4:	69da      	ldr	r2, [r3, #28]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4619      	mov	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	01db      	lsls	r3, r3, #7
 80038b0:	440b      	add	r3, r1
 80038b2:	3384      	adds	r3, #132	; 0x84
 80038b4:	4619      	mov	r1, r3
 80038b6:	4b58      	ldr	r3, [pc, #352]	; (8003a18 <LTDC_SetConfig+0x32c>)
 80038b8:	4013      	ands	r3, r2
 80038ba:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	68f9      	ldr	r1, [r7, #12]
 80038c6:	6809      	ldr	r1, [r1, #0]
 80038c8:	4608      	mov	r0, r1
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	01c9      	lsls	r1, r1, #7
 80038ce:	4401      	add	r1, r0
 80038d0:	3184      	adds	r1, #132	; 0x84
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	01db      	lsls	r3, r3, #7
 80038e0:	4413      	add	r3, r2
 80038e2:	3384      	adds	r3, #132	; 0x84
 80038e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	01db      	lsls	r3, r3, #7
 80038f0:	4413      	add	r3, r2
 80038f2:	3384      	adds	r3, #132	; 0x84
 80038f4:	461a      	mov	r2, r3
 80038f6:	2300      	movs	r3, #0
 80038f8:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	01db      	lsls	r3, r3, #7
 8003904:	4413      	add	r3, r2
 8003906:	3384      	adds	r3, #132	; 0x84
 8003908:	461a      	mov	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8003918:	2304      	movs	r3, #4
 800391a:	61fb      	str	r3, [r7, #28]
 800391c:	e01b      	b.n	8003956 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d102      	bne.n	800392c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8003926:	2303      	movs	r3, #3
 8003928:	61fb      	str	r3, [r7, #28]
 800392a:	e014      	b.n	8003956 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b04      	cmp	r3, #4
 8003932:	d00b      	beq.n	800394c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003938:	2b02      	cmp	r3, #2
 800393a:	d007      	beq.n	800394c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003940:	2b03      	cmp	r3, #3
 8003942:	d003      	beq.n	800394c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003948:	2b07      	cmp	r3, #7
 800394a:	d102      	bne.n	8003952 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800394c:	2302      	movs	r3, #2
 800394e:	61fb      	str	r3, [r7, #28]
 8003950:	e001      	b.n	8003956 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8003952:	2301      	movs	r3, #1
 8003954:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	01db      	lsls	r3, r3, #7
 8003960:	4413      	add	r3, r2
 8003962:	3384      	adds	r3, #132	; 0x84
 8003964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	6812      	ldr	r2, [r2, #0]
 800396a:	4611      	mov	r1, r2
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	01d2      	lsls	r2, r2, #7
 8003970:	440a      	add	r2, r1
 8003972:	3284      	adds	r2, #132	; 0x84
 8003974:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003978:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	fb02 f303 	mul.w	r3, r2, r3
 8003984:	041a      	lsls	r2, r3, #16
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	6859      	ldr	r1, [r3, #4]
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	1acb      	subs	r3, r1, r3
 8003990:	69f9      	ldr	r1, [r7, #28]
 8003992:	fb01 f303 	mul.w	r3, r1, r3
 8003996:	3303      	adds	r3, #3
 8003998:	68f9      	ldr	r1, [r7, #12]
 800399a:	6809      	ldr	r1, [r1, #0]
 800399c:	4608      	mov	r0, r1
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	01c9      	lsls	r1, r1, #7
 80039a2:	4401      	add	r1, r0
 80039a4:	3184      	adds	r1, #132	; 0x84
 80039a6:	4313      	orrs	r3, r2
 80039a8:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	461a      	mov	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	01db      	lsls	r3, r3, #7
 80039b4:	4413      	add	r3, r2
 80039b6:	3384      	adds	r3, #132	; 0x84
 80039b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4619      	mov	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	01db      	lsls	r3, r3, #7
 80039c4:	440b      	add	r3, r1
 80039c6:	3384      	adds	r3, #132	; 0x84
 80039c8:	4619      	mov	r1, r3
 80039ca:	4b14      	ldr	r3, [pc, #80]	; (8003a1c <LTDC_SetConfig+0x330>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	461a      	mov	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	01db      	lsls	r3, r3, #7
 80039da:	4413      	add	r3, r2
 80039dc:	3384      	adds	r3, #132	; 0x84
 80039de:	461a      	mov	r2, r3
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	01db      	lsls	r3, r3, #7
 80039f0:	4413      	add	r3, r2
 80039f2:	3384      	adds	r3, #132	; 0x84
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	6812      	ldr	r2, [r2, #0]
 80039fa:	4611      	mov	r1, r2
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	01d2      	lsls	r2, r2, #7
 8003a00:	440a      	add	r2, r1
 8003a02:	3284      	adds	r2, #132	; 0x84
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6013      	str	r3, [r2, #0]
}
 8003a0a:	bf00      	nop
 8003a0c:	3724      	adds	r7, #36	; 0x24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	fffff8f8 	.word	0xfffff8f8
 8003a1c:	fffff800 	.word	0xfffff800

08003a20 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8003a32:	2200      	movs	r2, #0
 8003a34:	e001      	b.n	8003a3a <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8003a36:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d102      	bne.n	8003a4c <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8003a46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a4a:	e000      	b.n	8003a4e <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d102      	bne.n	8003a60 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8003a5a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003a5e:	e000      	b.n	8003a62 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8003a60:	2200      	movs	r2, #0
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a6a:	1e5a      	subs	r2, r3, #1
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a78:	4413      	add	r3, r2
 8003a7a:	1e5a      	subs	r2, r3, #1
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a88:	441a      	add	r2, r3
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	4413      	add	r3, r2
 8003a90:	1e5a      	subs	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	441a      	add	r2, r3
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	441a      	add	r2, r3
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aaa:	4413      	add	r3, r2
 8003aac:	1e5a      	subs	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a04      	ldr	r2, [pc, #16]	; (8003adc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ace:	6013      	str	r3, [r2, #0]
}
 8003ad0:	bf00      	nop
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40007000 	.word	0x40007000

08003ae0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003aea:	4b23      	ldr	r3, [pc, #140]	; (8003b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	4a22      	ldr	r2, [pc, #136]	; (8003b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8003af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af4:	6413      	str	r3, [r2, #64]	; 0x40
 8003af6:	4b20      	ldr	r3, [pc, #128]	; (8003b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003afe:	603b      	str	r3, [r7, #0]
 8003b00:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b02:	4b1e      	ldr	r3, [pc, #120]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a1d      	ldr	r2, [pc, #116]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b0c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b0e:	f7fe fb1b 	bl	8002148 <HAL_GetTick>
 8003b12:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b14:	e009      	b.n	8003b2a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b16:	f7fe fb17 	bl	8002148 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b24:	d901      	bls.n	8003b2a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e022      	b.n	8003b70 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b2a:	4b14      	ldr	r3, [pc, #80]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b36:	d1ee      	bne.n	8003b16 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b38:	4b10      	ldr	r3, [pc, #64]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a0f      	ldr	r2, [pc, #60]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b42:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b44:	f7fe fb00 	bl	8002148 <HAL_GetTick>
 8003b48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b4a:	e009      	b.n	8003b60 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b4c:	f7fe fafc 	bl	8002148 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b5a:	d901      	bls.n	8003b60 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e007      	b.n	8003b70 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b60:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b6c:	d1ee      	bne.n	8003b4c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40023800 	.word	0x40023800
 8003b7c:	40007000 	.word	0x40007000

08003b80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e29b      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 8087 	beq.w	8003cb2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ba4:	4b96      	ldr	r3, [pc, #600]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f003 030c 	and.w	r3, r3, #12
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d00c      	beq.n	8003bca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bb0:	4b93      	ldr	r3, [pc, #588]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d112      	bne.n	8003be2 <HAL_RCC_OscConfig+0x62>
 8003bbc:	4b90      	ldr	r3, [pc, #576]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bc8:	d10b      	bne.n	8003be2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bca:	4b8d      	ldr	r3, [pc, #564]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d06c      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x130>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d168      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e275      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bea:	d106      	bne.n	8003bfa <HAL_RCC_OscConfig+0x7a>
 8003bec:	4b84      	ldr	r3, [pc, #528]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a83      	ldr	r2, [pc, #524]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	e02e      	b.n	8003c58 <HAL_RCC_OscConfig+0xd8>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10c      	bne.n	8003c1c <HAL_RCC_OscConfig+0x9c>
 8003c02:	4b7f      	ldr	r3, [pc, #508]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a7e      	ldr	r2, [pc, #504]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	4b7c      	ldr	r3, [pc, #496]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a7b      	ldr	r2, [pc, #492]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	e01d      	b.n	8003c58 <HAL_RCC_OscConfig+0xd8>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCC_OscConfig+0xc0>
 8003c26:	4b76      	ldr	r3, [pc, #472]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a75      	ldr	r2, [pc, #468]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4b73      	ldr	r3, [pc, #460]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a72      	ldr	r2, [pc, #456]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e00b      	b.n	8003c58 <HAL_RCC_OscConfig+0xd8>
 8003c40:	4b6f      	ldr	r3, [pc, #444]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a6e      	ldr	r2, [pc, #440]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4b6c      	ldr	r3, [pc, #432]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a6b      	ldr	r2, [pc, #428]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c60:	f7fe fa72 	bl	8002148 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe fa6e 	bl	8002148 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	; 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e229      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	4b61      	ldr	r3, [pc, #388]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0xe8>
 8003c86:	e014      	b.n	8003cb2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe fa5e 	bl	8002148 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c90:	f7fe fa5a 	bl	8002148 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	; 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e215      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca2:	4b57      	ldr	r3, [pc, #348]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x110>
 8003cae:	e000      	b.n	8003cb2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d069      	beq.n	8003d92 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cbe:	4b50      	ldr	r3, [pc, #320]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 030c 	and.w	r3, r3, #12
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00b      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cca:	4b4d      	ldr	r3, [pc, #308]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d11c      	bne.n	8003d10 <HAL_RCC_OscConfig+0x190>
 8003cd6:	4b4a      	ldr	r3, [pc, #296]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d116      	bne.n	8003d10 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce2:	4b47      	ldr	r3, [pc, #284]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d005      	beq.n	8003cfa <HAL_RCC_OscConfig+0x17a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e1e9      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfa:	4b41      	ldr	r3, [pc, #260]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	493d      	ldr	r1, [pc, #244]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0e:	e040      	b.n	8003d92 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d023      	beq.n	8003d60 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d18:	4b39      	ldr	r3, [pc, #228]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a38      	ldr	r2, [pc, #224]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d24:	f7fe fa10 	bl	8002148 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d2c:	f7fe fa0c 	bl	8002148 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e1c7      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3e:	4b30      	ldr	r3, [pc, #192]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0f0      	beq.n	8003d2c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4a:	4b2d      	ldr	r3, [pc, #180]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	4929      	ldr	r1, [pc, #164]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	600b      	str	r3, [r1, #0]
 8003d5e:	e018      	b.n	8003d92 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d60:	4b27      	ldr	r3, [pc, #156]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d66:	f023 0301 	bic.w	r3, r3, #1
 8003d6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6c:	f7fe f9ec 	bl	8002148 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d74:	f7fe f9e8 	bl	8002148 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e1a3      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d86:	4b1e      	ldr	r3, [pc, #120]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f0      	bne.n	8003d74 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d038      	beq.n	8003e10 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d019      	beq.n	8003dda <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003da6:	4b16      	ldr	r3, [pc, #88]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003daa:	4a15      	ldr	r2, [pc, #84]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db2:	f7fe f9c9 	bl	8002148 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dba:	f7fe f9c5 	bl	8002148 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e180      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dcc:	4b0c      	ldr	r3, [pc, #48]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0f0      	beq.n	8003dba <HAL_RCC_OscConfig+0x23a>
 8003dd8:	e01a      	b.n	8003e10 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dda:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dde:	4a08      	ldr	r2, [pc, #32]	; (8003e00 <HAL_RCC_OscConfig+0x280>)
 8003de0:	f023 0301 	bic.w	r3, r3, #1
 8003de4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de6:	f7fe f9af 	bl	8002148 <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dec:	e00a      	b.n	8003e04 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dee:	f7fe f9ab 	bl	8002148 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d903      	bls.n	8003e04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e166      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
 8003e00:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e04:	4b92      	ldr	r3, [pc, #584]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1ee      	bne.n	8003dee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80a4 	beq.w	8003f66 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e1e:	4b8c      	ldr	r3, [pc, #560]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10d      	bne.n	8003e46 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e2a:	4b89      	ldr	r3, [pc, #548]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	4a88      	ldr	r2, [pc, #544]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e34:	6413      	str	r3, [r2, #64]	; 0x40
 8003e36:	4b86      	ldr	r3, [pc, #536]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e42:	2301      	movs	r3, #1
 8003e44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e46:	4b83      	ldr	r3, [pc, #524]	; (8004054 <HAL_RCC_OscConfig+0x4d4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d118      	bne.n	8003e84 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003e52:	4b80      	ldr	r3, [pc, #512]	; (8004054 <HAL_RCC_OscConfig+0x4d4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a7f      	ldr	r2, [pc, #508]	; (8004054 <HAL_RCC_OscConfig+0x4d4>)
 8003e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e5e:	f7fe f973 	bl	8002148 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e66:	f7fe f96f 	bl	8002148 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b64      	cmp	r3, #100	; 0x64
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e12a      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e78:	4b76      	ldr	r3, [pc, #472]	; (8004054 <HAL_RCC_OscConfig+0x4d4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0f0      	beq.n	8003e66 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d106      	bne.n	8003e9a <HAL_RCC_OscConfig+0x31a>
 8003e8c:	4b70      	ldr	r3, [pc, #448]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	4a6f      	ldr	r2, [pc, #444]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	6713      	str	r3, [r2, #112]	; 0x70
 8003e98:	e02d      	b.n	8003ef6 <HAL_RCC_OscConfig+0x376>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RCC_OscConfig+0x33c>
 8003ea2:	4b6b      	ldr	r3, [pc, #428]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea6:	4a6a      	ldr	r2, [pc, #424]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ea8:	f023 0301 	bic.w	r3, r3, #1
 8003eac:	6713      	str	r3, [r2, #112]	; 0x70
 8003eae:	4b68      	ldr	r3, [pc, #416]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb2:	4a67      	ldr	r2, [pc, #412]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003eb4:	f023 0304 	bic.w	r3, r3, #4
 8003eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eba:	e01c      	b.n	8003ef6 <HAL_RCC_OscConfig+0x376>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b05      	cmp	r3, #5
 8003ec2:	d10c      	bne.n	8003ede <HAL_RCC_OscConfig+0x35e>
 8003ec4:	4b62      	ldr	r3, [pc, #392]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec8:	4a61      	ldr	r2, [pc, #388]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003eca:	f043 0304 	orr.w	r3, r3, #4
 8003ece:	6713      	str	r3, [r2, #112]	; 0x70
 8003ed0:	4b5f      	ldr	r3, [pc, #380]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed4:	4a5e      	ldr	r2, [pc, #376]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	6713      	str	r3, [r2, #112]	; 0x70
 8003edc:	e00b      	b.n	8003ef6 <HAL_RCC_OscConfig+0x376>
 8003ede:	4b5c      	ldr	r3, [pc, #368]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee2:	4a5b      	ldr	r2, [pc, #364]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ee4:	f023 0301 	bic.w	r3, r3, #1
 8003ee8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eea:	4b59      	ldr	r3, [pc, #356]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eee:	4a58      	ldr	r2, [pc, #352]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003ef0:	f023 0304 	bic.w	r3, r3, #4
 8003ef4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d015      	beq.n	8003f2a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efe:	f7fe f923 	bl	8002148 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f04:	e00a      	b.n	8003f1c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f06:	f7fe f91f 	bl	8002148 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e0d8      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f1c:	4b4c      	ldr	r3, [pc, #304]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0ee      	beq.n	8003f06 <HAL_RCC_OscConfig+0x386>
 8003f28:	e014      	b.n	8003f54 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f2a:	f7fe f90d 	bl	8002148 <HAL_GetTick>
 8003f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f30:	e00a      	b.n	8003f48 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f32:	f7fe f909 	bl	8002148 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e0c2      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f48:	4b41      	ldr	r3, [pc, #260]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1ee      	bne.n	8003f32 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f54:	7dfb      	ldrb	r3, [r7, #23]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d105      	bne.n	8003f66 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f5a:	4b3d      	ldr	r3, [pc, #244]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	4a3c      	ldr	r2, [pc, #240]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80ae 	beq.w	80040cc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f70:	4b37      	ldr	r3, [pc, #220]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 030c 	and.w	r3, r3, #12
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d06d      	beq.n	8004058 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d14b      	bne.n	800401c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f84:	4b32      	ldr	r3, [pc, #200]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a31      	ldr	r2, [pc, #196]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f90:	f7fe f8da 	bl	8002148 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f96:	e008      	b.n	8003faa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f98:	f7fe f8d6 	bl	8002148 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e091      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003faa:	4b29      	ldr	r3, [pc, #164]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1f0      	bne.n	8003f98 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	019b      	lsls	r3, r3, #6
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fcc:	085b      	lsrs	r3, r3, #1
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	041b      	lsls	r3, r3, #16
 8003fd2:	431a      	orrs	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	061b      	lsls	r3, r3, #24
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe0:	071b      	lsls	r3, r3, #28
 8003fe2:	491b      	ldr	r1, [pc, #108]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fe8:	4b19      	ldr	r3, [pc, #100]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a18      	ldr	r2, [pc, #96]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8003fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff4:	f7fe f8a8 	bl	8002148 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffc:	f7fe f8a4 	bl	8002148 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e05f      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800400e:	4b10      	ldr	r3, [pc, #64]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0f0      	beq.n	8003ffc <HAL_RCC_OscConfig+0x47c>
 800401a:	e057      	b.n	80040cc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401c:	4b0c      	ldr	r3, [pc, #48]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a0b      	ldr	r2, [pc, #44]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8004022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004028:	f7fe f88e 	bl	8002148 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7fe f88a 	bl	8002148 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e045      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004042:	4b03      	ldr	r3, [pc, #12]	; (8004050 <HAL_RCC_OscConfig+0x4d0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x4b0>
 800404e:	e03d      	b.n	80040cc <HAL_RCC_OscConfig+0x54c>
 8004050:	40023800 	.word	0x40023800
 8004054:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004058:	4b1f      	ldr	r3, [pc, #124]	; (80040d8 <HAL_RCC_OscConfig+0x558>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d030      	beq.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004070:	429a      	cmp	r2, r3
 8004072:	d129      	bne.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800407e:	429a      	cmp	r2, r3
 8004080:	d122      	bne.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004088:	4013      	ands	r3, r2
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800408e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004090:	4293      	cmp	r3, r2
 8004092:	d119      	bne.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409e:	085b      	lsrs	r3, r3, #1
 80040a0:	3b01      	subs	r3, #1
 80040a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d10f      	bne.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d107      	bne.n	80040c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40023800 	.word	0x40023800

080040dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e0d0      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040f4:	4b6a      	ldr	r3, [pc, #424]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 030f 	and.w	r3, r3, #15
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d910      	bls.n	8004124 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004102:	4b67      	ldr	r3, [pc, #412]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f023 020f 	bic.w	r2, r3, #15
 800410a:	4965      	ldr	r1, [pc, #404]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	4313      	orrs	r3, r2
 8004110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004112:	4b63      	ldr	r3, [pc, #396]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d001      	beq.n	8004124 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e0b8      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d020      	beq.n	8004172 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b00      	cmp	r3, #0
 800413a:	d005      	beq.n	8004148 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800413c:	4b59      	ldr	r3, [pc, #356]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	4a58      	ldr	r2, [pc, #352]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004142:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004146:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b00      	cmp	r3, #0
 8004152:	d005      	beq.n	8004160 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004154:	4b53      	ldr	r3, [pc, #332]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	4a52      	ldr	r2, [pc, #328]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800415a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800415e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004160:	4b50      	ldr	r3, [pc, #320]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	494d      	ldr	r1, [pc, #308]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800416e:	4313      	orrs	r3, r2
 8004170:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d040      	beq.n	8004200 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d107      	bne.n	8004196 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004186:	4b47      	ldr	r3, [pc, #284]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d115      	bne.n	80041be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e07f      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d107      	bne.n	80041ae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419e:	4b41      	ldr	r3, [pc, #260]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d109      	bne.n	80041be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e073      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ae:	4b3d      	ldr	r3, [pc, #244]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e06b      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041be:	4b39      	ldr	r3, [pc, #228]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f023 0203 	bic.w	r2, r3, #3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	4936      	ldr	r1, [pc, #216]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041d0:	f7fd ffba 	bl	8002148 <HAL_GetTick>
 80041d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d6:	e00a      	b.n	80041ee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d8:	f7fd ffb6 	bl	8002148 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e053      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ee:	4b2d      	ldr	r3, [pc, #180]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 020c 	and.w	r2, r3, #12
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d1eb      	bne.n	80041d8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004200:	4b27      	ldr	r3, [pc, #156]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d210      	bcs.n	8004230 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420e:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f023 020f 	bic.w	r2, r3, #15
 8004216:	4922      	ldr	r1, [pc, #136]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	4313      	orrs	r3, r2
 800421c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421e:	4b20      	ldr	r3, [pc, #128]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d001      	beq.n	8004230 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e032      	b.n	8004296 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b00      	cmp	r3, #0
 800423a:	d008      	beq.n	800424e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800423c:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	4916      	ldr	r1, [pc, #88]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800424a:	4313      	orrs	r3, r2
 800424c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0308 	and.w	r3, r3, #8
 8004256:	2b00      	cmp	r3, #0
 8004258:	d009      	beq.n	800426e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800425a:	4b12      	ldr	r3, [pc, #72]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	490e      	ldr	r1, [pc, #56]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 800426a:	4313      	orrs	r3, r2
 800426c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800426e:	f000 f821 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8004272:	4602      	mov	r2, r0
 8004274:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	091b      	lsrs	r3, r3, #4
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	490a      	ldr	r1, [pc, #40]	; (80042a8 <HAL_RCC_ClockConfig+0x1cc>)
 8004280:	5ccb      	ldrb	r3, [r1, r3]
 8004282:	fa22 f303 	lsr.w	r3, r2, r3
 8004286:	4a09      	ldr	r2, [pc, #36]	; (80042ac <HAL_RCC_ClockConfig+0x1d0>)
 8004288:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800428a:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <HAL_RCC_ClockConfig+0x1d4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f7fd ff16 	bl	80020c0 <HAL_InitTick>

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40023c00 	.word	0x40023c00
 80042a4:	40023800 	.word	0x40023800
 80042a8:	08008d50 	.word	0x08008d50
 80042ac:	20000000 	.word	0x20000000
 80042b0:	20000004 	.word	0x20000004

080042b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b4:	b5b0      	push	{r4, r5, r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80042ba:	2100      	movs	r1, #0
 80042bc:	6079      	str	r1, [r7, #4]
 80042be:	2100      	movs	r1, #0
 80042c0:	60f9      	str	r1, [r7, #12]
 80042c2:	2100      	movs	r1, #0
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80042c6:	2100      	movs	r1, #0
 80042c8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042ca:	4952      	ldr	r1, [pc, #328]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 80042cc:	6889      	ldr	r1, [r1, #8]
 80042ce:	f001 010c 	and.w	r1, r1, #12
 80042d2:	2908      	cmp	r1, #8
 80042d4:	d00d      	beq.n	80042f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80042d6:	2908      	cmp	r1, #8
 80042d8:	f200 8094 	bhi.w	8004404 <HAL_RCC_GetSysClockFreq+0x150>
 80042dc:	2900      	cmp	r1, #0
 80042de:	d002      	beq.n	80042e6 <HAL_RCC_GetSysClockFreq+0x32>
 80042e0:	2904      	cmp	r1, #4
 80042e2:	d003      	beq.n	80042ec <HAL_RCC_GetSysClockFreq+0x38>
 80042e4:	e08e      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042e6:	4b4c      	ldr	r3, [pc, #304]	; (8004418 <HAL_RCC_GetSysClockFreq+0x164>)
 80042e8:	60bb      	str	r3, [r7, #8]
      break;
 80042ea:	e08e      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042ec:	4b4b      	ldr	r3, [pc, #300]	; (800441c <HAL_RCC_GetSysClockFreq+0x168>)
 80042ee:	60bb      	str	r3, [r7, #8]
      break;
 80042f0:	e08b      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042f2:	4948      	ldr	r1, [pc, #288]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 80042f4:	6849      	ldr	r1, [r1, #4]
 80042f6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80042fa:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80042fc:	4945      	ldr	r1, [pc, #276]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 80042fe:	6849      	ldr	r1, [r1, #4]
 8004300:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004304:	2900      	cmp	r1, #0
 8004306:	d024      	beq.n	8004352 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004308:	4942      	ldr	r1, [pc, #264]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 800430a:	6849      	ldr	r1, [r1, #4]
 800430c:	0989      	lsrs	r1, r1, #6
 800430e:	4608      	mov	r0, r1
 8004310:	f04f 0100 	mov.w	r1, #0
 8004314:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004318:	f04f 0500 	mov.w	r5, #0
 800431c:	ea00 0204 	and.w	r2, r0, r4
 8004320:	ea01 0305 	and.w	r3, r1, r5
 8004324:	493d      	ldr	r1, [pc, #244]	; (800441c <HAL_RCC_GetSysClockFreq+0x168>)
 8004326:	fb01 f003 	mul.w	r0, r1, r3
 800432a:	2100      	movs	r1, #0
 800432c:	fb01 f102 	mul.w	r1, r1, r2
 8004330:	1844      	adds	r4, r0, r1
 8004332:	493a      	ldr	r1, [pc, #232]	; (800441c <HAL_RCC_GetSysClockFreq+0x168>)
 8004334:	fba2 0101 	umull	r0, r1, r2, r1
 8004338:	1863      	adds	r3, r4, r1
 800433a:	4619      	mov	r1, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	461a      	mov	r2, r3
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	f7fb ff80 	bl	8000248 <__aeabi_uldivmod>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	4613      	mov	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	e04a      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004352:	4b30      	ldr	r3, [pc, #192]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	461a      	mov	r2, r3
 800435a:	f04f 0300 	mov.w	r3, #0
 800435e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004362:	f04f 0100 	mov.w	r1, #0
 8004366:	ea02 0400 	and.w	r4, r2, r0
 800436a:	ea03 0501 	and.w	r5, r3, r1
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f04f 0200 	mov.w	r2, #0
 8004376:	f04f 0300 	mov.w	r3, #0
 800437a:	014b      	lsls	r3, r1, #5
 800437c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004380:	0142      	lsls	r2, r0, #5
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	1b00      	subs	r0, r0, r4
 8004388:	eb61 0105 	sbc.w	r1, r1, r5
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	018b      	lsls	r3, r1, #6
 8004396:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800439a:	0182      	lsls	r2, r0, #6
 800439c:	1a12      	subs	r2, r2, r0
 800439e:	eb63 0301 	sbc.w	r3, r3, r1
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	00d9      	lsls	r1, r3, #3
 80043ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043b0:	00d0      	lsls	r0, r2, #3
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	1912      	adds	r2, r2, r4
 80043b8:	eb45 0303 	adc.w	r3, r5, r3
 80043bc:	f04f 0000 	mov.w	r0, #0
 80043c0:	f04f 0100 	mov.w	r1, #0
 80043c4:	0299      	lsls	r1, r3, #10
 80043c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043ca:	0290      	lsls	r0, r2, #10
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	f7fb ff34 	bl	8000248 <__aeabi_uldivmod>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4613      	mov	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80043e8:	4b0a      	ldr	r3, [pc, #40]	; (8004414 <HAL_RCC_GetSysClockFreq+0x160>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	3301      	adds	r3, #1
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	60bb      	str	r3, [r7, #8]
      break;
 8004402:	e002      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004404:	4b04      	ldr	r3, [pc, #16]	; (8004418 <HAL_RCC_GetSysClockFreq+0x164>)
 8004406:	60bb      	str	r3, [r7, #8]
      break;
 8004408:	bf00      	nop
    }
  }
  return sysclockfreq;
 800440a:	68bb      	ldr	r3, [r7, #8]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bdb0      	pop	{r4, r5, r7, pc}
 8004414:	40023800 	.word	0x40023800
 8004418:	00f42400 	.word	0x00f42400
 800441c:	017d7840 	.word	0x017d7840

08004420 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004424:	4b03      	ldr	r3, [pc, #12]	; (8004434 <HAL_RCC_GetHCLKFreq+0x14>)
 8004426:	681b      	ldr	r3, [r3, #0]
}
 8004428:	4618      	mov	r0, r3
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	20000000 	.word	0x20000000

08004438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800443c:	f7ff fff0 	bl	8004420 <HAL_RCC_GetHCLKFreq>
 8004440:	4602      	mov	r2, r0
 8004442:	4b05      	ldr	r3, [pc, #20]	; (8004458 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	0a9b      	lsrs	r3, r3, #10
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	4903      	ldr	r1, [pc, #12]	; (800445c <HAL_RCC_GetPCLK1Freq+0x24>)
 800444e:	5ccb      	ldrb	r3, [r1, r3]
 8004450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004454:	4618      	mov	r0, r3
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40023800 	.word	0x40023800
 800445c:	08008d60 	.word	0x08008d60

08004460 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004464:	f7ff ffdc 	bl	8004420 <HAL_RCC_GetHCLKFreq>
 8004468:	4602      	mov	r2, r0
 800446a:	4b05      	ldr	r3, [pc, #20]	; (8004480 <HAL_RCC_GetPCLK2Freq+0x20>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	0b5b      	lsrs	r3, r3, #13
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	4903      	ldr	r1, [pc, #12]	; (8004484 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004476:	5ccb      	ldrb	r3, [r1, r3]
 8004478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800447c:	4618      	mov	r0, r3
 800447e:	bd80      	pop	{r7, pc}
 8004480:	40023800 	.word	0x40023800
 8004484:	08008d60 	.word	0x08008d60

08004488 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004494:	2300      	movs	r3, #0
 8004496:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800449c:	2300      	movs	r3, #0
 800449e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80044a0:	2300      	movs	r3, #0
 80044a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d012      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044b0:	4b69      	ldr	r3, [pc, #420]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a68      	ldr	r2, [pc, #416]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80044ba:	6093      	str	r3, [r2, #8]
 80044bc:	4b66      	ldr	r3, [pc, #408]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c4:	4964      	ldr	r1, [pc, #400]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80044d2:	2301      	movs	r3, #1
 80044d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d017      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044e2:	4b5d      	ldr	r3, [pc, #372]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f0:	4959      	ldr	r1, [pc, #356]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004500:	d101      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004502:	2301      	movs	r3, #1
 8004504:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800450e:	2301      	movs	r3, #1
 8004510:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d017      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800451e:	4b4e      	ldr	r3, [pc, #312]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004520:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004524:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452c:	494a      	ldr	r1, [pc, #296]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800452e:	4313      	orrs	r3, r2
 8004530:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800453c:	d101      	bne.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800453e:	2301      	movs	r3, #1
 8004540:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800454a:	2301      	movs	r3, #1
 800454c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800455a:	2301      	movs	r3, #1
 800455c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0320 	and.w	r3, r3, #32
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 808b 	beq.w	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800456c:	4b3a      	ldr	r3, [pc, #232]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	4a39      	ldr	r2, [pc, #228]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004576:	6413      	str	r3, [r2, #64]	; 0x40
 8004578:	4b37      	ldr	r3, [pc, #220]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800457a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004584:	4b35      	ldr	r3, [pc, #212]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a34      	ldr	r2, [pc, #208]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800458a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800458e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004590:	f7fd fdda 	bl	8002148 <HAL_GetTick>
 8004594:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004598:	f7fd fdd6 	bl	8002148 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b64      	cmp	r3, #100	; 0x64
 80045a4:	d901      	bls.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e38f      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80045aa:	4b2c      	ldr	r3, [pc, #176]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045b6:	4b28      	ldr	r3, [pc, #160]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d035      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d02e      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045d4:	4b20      	ldr	r3, [pc, #128]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045de:	4b1e      	ldr	r3, [pc, #120]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	4a1d      	ldr	r2, [pc, #116]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045ea:	4b1b      	ldr	r3, [pc, #108]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	4a1a      	ldr	r2, [pc, #104]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80045f6:	4a18      	ldr	r2, [pc, #96]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80045fc:	4b16      	ldr	r3, [pc, #88]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b01      	cmp	r3, #1
 8004606:	d114      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004608:	f7fd fd9e 	bl	8002148 <HAL_GetTick>
 800460c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800460e:	e00a      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004610:	f7fd fd9a 	bl	8002148 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	f241 3288 	movw	r2, #5000	; 0x1388
 800461e:	4293      	cmp	r3, r2
 8004620:	d901      	bls.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e351      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004626:	4b0c      	ldr	r3, [pc, #48]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0ee      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800463a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800463e:	d111      	bne.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004640:	4b05      	ldr	r3, [pc, #20]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800464e:	400b      	ands	r3, r1
 8004650:	4901      	ldr	r1, [pc, #4]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004652:	4313      	orrs	r3, r2
 8004654:	608b      	str	r3, [r1, #8]
 8004656:	e00b      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004658:	40023800 	.word	0x40023800
 800465c:	40007000 	.word	0x40007000
 8004660:	0ffffcff 	.word	0x0ffffcff
 8004664:	4bb3      	ldr	r3, [pc, #716]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4ab2      	ldr	r2, [pc, #712]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800466a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800466e:	6093      	str	r3, [r2, #8]
 8004670:	4bb0      	ldr	r3, [pc, #704]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004672:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800467c:	49ad      	ldr	r1, [pc, #692]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800467e:	4313      	orrs	r3, r2
 8004680:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b00      	cmp	r3, #0
 800468c:	d010      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800468e:	4ba9      	ldr	r3, [pc, #676]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004690:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004694:	4aa7      	ldr	r2, [pc, #668]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004696:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800469a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800469e:	4ba5      	ldr	r3, [pc, #660]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a8:	49a2      	ldr	r1, [pc, #648]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00a      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046bc:	4b9d      	ldr	r3, [pc, #628]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ca:	499a      	ldr	r1, [pc, #616]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80046de:	4b95      	ldr	r3, [pc, #596]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046ec:	4991      	ldr	r1, [pc, #580]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00a      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004700:	4b8c      	ldr	r3, [pc, #560]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004706:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800470e:	4989      	ldr	r1, [pc, #548]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00a      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004722:	4b84      	ldr	r3, [pc, #528]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004728:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004730:	4980      	ldr	r1, [pc, #512]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004732:	4313      	orrs	r3, r2
 8004734:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00a      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004744:	4b7b      	ldr	r3, [pc, #492]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474a:	f023 0203 	bic.w	r2, r3, #3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	4978      	ldr	r1, [pc, #480]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004754:	4313      	orrs	r3, r2
 8004756:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00a      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004766:	4b73      	ldr	r3, [pc, #460]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800476c:	f023 020c 	bic.w	r2, r3, #12
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004774:	496f      	ldr	r1, [pc, #444]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004776:	4313      	orrs	r3, r2
 8004778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004788:	4b6a      	ldr	r3, [pc, #424]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800478a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800478e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004796:	4967      	ldr	r1, [pc, #412]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004798:	4313      	orrs	r3, r2
 800479a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047aa:	4b62      	ldr	r3, [pc, #392]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047b8:	495e      	ldr	r1, [pc, #376]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047cc:	4b59      	ldr	r3, [pc, #356]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047da:	4956      	ldr	r1, [pc, #344]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80047ee:	4b51      	ldr	r3, [pc, #324]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fc:	494d      	ldr	r1, [pc, #308]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004810:	4b48      	ldr	r3, [pc, #288]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004816:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800481e:	4945      	ldr	r1, [pc, #276]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004820:	4313      	orrs	r3, r2
 8004822:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004832:	4b40      	ldr	r3, [pc, #256]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004838:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004840:	493c      	ldr	r1, [pc, #240]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004842:	4313      	orrs	r3, r2
 8004844:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00a      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004854:	4b37      	ldr	r3, [pc, #220]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800485a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004862:	4934      	ldr	r1, [pc, #208]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004864:	4313      	orrs	r3, r2
 8004866:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d011      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004876:	4b2f      	ldr	r3, [pc, #188]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800487c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004884:	492b      	ldr	r1, [pc, #172]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004886:	4313      	orrs	r3, r2
 8004888:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004890:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004894:	d101      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004896:	2301      	movs	r3, #1
 8004898:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80048a6:	2301      	movs	r3, #1
 80048a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048b6:	4b1f      	ldr	r3, [pc, #124]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048bc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048c4:	491b      	ldr	r1, [pc, #108]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00b      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048d8:	4b16      	ldr	r3, [pc, #88]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048e8:	4912      	ldr	r1, [pc, #72]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00b      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80048fc:	4b0d      	ldr	r3, [pc, #52]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004902:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800490c:	4909      	ldr	r1, [pc, #36]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00f      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004920:	4b04      	ldr	r3, [pc, #16]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004922:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004926:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004930:	e002      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004932:	bf00      	nop
 8004934:	40023800 	.word	0x40023800
 8004938:	4986      	ldr	r1, [pc, #536]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800494c:	4b81      	ldr	r3, [pc, #516]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800494e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004952:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800495c:	497d      	ldr	r1, [pc, #500]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800495e:	4313      	orrs	r3, r2
 8004960:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d006      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 80d6 	beq.w	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004978:	4b76      	ldr	r3, [pc, #472]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a75      	ldr	r2, [pc, #468]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800497e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004982:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004984:	f7fd fbe0 	bl	8002148 <HAL_GetTick>
 8004988:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800498a:	e008      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800498c:	f7fd fbdc 	bl	8002148 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b64      	cmp	r3, #100	; 0x64
 8004998:	d901      	bls.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e195      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800499e:	4b6d      	ldr	r3, [pc, #436]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1f0      	bne.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d021      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x572>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d11d      	bne.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80049be:	4b65      	ldr	r3, [pc, #404]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80049c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c4:	0c1b      	lsrs	r3, r3, #16
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80049cc:	4b61      	ldr	r3, [pc, #388]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80049ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049d2:	0e1b      	lsrs	r3, r3, #24
 80049d4:	f003 030f 	and.w	r3, r3, #15
 80049d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	019a      	lsls	r2, r3, #6
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	041b      	lsls	r3, r3, #16
 80049e4:	431a      	orrs	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	061b      	lsls	r3, r3, #24
 80049ea:	431a      	orrs	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	071b      	lsls	r3, r3, #28
 80049f2:	4958      	ldr	r1, [pc, #352]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d004      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a0e:	d00a      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d02e      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a24:	d129      	bne.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004a26:	4b4b      	ldr	r3, [pc, #300]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a2c:	0c1b      	lsrs	r3, r3, #16
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004a34:	4b47      	ldr	r3, [pc, #284]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a3a:	0f1b      	lsrs	r3, r3, #28
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	019a      	lsls	r2, r3, #6
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	041b      	lsls	r3, r3, #16
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	061b      	lsls	r3, r3, #24
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	071b      	lsls	r3, r3, #28
 8004a5a:	493e      	ldr	r1, [pc, #248]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004a62:	4b3c      	ldr	r3, [pc, #240]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a68:	f023 021f 	bic.w	r2, r3, #31
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	3b01      	subs	r3, #1
 8004a72:	4938      	ldr	r1, [pc, #224]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d01d      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004a86:	4b33      	ldr	r3, [pc, #204]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a8c:	0e1b      	lsrs	r3, r3, #24
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004a94:	4b2f      	ldr	r3, [pc, #188]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a9a:	0f1b      	lsrs	r3, r3, #28
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	019a      	lsls	r2, r3, #6
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	041b      	lsls	r3, r3, #16
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	061b      	lsls	r3, r3, #24
 8004ab4:	431a      	orrs	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	071b      	lsls	r3, r3, #28
 8004aba:	4926      	ldr	r1, [pc, #152]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d011      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	019a      	lsls	r2, r3, #6
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	041b      	lsls	r3, r3, #16
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	061b      	lsls	r3, r3, #24
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	071b      	lsls	r3, r3, #28
 8004aea:	491a      	ldr	r1, [pc, #104]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004af2:	4b18      	ldr	r3, [pc, #96]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a17      	ldr	r2, [pc, #92]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004af8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004afc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004afe:	f7fd fb23 	bl	8002148 <HAL_GetTick>
 8004b02:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b04:	e008      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b06:	f7fd fb1f 	bl	8002148 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b64      	cmp	r3, #100	; 0x64
 8004b12:	d901      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e0d8      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b18:	4b0e      	ldr	r3, [pc, #56]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0f0      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	f040 80ce 	bne.w	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004b2c:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a08      	ldr	r2, [pc, #32]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b38:	f7fd fb06 	bl	8002148 <HAL_GetTick>
 8004b3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b3e:	e00b      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b40:	f7fd fb02 	bl	8002148 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b64      	cmp	r3, #100	; 0x64
 8004b4c:	d904      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e0bb      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004b52:	bf00      	nop
 8004b54:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b58:	4b5e      	ldr	r3, [pc, #376]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b64:	d0ec      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d009      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d02e      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d12a      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004b8e:	4b51      	ldr	r3, [pc, #324]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b94:	0c1b      	lsrs	r3, r3, #16
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b9c:	4b4d      	ldr	r3, [pc, #308]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba2:	0f1b      	lsrs	r3, r3, #28
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	019a      	lsls	r2, r3, #6
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	041b      	lsls	r3, r3, #16
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	061b      	lsls	r3, r3, #24
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	071b      	lsls	r3, r3, #28
 8004bc2:	4944      	ldr	r1, [pc, #272]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004bca:	4b42      	ldr	r3, [pc, #264]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bd0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	021b      	lsls	r3, r3, #8
 8004bdc:	493d      	ldr	r1, [pc, #244]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d022      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bf8:	d11d      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004bfa:	4b36      	ldr	r3, [pc, #216]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c00:	0e1b      	lsrs	r3, r3, #24
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c08:	4b32      	ldr	r3, [pc, #200]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0e:	0f1b      	lsrs	r3, r3, #28
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	019a      	lsls	r2, r3, #6
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	041b      	lsls	r3, r3, #16
 8004c22:	431a      	orrs	r2, r3
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	061b      	lsls	r3, r3, #24
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	071b      	lsls	r3, r3, #28
 8004c2e:	4929      	ldr	r1, [pc, #164]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d028      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c42:	4b24      	ldr	r3, [pc, #144]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c48:	0e1b      	lsrs	r3, r3, #24
 8004c4a:	f003 030f 	and.w	r3, r3, #15
 8004c4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c50:	4b20      	ldr	r3, [pc, #128]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c56:	0c1b      	lsrs	r3, r3, #16
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	019a      	lsls	r2, r3, #6
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	041b      	lsls	r3, r3, #16
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	061b      	lsls	r3, r3, #24
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69db      	ldr	r3, [r3, #28]
 8004c74:	071b      	lsls	r3, r3, #28
 8004c76:	4917      	ldr	r1, [pc, #92]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c7e:	4b15      	ldr	r3, [pc, #84]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8c:	4911      	ldr	r1, [pc, #68]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c94:	4b0f      	ldr	r3, [pc, #60]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a0e      	ldr	r2, [pc, #56]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca0:	f7fd fa52 	bl	8002148 <HAL_GetTick>
 8004ca4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ca8:	f7fd fa4e 	bl	8002148 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b64      	cmp	r3, #100	; 0x64
 8004cb4:	d901      	bls.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e007      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cba:	4b06      	ldr	r3, [pc, #24]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004cc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cc6:	d1ef      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3720      	adds	r7, #32
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	40023800 	.word	0x40023800

08004cd8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e025      	b.n	8004d38 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d106      	bne.n	8004d06 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f81d 	bl	8004d40 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2202      	movs	r2, #2
 8004d0a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	3304      	adds	r3, #4
 8004d16:	4619      	mov	r1, r3
 8004d18:	4610      	mov	r0, r2
 8004d1a:	f000 fccb 	bl	80056b4 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	461a      	mov	r2, r3
 8004d28:	6839      	ldr	r1, [r7, #0]
 8004d2a:	f000 fd35 	bl	8005798 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d101      	bne.n	8004d70 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	e018      	b.n	8004da2 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2202      	movs	r2, #2
 8004d74:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fd89 	bl	8005898 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d104      	bne.n	8004d98 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2205      	movs	r2, #5
 8004d92:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8004d96:	e003      	b.n	8004da0 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d101      	bne.n	8004dc4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e00e      	b.n	8004de2 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6839      	ldr	r1, [r7, #0]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fd84 	bl	80058e0 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b082      	sub	sp, #8
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e040      	b.n	8004e7e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d106      	bne.n	8004e12 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 f873 	bl	8004ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2224      	movs	r2, #36	; 0x24
 8004e16:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0201 	bic.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f879 	bl	8004f20 <UART_SetConfig>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e022      	b.n	8004e7e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 facf 	bl	80053e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	689a      	ldr	r2, [r3, #8]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f042 0201 	orr.w	r2, r2, #1
 8004e74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fb56 	bl	8005528 <UART_CheckIdleState>
 8004e7c:	4603      	mov	r3, r0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b082      	sub	sp, #8
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e02b      	b.n	8004ef0 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2224      	movs	r2, #36	; 0x24
 8004e9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0201 	bic.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f820 	bl	8004f0c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3708      	adds	r7, #8
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b088      	sub	sp, #32
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	431a      	orrs	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69db      	ldr	r3, [r3, #28]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	4ba7      	ldr	r3, [pc, #668]	; (80051e8 <UART_SetConfig+0x2c8>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6812      	ldr	r2, [r2, #0]
 8004f52:	6979      	ldr	r1, [r7, #20]
 8004f54:	430b      	orrs	r3, r1
 8004f56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a95      	ldr	r2, [pc, #596]	; (80051ec <UART_SetConfig+0x2cc>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d120      	bne.n	8004fde <UART_SetConfig+0xbe>
 8004f9c:	4b94      	ldr	r3, [pc, #592]	; (80051f0 <UART_SetConfig+0x2d0>)
 8004f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fa2:	f003 0303 	and.w	r3, r3, #3
 8004fa6:	2b03      	cmp	r3, #3
 8004fa8:	d816      	bhi.n	8004fd8 <UART_SetConfig+0xb8>
 8004faa:	a201      	add	r2, pc, #4	; (adr r2, 8004fb0 <UART_SetConfig+0x90>)
 8004fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb0:	08004fc1 	.word	0x08004fc1
 8004fb4:	08004fcd 	.word	0x08004fcd
 8004fb8:	08004fc7 	.word	0x08004fc7
 8004fbc:	08004fd3 	.word	0x08004fd3
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	77fb      	strb	r3, [r7, #31]
 8004fc4:	e14f      	b.n	8005266 <UART_SetConfig+0x346>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	77fb      	strb	r3, [r7, #31]
 8004fca:	e14c      	b.n	8005266 <UART_SetConfig+0x346>
 8004fcc:	2304      	movs	r3, #4
 8004fce:	77fb      	strb	r3, [r7, #31]
 8004fd0:	e149      	b.n	8005266 <UART_SetConfig+0x346>
 8004fd2:	2308      	movs	r3, #8
 8004fd4:	77fb      	strb	r3, [r7, #31]
 8004fd6:	e146      	b.n	8005266 <UART_SetConfig+0x346>
 8004fd8:	2310      	movs	r3, #16
 8004fda:	77fb      	strb	r3, [r7, #31]
 8004fdc:	e143      	b.n	8005266 <UART_SetConfig+0x346>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a84      	ldr	r2, [pc, #528]	; (80051f4 <UART_SetConfig+0x2d4>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d132      	bne.n	800504e <UART_SetConfig+0x12e>
 8004fe8:	4b81      	ldr	r3, [pc, #516]	; (80051f0 <UART_SetConfig+0x2d0>)
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fee:	f003 030c 	and.w	r3, r3, #12
 8004ff2:	2b0c      	cmp	r3, #12
 8004ff4:	d828      	bhi.n	8005048 <UART_SetConfig+0x128>
 8004ff6:	a201      	add	r2, pc, #4	; (adr r2, 8004ffc <UART_SetConfig+0xdc>)
 8004ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffc:	08005031 	.word	0x08005031
 8005000:	08005049 	.word	0x08005049
 8005004:	08005049 	.word	0x08005049
 8005008:	08005049 	.word	0x08005049
 800500c:	0800503d 	.word	0x0800503d
 8005010:	08005049 	.word	0x08005049
 8005014:	08005049 	.word	0x08005049
 8005018:	08005049 	.word	0x08005049
 800501c:	08005037 	.word	0x08005037
 8005020:	08005049 	.word	0x08005049
 8005024:	08005049 	.word	0x08005049
 8005028:	08005049 	.word	0x08005049
 800502c:	08005043 	.word	0x08005043
 8005030:	2300      	movs	r3, #0
 8005032:	77fb      	strb	r3, [r7, #31]
 8005034:	e117      	b.n	8005266 <UART_SetConfig+0x346>
 8005036:	2302      	movs	r3, #2
 8005038:	77fb      	strb	r3, [r7, #31]
 800503a:	e114      	b.n	8005266 <UART_SetConfig+0x346>
 800503c:	2304      	movs	r3, #4
 800503e:	77fb      	strb	r3, [r7, #31]
 8005040:	e111      	b.n	8005266 <UART_SetConfig+0x346>
 8005042:	2308      	movs	r3, #8
 8005044:	77fb      	strb	r3, [r7, #31]
 8005046:	e10e      	b.n	8005266 <UART_SetConfig+0x346>
 8005048:	2310      	movs	r3, #16
 800504a:	77fb      	strb	r3, [r7, #31]
 800504c:	e10b      	b.n	8005266 <UART_SetConfig+0x346>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a69      	ldr	r2, [pc, #420]	; (80051f8 <UART_SetConfig+0x2d8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d120      	bne.n	800509a <UART_SetConfig+0x17a>
 8005058:	4b65      	ldr	r3, [pc, #404]	; (80051f0 <UART_SetConfig+0x2d0>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800505e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005062:	2b30      	cmp	r3, #48	; 0x30
 8005064:	d013      	beq.n	800508e <UART_SetConfig+0x16e>
 8005066:	2b30      	cmp	r3, #48	; 0x30
 8005068:	d814      	bhi.n	8005094 <UART_SetConfig+0x174>
 800506a:	2b20      	cmp	r3, #32
 800506c:	d009      	beq.n	8005082 <UART_SetConfig+0x162>
 800506e:	2b20      	cmp	r3, #32
 8005070:	d810      	bhi.n	8005094 <UART_SetConfig+0x174>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <UART_SetConfig+0x15c>
 8005076:	2b10      	cmp	r3, #16
 8005078:	d006      	beq.n	8005088 <UART_SetConfig+0x168>
 800507a:	e00b      	b.n	8005094 <UART_SetConfig+0x174>
 800507c:	2300      	movs	r3, #0
 800507e:	77fb      	strb	r3, [r7, #31]
 8005080:	e0f1      	b.n	8005266 <UART_SetConfig+0x346>
 8005082:	2302      	movs	r3, #2
 8005084:	77fb      	strb	r3, [r7, #31]
 8005086:	e0ee      	b.n	8005266 <UART_SetConfig+0x346>
 8005088:	2304      	movs	r3, #4
 800508a:	77fb      	strb	r3, [r7, #31]
 800508c:	e0eb      	b.n	8005266 <UART_SetConfig+0x346>
 800508e:	2308      	movs	r3, #8
 8005090:	77fb      	strb	r3, [r7, #31]
 8005092:	e0e8      	b.n	8005266 <UART_SetConfig+0x346>
 8005094:	2310      	movs	r3, #16
 8005096:	77fb      	strb	r3, [r7, #31]
 8005098:	e0e5      	b.n	8005266 <UART_SetConfig+0x346>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a57      	ldr	r2, [pc, #348]	; (80051fc <UART_SetConfig+0x2dc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d120      	bne.n	80050e6 <UART_SetConfig+0x1c6>
 80050a4:	4b52      	ldr	r3, [pc, #328]	; (80051f0 <UART_SetConfig+0x2d0>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050ae:	2bc0      	cmp	r3, #192	; 0xc0
 80050b0:	d013      	beq.n	80050da <UART_SetConfig+0x1ba>
 80050b2:	2bc0      	cmp	r3, #192	; 0xc0
 80050b4:	d814      	bhi.n	80050e0 <UART_SetConfig+0x1c0>
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d009      	beq.n	80050ce <UART_SetConfig+0x1ae>
 80050ba:	2b80      	cmp	r3, #128	; 0x80
 80050bc:	d810      	bhi.n	80050e0 <UART_SetConfig+0x1c0>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <UART_SetConfig+0x1a8>
 80050c2:	2b40      	cmp	r3, #64	; 0x40
 80050c4:	d006      	beq.n	80050d4 <UART_SetConfig+0x1b4>
 80050c6:	e00b      	b.n	80050e0 <UART_SetConfig+0x1c0>
 80050c8:	2300      	movs	r3, #0
 80050ca:	77fb      	strb	r3, [r7, #31]
 80050cc:	e0cb      	b.n	8005266 <UART_SetConfig+0x346>
 80050ce:	2302      	movs	r3, #2
 80050d0:	77fb      	strb	r3, [r7, #31]
 80050d2:	e0c8      	b.n	8005266 <UART_SetConfig+0x346>
 80050d4:	2304      	movs	r3, #4
 80050d6:	77fb      	strb	r3, [r7, #31]
 80050d8:	e0c5      	b.n	8005266 <UART_SetConfig+0x346>
 80050da:	2308      	movs	r3, #8
 80050dc:	77fb      	strb	r3, [r7, #31]
 80050de:	e0c2      	b.n	8005266 <UART_SetConfig+0x346>
 80050e0:	2310      	movs	r3, #16
 80050e2:	77fb      	strb	r3, [r7, #31]
 80050e4:	e0bf      	b.n	8005266 <UART_SetConfig+0x346>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a45      	ldr	r2, [pc, #276]	; (8005200 <UART_SetConfig+0x2e0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d125      	bne.n	800513c <UART_SetConfig+0x21c>
 80050f0:	4b3f      	ldr	r3, [pc, #252]	; (80051f0 <UART_SetConfig+0x2d0>)
 80050f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050fe:	d017      	beq.n	8005130 <UART_SetConfig+0x210>
 8005100:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005104:	d817      	bhi.n	8005136 <UART_SetConfig+0x216>
 8005106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800510a:	d00b      	beq.n	8005124 <UART_SetConfig+0x204>
 800510c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005110:	d811      	bhi.n	8005136 <UART_SetConfig+0x216>
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <UART_SetConfig+0x1fe>
 8005116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800511a:	d006      	beq.n	800512a <UART_SetConfig+0x20a>
 800511c:	e00b      	b.n	8005136 <UART_SetConfig+0x216>
 800511e:	2300      	movs	r3, #0
 8005120:	77fb      	strb	r3, [r7, #31]
 8005122:	e0a0      	b.n	8005266 <UART_SetConfig+0x346>
 8005124:	2302      	movs	r3, #2
 8005126:	77fb      	strb	r3, [r7, #31]
 8005128:	e09d      	b.n	8005266 <UART_SetConfig+0x346>
 800512a:	2304      	movs	r3, #4
 800512c:	77fb      	strb	r3, [r7, #31]
 800512e:	e09a      	b.n	8005266 <UART_SetConfig+0x346>
 8005130:	2308      	movs	r3, #8
 8005132:	77fb      	strb	r3, [r7, #31]
 8005134:	e097      	b.n	8005266 <UART_SetConfig+0x346>
 8005136:	2310      	movs	r3, #16
 8005138:	77fb      	strb	r3, [r7, #31]
 800513a:	e094      	b.n	8005266 <UART_SetConfig+0x346>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a30      	ldr	r2, [pc, #192]	; (8005204 <UART_SetConfig+0x2e4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d125      	bne.n	8005192 <UART_SetConfig+0x272>
 8005146:	4b2a      	ldr	r3, [pc, #168]	; (80051f0 <UART_SetConfig+0x2d0>)
 8005148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005150:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005154:	d017      	beq.n	8005186 <UART_SetConfig+0x266>
 8005156:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800515a:	d817      	bhi.n	800518c <UART_SetConfig+0x26c>
 800515c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005160:	d00b      	beq.n	800517a <UART_SetConfig+0x25a>
 8005162:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005166:	d811      	bhi.n	800518c <UART_SetConfig+0x26c>
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <UART_SetConfig+0x254>
 800516c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005170:	d006      	beq.n	8005180 <UART_SetConfig+0x260>
 8005172:	e00b      	b.n	800518c <UART_SetConfig+0x26c>
 8005174:	2301      	movs	r3, #1
 8005176:	77fb      	strb	r3, [r7, #31]
 8005178:	e075      	b.n	8005266 <UART_SetConfig+0x346>
 800517a:	2302      	movs	r3, #2
 800517c:	77fb      	strb	r3, [r7, #31]
 800517e:	e072      	b.n	8005266 <UART_SetConfig+0x346>
 8005180:	2304      	movs	r3, #4
 8005182:	77fb      	strb	r3, [r7, #31]
 8005184:	e06f      	b.n	8005266 <UART_SetConfig+0x346>
 8005186:	2308      	movs	r3, #8
 8005188:	77fb      	strb	r3, [r7, #31]
 800518a:	e06c      	b.n	8005266 <UART_SetConfig+0x346>
 800518c:	2310      	movs	r3, #16
 800518e:	77fb      	strb	r3, [r7, #31]
 8005190:	e069      	b.n	8005266 <UART_SetConfig+0x346>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a1c      	ldr	r2, [pc, #112]	; (8005208 <UART_SetConfig+0x2e8>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d137      	bne.n	800520c <UART_SetConfig+0x2ec>
 800519c:	4b14      	ldr	r3, [pc, #80]	; (80051f0 <UART_SetConfig+0x2d0>)
 800519e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80051a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051aa:	d017      	beq.n	80051dc <UART_SetConfig+0x2bc>
 80051ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051b0:	d817      	bhi.n	80051e2 <UART_SetConfig+0x2c2>
 80051b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b6:	d00b      	beq.n	80051d0 <UART_SetConfig+0x2b0>
 80051b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051bc:	d811      	bhi.n	80051e2 <UART_SetConfig+0x2c2>
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <UART_SetConfig+0x2aa>
 80051c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c6:	d006      	beq.n	80051d6 <UART_SetConfig+0x2b6>
 80051c8:	e00b      	b.n	80051e2 <UART_SetConfig+0x2c2>
 80051ca:	2300      	movs	r3, #0
 80051cc:	77fb      	strb	r3, [r7, #31]
 80051ce:	e04a      	b.n	8005266 <UART_SetConfig+0x346>
 80051d0:	2302      	movs	r3, #2
 80051d2:	77fb      	strb	r3, [r7, #31]
 80051d4:	e047      	b.n	8005266 <UART_SetConfig+0x346>
 80051d6:	2304      	movs	r3, #4
 80051d8:	77fb      	strb	r3, [r7, #31]
 80051da:	e044      	b.n	8005266 <UART_SetConfig+0x346>
 80051dc:	2308      	movs	r3, #8
 80051de:	77fb      	strb	r3, [r7, #31]
 80051e0:	e041      	b.n	8005266 <UART_SetConfig+0x346>
 80051e2:	2310      	movs	r3, #16
 80051e4:	77fb      	strb	r3, [r7, #31]
 80051e6:	e03e      	b.n	8005266 <UART_SetConfig+0x346>
 80051e8:	efff69f3 	.word	0xefff69f3
 80051ec:	40011000 	.word	0x40011000
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40004400 	.word	0x40004400
 80051f8:	40004800 	.word	0x40004800
 80051fc:	40004c00 	.word	0x40004c00
 8005200:	40005000 	.word	0x40005000
 8005204:	40011400 	.word	0x40011400
 8005208:	40007800 	.word	0x40007800
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a71      	ldr	r2, [pc, #452]	; (80053d8 <UART_SetConfig+0x4b8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d125      	bne.n	8005262 <UART_SetConfig+0x342>
 8005216:	4b71      	ldr	r3, [pc, #452]	; (80053dc <UART_SetConfig+0x4bc>)
 8005218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800521c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005220:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005224:	d017      	beq.n	8005256 <UART_SetConfig+0x336>
 8005226:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800522a:	d817      	bhi.n	800525c <UART_SetConfig+0x33c>
 800522c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005230:	d00b      	beq.n	800524a <UART_SetConfig+0x32a>
 8005232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005236:	d811      	bhi.n	800525c <UART_SetConfig+0x33c>
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <UART_SetConfig+0x324>
 800523c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005240:	d006      	beq.n	8005250 <UART_SetConfig+0x330>
 8005242:	e00b      	b.n	800525c <UART_SetConfig+0x33c>
 8005244:	2300      	movs	r3, #0
 8005246:	77fb      	strb	r3, [r7, #31]
 8005248:	e00d      	b.n	8005266 <UART_SetConfig+0x346>
 800524a:	2302      	movs	r3, #2
 800524c:	77fb      	strb	r3, [r7, #31]
 800524e:	e00a      	b.n	8005266 <UART_SetConfig+0x346>
 8005250:	2304      	movs	r3, #4
 8005252:	77fb      	strb	r3, [r7, #31]
 8005254:	e007      	b.n	8005266 <UART_SetConfig+0x346>
 8005256:	2308      	movs	r3, #8
 8005258:	77fb      	strb	r3, [r7, #31]
 800525a:	e004      	b.n	8005266 <UART_SetConfig+0x346>
 800525c:	2310      	movs	r3, #16
 800525e:	77fb      	strb	r3, [r7, #31]
 8005260:	e001      	b.n	8005266 <UART_SetConfig+0x346>
 8005262:	2310      	movs	r3, #16
 8005264:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800526e:	d15b      	bne.n	8005328 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8005270:	7ffb      	ldrb	r3, [r7, #31]
 8005272:	2b08      	cmp	r3, #8
 8005274:	d827      	bhi.n	80052c6 <UART_SetConfig+0x3a6>
 8005276:	a201      	add	r2, pc, #4	; (adr r2, 800527c <UART_SetConfig+0x35c>)
 8005278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800527c:	080052a1 	.word	0x080052a1
 8005280:	080052a9 	.word	0x080052a9
 8005284:	080052b1 	.word	0x080052b1
 8005288:	080052c7 	.word	0x080052c7
 800528c:	080052b7 	.word	0x080052b7
 8005290:	080052c7 	.word	0x080052c7
 8005294:	080052c7 	.word	0x080052c7
 8005298:	080052c7 	.word	0x080052c7
 800529c:	080052bf 	.word	0x080052bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052a0:	f7ff f8ca 	bl	8004438 <HAL_RCC_GetPCLK1Freq>
 80052a4:	61b8      	str	r0, [r7, #24]
        break;
 80052a6:	e013      	b.n	80052d0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a8:	f7ff f8da 	bl	8004460 <HAL_RCC_GetPCLK2Freq>
 80052ac:	61b8      	str	r0, [r7, #24]
        break;
 80052ae:	e00f      	b.n	80052d0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052b0:	4b4b      	ldr	r3, [pc, #300]	; (80053e0 <UART_SetConfig+0x4c0>)
 80052b2:	61bb      	str	r3, [r7, #24]
        break;
 80052b4:	e00c      	b.n	80052d0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052b6:	f7fe fffd 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 80052ba:	61b8      	str	r0, [r7, #24]
        break;
 80052bc:	e008      	b.n	80052d0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052c2:	61bb      	str	r3, [r7, #24]
        break;
 80052c4:	e004      	b.n	80052d0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	77bb      	strb	r3, [r7, #30]
        break;
 80052ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d074      	beq.n	80053c0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	005a      	lsls	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	085b      	lsrs	r3, r3, #1
 80052e0:	441a      	add	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	2b0f      	cmp	r3, #15
 80052f2:	d916      	bls.n	8005322 <UART_SetConfig+0x402>
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052fa:	d212      	bcs.n	8005322 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	b29b      	uxth	r3, r3
 8005300:	f023 030f 	bic.w	r3, r3, #15
 8005304:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	b29b      	uxth	r3, r3
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	b29a      	uxth	r2, r3
 8005312:	89fb      	ldrh	r3, [r7, #14]
 8005314:	4313      	orrs	r3, r2
 8005316:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	89fa      	ldrh	r2, [r7, #14]
 800531e:	60da      	str	r2, [r3, #12]
 8005320:	e04e      	b.n	80053c0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	77bb      	strb	r3, [r7, #30]
 8005326:	e04b      	b.n	80053c0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005328:	7ffb      	ldrb	r3, [r7, #31]
 800532a:	2b08      	cmp	r3, #8
 800532c:	d827      	bhi.n	800537e <UART_SetConfig+0x45e>
 800532e:	a201      	add	r2, pc, #4	; (adr r2, 8005334 <UART_SetConfig+0x414>)
 8005330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005334:	08005359 	.word	0x08005359
 8005338:	08005361 	.word	0x08005361
 800533c:	08005369 	.word	0x08005369
 8005340:	0800537f 	.word	0x0800537f
 8005344:	0800536f 	.word	0x0800536f
 8005348:	0800537f 	.word	0x0800537f
 800534c:	0800537f 	.word	0x0800537f
 8005350:	0800537f 	.word	0x0800537f
 8005354:	08005377 	.word	0x08005377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005358:	f7ff f86e 	bl	8004438 <HAL_RCC_GetPCLK1Freq>
 800535c:	61b8      	str	r0, [r7, #24]
        break;
 800535e:	e013      	b.n	8005388 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005360:	f7ff f87e 	bl	8004460 <HAL_RCC_GetPCLK2Freq>
 8005364:	61b8      	str	r0, [r7, #24]
        break;
 8005366:	e00f      	b.n	8005388 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005368:	4b1d      	ldr	r3, [pc, #116]	; (80053e0 <UART_SetConfig+0x4c0>)
 800536a:	61bb      	str	r3, [r7, #24]
        break;
 800536c:	e00c      	b.n	8005388 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800536e:	f7fe ffa1 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8005372:	61b8      	str	r0, [r7, #24]
        break;
 8005374:	e008      	b.n	8005388 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800537a:	61bb      	str	r3, [r7, #24]
        break;
 800537c:	e004      	b.n	8005388 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	77bb      	strb	r3, [r7, #30]
        break;
 8005386:	bf00      	nop
    }

    if (pclk != 0U)
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d018      	beq.n	80053c0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	085a      	lsrs	r2, r3, #1
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	441a      	add	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	2b0f      	cmp	r3, #15
 80053a8:	d908      	bls.n	80053bc <UART_SetConfig+0x49c>
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053b0:	d204      	bcs.n	80053bc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	60da      	str	r2, [r3, #12]
 80053ba:	e001      	b.n	80053c0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80053cc:	7fbb      	ldrb	r3, [r7, #30]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3720      	adds	r7, #32
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	40007c00 	.word	0x40007c00
 80053dc:	40023800 	.word	0x40023800
 80053e0:	00f42400 	.word	0x00f42400

080053e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01a      	beq.n	80054fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054e2:	d10a      	bne.n	80054fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af02      	add	r7, sp, #8
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005538:	f7fc fe06 	bl	8002148 <HAL_GetTick>
 800553c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d10e      	bne.n	800556a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800554c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f82d 	bl	80055ba <UART_WaitOnFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e023      	b.n	80055b2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b04      	cmp	r3, #4
 8005576:	d10e      	bne.n	8005596 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005578:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f817 	bl	80055ba <UART_WaitOnFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e00d      	b.n	80055b2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2220      	movs	r2, #32
 800559a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	603b      	str	r3, [r7, #0]
 80055c6:	4613      	mov	r3, r2
 80055c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ca:	e05e      	b.n	800568a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d2:	d05a      	beq.n	800568a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d4:	f7fc fdb8 	bl	8002148 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d302      	bcc.n	80055ea <UART_WaitOnFlagUntilTimeout+0x30>
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d11b      	bne.n	8005622 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055f8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f022 0201 	bic.w	r2, r2, #1
 8005608:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2220      	movs	r2, #32
 800560e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2220      	movs	r2, #32
 8005614:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e043      	b.n	80056aa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b00      	cmp	r3, #0
 800562e:	d02c      	beq.n	800568a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800563a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800563e:	d124      	bne.n	800568a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005648:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005658:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0201 	bic.w	r2, r2, #1
 8005668:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2220      	movs	r2, #32
 8005674:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2220      	movs	r2, #32
 800567a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e00f      	b.n	80056aa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69da      	ldr	r2, [r3, #28]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4013      	ands	r3, r2
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	429a      	cmp	r2, r3
 8005698:	bf0c      	ite	eq
 800569a:	2301      	moveq	r3, #1
 800569c:	2300      	movne	r3, #0
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	461a      	mov	r2, r3
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d091      	beq.n	80055cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
	...

080056b4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 80056be:	2300      	movs	r3, #0
 80056c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 80056c2:	2300      	movs	r3, #0
 80056c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d027      	beq.n	800571e <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	4b2f      	ldr	r3, [pc, #188]	; (8005794 <FMC_SDRAM_Init+0xe0>)
 80056d8:	4013      	ands	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80056e4:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 80056ea:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 80056f0:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 80056f6:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 80056fc:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8005702:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8005708:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800570e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4313      	orrs	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	e032      	b.n	8005784 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800572a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005734:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800573a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	4b12      	ldr	r3, [pc, #72]	; (8005794 <FMC_SDRAM_Init+0xe0>)
 800574c:	4013      	ands	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005758:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800575e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8005764:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800576a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8005770:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	4313      	orrs	r3, r2
 8005776:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	ffff8000 	.word	0xffff8000

08005798 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 80057a8:	2300      	movs	r3, #0
 80057aa:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d02e      	beq.n	8005810 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80057be:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	3b01      	subs	r3, #1
 80057cc:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80057ce:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	3b01      	subs	r3, #1
 80057d6:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80057d8:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	3b01      	subs	r3, #1
 80057e0:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80057e2:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80057ec:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	3b01      	subs	r3, #1
 80057f4:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80057f6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	3b01      	subs	r3, #1
 80057fe:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005800:	4313      	orrs	r3, r2
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	609a      	str	r2, [r3, #8]
 800580e:	e039      	b.n	8005884 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4b1e      	ldr	r3, [pc, #120]	; (8005894 <FMC_SDRAM_Timing_Init+0xfc>)
 800581a:	4013      	ands	r3, r2
 800581c:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	3b01      	subs	r3, #1
 8005824:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	3b01      	subs	r3, #1
 800582c:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800582e:	4313      	orrs	r3, r2
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005842:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	3b01      	subs	r3, #1
 8005850:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005852:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	3b01      	subs	r3, #1
 800585a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800585c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	3b01      	subs	r3, #1
 8005864:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8005866:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	3b01      	subs	r3, #1
 800586e:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005870:	4313      	orrs	r3, r2
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	4313      	orrs	r3, r2
 8005876:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	371c      	adds	r7, #28
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	ff0f0fff 	.word	0xff0f0fff

08005898 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{ 
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	691a      	ldr	r2, [r3, #16]
 80058a8:	4b0c      	ldr	r3, [pc, #48]	; (80058dc <FMC_SDRAM_SendCommand+0x44>)
 80058aa:	4013      	ands	r3, r2
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	6811      	ldr	r1, [r2, #0]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	6852      	ldr	r2, [r2, #4]
 80058b4:	4311      	orrs	r1, r2
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	6892      	ldr	r2, [r2, #8]
 80058ba:	3a01      	subs	r2, #1
 80058bc:	0152      	lsls	r2, r2, #5
 80058be:	4311      	orrs	r1, r2
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	68d2      	ldr	r2, [r2, #12]
 80058c4:	0252      	lsls	r2, r2, #9
 80058c6:	430a      	orrs	r2, r1
 80058c8:	431a      	orrs	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	611a      	str	r2, [r3, #16]
             FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  
  return HAL_OK;  
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr
 80058dc:	ffc00000 	.word	0xffc00000

080058e0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	695a      	ldr	r2, [r3, #20]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	431a      	orrs	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
	...

08005908 <_ZN7QAD_FMC8imp_initEv>:
//QAD_FMC Initialization Method
//
//To be called from static method init()
//Used to initialize the required GPIOs, FMC driver and SDRAM module
//Returns QA_OK if initialization successful, or QA_Fail if initialization fails
QA_Result QAD_FMC::imp_init() {
 8005908:	b580      	push	{r7, lr}
 800590a:	b094      	sub	sp, #80	; 0x50
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]

	//Return if FMC driver is already initialized
	if (m_eState)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <_ZN7QAD_FMC8imp_initEv+0x16>
		return QA_OK;
 800591a:	2300      	movs	r3, #0
 800591c:	e0fc      	b.n	8005b18 <_ZN7QAD_FMC8imp_initEv+0x210>


	//----------------
	//Initialize GPIOs
	GPIO_InitTypeDef GPIO_Init = {0};
 800591e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005922:	2200      	movs	r2, #0
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	605a      	str	r2, [r3, #4]
 8005928:	609a      	str	r2, [r3, #8]
 800592a:	60da      	str	r2, [r3, #12]
 800592c:	611a      	str	r2, [r3, #16]
	GPIO_Init.Mode      = GPIO_MODE_AF_PP;            //Set pins as alternate function in push-pull mode
 800592e:	2302      	movs	r3, #2
 8005930:	643b      	str	r3, [r7, #64]	; 0x40
	GPIO_Init.Pull      = GPIO_PULLUP;                //Enable pull-up resistors on pins
 8005932:	2301      	movs	r3, #1
 8005934:	647b      	str	r3, [r7, #68]	; 0x44
	GPIO_Init.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;  //Set pin speed to very high
 8005936:	2303      	movs	r3, #3
 8005938:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_Init.Alternate = GPIO_AF12_FMC;              //Set alternate function to suit use with FMC peripheral
 800593a:	230c      	movs	r3, #12
 800593c:	64fb      	str	r3, [r7, #76]	; 0x4c

	  //Initialize required pins from GPIO port D
	GPIO_Init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 800593e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOD, &GPIO_Init);
 8005944:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005948:	4619      	mov	r1, r3
 800594a:	4875      	ldr	r0, [pc, #468]	; (8005b20 <_ZN7QAD_FMC8imp_initEv+0x218>)
 800594c:	f7fd fa8c 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize required pins from GPIO port E
	GPIO_Init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8005950:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005954:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_Init);
 8005956:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800595a:	4619      	mov	r1, r3
 800595c:	4871      	ldr	r0, [pc, #452]	; (8005b24 <_ZN7QAD_FMC8imp_initEv+0x21c>)
 800595e:	f7fd fa83 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize required pins from GPIO port F
	GPIO_Init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8005962:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8005966:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOF, &GPIO_Init);
 8005968:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800596c:	4619      	mov	r1, r3
 800596e:	486e      	ldr	r0, [pc, #440]	; (8005b28 <_ZN7QAD_FMC8imp_initEv+0x220>)
 8005970:	f7fd fa7a 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize required pins from GPIO port G
	GPIO_Init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
 8005974:	f248 1337 	movw	r3, #33079	; 0x8137
 8005978:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_Init);
 800597a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800597e:	4619      	mov	r1, r3
 8005980:	486a      	ldr	r0, [pc, #424]	; (8005b2c <_ZN7QAD_FMC8imp_initEv+0x224>)
 8005982:	f7fd fa71 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize required pins from GPIO port H
	GPIO_Init.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8005986:	f64f 732c 	movw	r3, #65324	; 0xff2c
 800598a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_Init);
 800598c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005990:	4619      	mov	r1, r3
 8005992:	4867      	ldr	r0, [pc, #412]	; (8005b30 <_ZN7QAD_FMC8imp_initEv+0x228>)
 8005994:	f7fd fa68 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize required pins from GPIO port I
	GPIO_Init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
 8005998:	f240 63ff 	movw	r3, #1791	; 0x6ff
 800599c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOI, &GPIO_Init);
 800599e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80059a2:	4619      	mov	r1, r3
 80059a4:	4863      	ldr	r0, [pc, #396]	; (8005b34 <_ZN7QAD_FMC8imp_initEv+0x22c>)
 80059a6:	f7fd fa5f 	bl	8002e68 <HAL_GPIO_Init>

	//-------------------------
	//Initialize FMC Peripheral

	//Initialize FMC Clock
	__HAL_RCC_FMC_CLK_ENABLE();
 80059aa:	4b63      	ldr	r3, [pc, #396]	; (8005b38 <_ZN7QAD_FMC8imp_initEv+0x230>)
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	4a62      	ldr	r2, [pc, #392]	; (8005b38 <_ZN7QAD_FMC8imp_initEv+0x230>)
 80059b0:	f043 0301 	orr.w	r3, r3, #1
 80059b4:	6393      	str	r3, [r2, #56]	; 0x38
 80059b6:	4b60      	ldr	r3, [pc, #384]	; (8005b38 <_ZN7QAD_FMC8imp_initEv+0x230>)
 80059b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	68fb      	ldr	r3, [r7, #12]

	//Fill FMC initialization details into Handle structure
	//NOTE: The settings need to meet the specifications of the specific SDRAM module being used
	//The below settings are specifically set to suit the module provided on the STM32F769I Discovery board
	m_sHandle.Instance                = FMC_SDRAM_DEVICE;                     //Set FMC SDRAM Device as required instance
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a5d      	ldr	r2, [pc, #372]	; (8005b3c <_ZN7QAD_FMC8imp_initEv+0x234>)
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30
	m_sHandle.Init.SDBank             = FMC_SDRAM_BANK1;                      //Set SDRAM as being connected to FMCs SDRAM bank 1
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	635a      	str	r2, [r3, #52]	; 0x34
	m_sHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;          //Set size of column address to 8 bits
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	639a      	str	r2, [r3, #56]	; 0x38
	m_sHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;            //Set size of row address to 12 bits
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2204      	movs	r2, #4
 80059d8:	63da      	str	r2, [r3, #60]	; 0x3c
	m_sHandle.Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;           //Set data bus width to 32 bits
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	641a      	str	r2, [r3, #64]	; 0x40
	m_sHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;         //Set number of SDRAM module internal banks to 4
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2240      	movs	r2, #64	; 0x40
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44
	m_sHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;              //Set column address strobe (CAS) latency to 3 cycles
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80059ec:	649a      	str	r2, [r3, #72]	; 0x48
	m_sHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;   //Disable write protection, as we want to be able to both read and write to SDRAM
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	64da      	str	r2, [r3, #76]	; 0x4c
	m_sHandle.Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;             //Set SDRAM clock period to 2 clock cycles
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059fa:	651a      	str	r2, [r3, #80]	; 0x50
	m_sHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;              //Enable read burst
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a02:	655a      	str	r2, [r3, #84]	; 0x54
	m_sHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;              //Set read pipe delay to 0 clock cycles
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	659a      	str	r2, [r3, #88]	; 0x58

	//Fill SDRAM timing details into timing structure
	//NOTE: The timings need to meet the specifications of the specific SDRAM module being used
	//The below settings are specifically set to suit the module provided on the STM32F769I Discovery board
	FMC_SDRAM_TimingTypeDef SDRAM_Timing = {0};
 8005a0a:	f107 0320 	add.w	r3, r7, #32
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	605a      	str	r2, [r3, #4]
 8005a14:	609a      	str	r2, [r3, #8]
 8005a16:	60da      	str	r2, [r3, #12]
 8005a18:	611a      	str	r2, [r3, #16]
 8005a1a:	615a      	str	r2, [r3, #20]
 8005a1c:	619a      	str	r2, [r3, #24]
	SDRAM_Timing.LoadToActiveDelay    = 2;  //Set delay between a Load Mode Register command and an Active or Refresh command to 2 clock cycles
 8005a1e:	2302      	movs	r3, #2
 8005a20:	623b      	str	r3, [r7, #32]
	SDRAM_Timing.ExitSelfRefreshDelay = 7;  //Set delay between releasing Self Refresh command and issuing of Active command to 7 clock cycles
 8005a22:	2307      	movs	r3, #7
 8005a24:	627b      	str	r3, [r7, #36]	; 0x24
	SDRAM_Timing.SelfRefreshTime      = 4;  //Set minimum Self Refresh period to 4 clock cycles
 8005a26:	2304      	movs	r3, #4
 8005a28:	62bb      	str	r3, [r7, #40]	; 0x28
	SDRAM_Timing.RowCycleDelay        = 7;  //Set delay between Refresh command and Activate command, or between consecutive Refresh commands to 7 clock cycles
 8005a2a:	2307      	movs	r3, #7
 8005a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	SDRAM_Timing.WriteRecoveryTime    = 2;  //Set Write Recovery Time to 2 clock cycles
 8005a2e:	2302      	movs	r3, #2
 8005a30:	633b      	str	r3, [r7, #48]	; 0x30
	SDRAM_Timing.RPDelay              = 2;  //Set delay between a Precharge command and any other command to 2 clock cycles
 8005a32:	2302      	movs	r3, #2
 8005a34:	637b      	str	r3, [r7, #52]	; 0x34
	SDRAM_Timing.RCDDelay             = 2;  //Set delay between an Activate command and a Read/Write command to 2 clock cycles
 8005a36:	2302      	movs	r3, #2
 8005a38:	63bb      	str	r3, [r7, #56]	; 0x38

	//Initialize the FMC peripheral using the required settings and timings to suit the specific SDRAM module
	if (HAL_SDRAM_Init(&m_sHandle, &SDRAM_Timing) != HAL_OK) {
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	3330      	adds	r3, #48	; 0x30
 8005a3e:	f107 0220 	add.w	r2, r7, #32
 8005a42:	4611      	mov	r1, r2
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7ff f947 	bl	8004cd8 <HAL_SDRAM_Init>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	bf14      	ite	ne
 8005a50:	2301      	movne	r3, #1
 8005a52:	2300      	moveq	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <_ZN7QAD_FMC8imp_initEv+0x156>
		return QA_Fail;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e05c      	b.n	8005b18 <_ZN7QAD_FMC8imp_initEv+0x210>
	}

  //-------------------
	//Initialize SDRAM IC

	FMC_SDRAM_CommandTypeDef  SDRAM_Cmd = {0};
 8005a5e:	f107 0310 	add.w	r3, r7, #16
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	605a      	str	r2, [r3, #4]
 8005a68:	609a      	str	r2, [r3, #8]
 8005a6a:	60da      	str	r2, [r3, #12]

		//Send command to SDRAM module to enable its clock
	SDRAM_Cmd.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;   //Set to Clock Enable Command
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	613b      	str	r3, [r7, #16]
	SDRAM_Cmd.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a70:	2310      	movs	r3, #16
 8005a72:	617b      	str	r3, [r7, #20]
	SDRAM_Cmd.AutoRefreshNumber      = 1;
 8005a74:	2301      	movs	r3, #1
 8005a76:	61bb      	str	r3, [r7, #24]
	SDRAM_Cmd.ModeRegisterDefinition = 0;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	61fb      	str	r3, [r7, #28]
	cmd(SDRAM_Cmd);
 8005a7c:	f107 0310 	add.w	r3, r7, #16
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f890 	bl	8005ba8 <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

		//Delay for 1ms to allow time for SDRAM clock to enable
	HAL_Delay(1);
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f7fc fb69 	bl	8002160 <HAL_Delay>

		//Send command to SDRAM module to precharge all banks
	SDRAM_Cmd.CommandMode            = FMC_SDRAM_CMD_PALL;  //Set to Precharge All command
 8005a8e:	2302      	movs	r3, #2
 8005a90:	613b      	str	r3, [r7, #16]
	SDRAM_Cmd.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a92:	2310      	movs	r3, #16
 8005a94:	617b      	str	r3, [r7, #20]
	SDRAM_Cmd.AutoRefreshNumber      = 1;
 8005a96:	2301      	movs	r3, #1
 8005a98:	61bb      	str	r3, [r7, #24]
	SDRAM_Cmd.ModeRegisterDefinition = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61fb      	str	r3, [r7, #28]
	cmd(SDRAM_Cmd);
 8005a9e:	f107 0310 	add.w	r3, r7, #16
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f87f 	bl	8005ba8 <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

		//Send command to SDRAM module to Configure Auto Refresh
	SDRAM_Cmd.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE; //Set to Auto Refresh Mode command
 8005aaa:	2303      	movs	r3, #3
 8005aac:	613b      	str	r3, [r7, #16]
	SDRAM_Cmd.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005aae:	2310      	movs	r3, #16
 8005ab0:	617b      	str	r3, [r7, #20]
	SDRAM_Cmd.AutoRefreshNumber      = 8;                              //Set number of consecutive auto refresh commands to 8
 8005ab2:	2308      	movs	r3, #8
 8005ab4:	61bb      	str	r3, [r7, #24]
	SDRAM_Cmd.ModeRegisterDefinition = 0;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
	cmd(SDRAM_Cmd);
 8005aba:	f107 0310 	add.w	r3, r7, #16
 8005abe:	4619      	mov	r1, r3
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 f871 	bl	8005ba8 <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

		//Program Mode Register
	SDRAM_Cmd.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;        //Set to Load Mode Register command
 8005ac6:	2304      	movs	r3, #4
 8005ac8:	613b      	str	r3, [r7, #16]
	SDRAM_Cmd.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005aca:	2310      	movs	r3, #16
 8005acc:	617b      	str	r3, [r7, #20]
	SDRAM_Cmd.AutoRefreshNumber      = 1;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	61bb      	str	r3, [r7, #24]
	SDRAM_Cmd.ModeRegisterDefinition = m_uModeReg_BurstLength_1 |      //Set Read burst length to 1 32bit word
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681a      	ldr	r2, [r3, #0]
			                               m_uModeReg_BurstType_Seq |      //Set burst mode to sequential
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691b      	ldr	r3, [r3, #16]
	SDRAM_Cmd.ModeRegisterDefinition = m_uModeReg_BurstLength_1 |      //Set Read burst length to 1 32bit word
 8005ada:	431a      	orrs	r2, r3
																		 m_uModeReg_CASLatency_3 |       //Set column address strobe (CAS) latency to 3 clock cycles (to match setting provided to FMC)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	69db      	ldr	r3, [r3, #28]
			                               m_uModeReg_BurstType_Seq |      //Set burst mode to sequential
 8005ae0:	431a      	orrs	r2, r3
																		 m_uModeReg_OpMode_Std |         //Set operation mode to standard
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
																		 m_uModeReg_CASLatency_3 |       //Set column address strobe (CAS) latency to 3 clock cycles (to match setting provided to FMC)
 8005ae6:	431a      	orrs	r2, r3
																		 m_uModeReg_WriteBurst_Single;   //Set write burst length to 1 32bit word
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
																		 m_uModeReg_OpMode_Std |         //Set operation mode to standard
 8005aec:	4313      	orrs	r3, r2
	SDRAM_Cmd.ModeRegisterDefinition = m_uModeReg_BurstLength_1 |      //Set Read burst length to 1 32bit word
 8005aee:	61fb      	str	r3, [r7, #28]
	cmd(SDRAM_Cmd);
 8005af0:	f107 0310 	add.w	r3, r7, #16
 8005af4:	4619      	mov	r1, r3
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f856 	bl	8005ba8 <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>


	//---------------------------------
	//Program SDRAM module refresh rate
	HAL_SDRAM_ProgramRefreshRate(&m_sHandle, m_uRefresh);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f7ff f94e 	bl	8004daa <HAL_SDRAM_ProgramRefreshRate>

	//Set Driver State
	m_eState = QA_Initialized; //Set driver as being initializeed
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	//Return
	return QA_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3750      	adds	r7, #80	; 0x50
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	40020c00 	.word	0x40020c00
 8005b24:	40021000 	.word	0x40021000
 8005b28:	40021400 	.word	0x40021400
 8005b2c:	40021800 	.word	0x40021800
 8005b30:	40021c00 	.word	0x40021c00
 8005b34:	40022000 	.word	0x40022000
 8005b38:	40023800 	.word	0x40023800
 8005b3c:	a0000140 	.word	0xa0000140

08005b40 <_ZN7QAD_FMC8imp_testEv>:
//QAD_FMC::imp_test
//QAD_FMC Test Method
//
//Used to perform read and write test of full 16 megabytes of SDRAM
//Returns QA_OK if test passes, or QA_Fail if test is not successful
QA_Result QAD_FMC::imp_test(void) {
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]

	//Write values to whole 16 megabytes of SDRAM
	for (uint32_t i=0; i < QAD_FMC_32BITWORD_COUNT; i++) {
 8005b48:	2300      	movs	r3, #0
 8005b4a:	60fb      	str	r3, [r7, #12]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b52:	d209      	bcs.n	8005b68 <_ZN7QAD_FMC8imp_testEv+0x28>
		QAD_FMC_Data->words[i] = i;
 8005b54:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (uint32_t i=0; i < QAD_FMC_32BITWORD_COUNT; i++) {
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	3301      	adds	r3, #1
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	e7f1      	b.n	8005b4c <_ZN7QAD_FMC8imp_testEv+0xc>
	}

	//Read values from while 16 megabytes of SDRAM, and confirm that they match the values that were written to it
	for (uint32_t i=0; i < QAD_FMC_32BITWORD_COUNT; i++) {
 8005b68:	2300      	movs	r3, #0
 8005b6a:	60bb      	str	r3, [r7, #8]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b72:	d212      	bcs.n	8005b9a <_ZN7QAD_FMC8imp_testEv+0x5a>

		//If data read doesn't match data written then return QA_Fail
		if (QAD_FMC_Data->words[i] != i)
 8005b74:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	bf14      	ite	ne
 8005b84:	2301      	movne	r3, #1
 8005b86:	2300      	moveq	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <_ZN7QAD_FMC8imp_testEv+0x52>
			return QA_Fail;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e004      	b.n	8005b9c <_ZN7QAD_FMC8imp_testEv+0x5c>
	for (uint32_t i=0; i < QAD_FMC_32BITWORD_COUNT; i++) {
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	3301      	adds	r3, #1
 8005b96:	60bb      	str	r3, [r7, #8]
 8005b98:	e7e8      	b.n	8005b6c <_ZN7QAD_FMC8imp_testEv+0x2c>
	}

	//Return QA_OK as if we reach this point then the test has passed
	return QA_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3714      	adds	r7, #20
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>:
//QAD_FMC::cmd
//QAD_FMC Initialization Method
//
//Used to send commands to SDRAM module
//pCmd - FMC_SDRAM_CommandTypeDef containing details of command to be sent to SDRAM module
void QAD_FMC::cmd(FMC_SDRAM_CommandTypeDef& pCmd) {
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
	HAL_SDRAM_SendCommand(&m_sHandle, &pCmd, 0);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3330      	adds	r3, #48	; 0x30
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	6839      	ldr	r1, [r7, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7ff f8ca 	bl	8004d54 <HAL_SDRAM_SendCommand>
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>:
//QAD_GPIO_Output Constructor
//
//This method will initialize the required GPIO pin in Push Pull mode, with Pull Up and Pull Down resistors disabled, and in low speed mode
//pGPIO - The GPIO port for the required pin. A member of GPIO_TypeDef as defined in stm32f769xx.h
//uPin  - The pin number for the required pin. A member of GPIO_pins_define as defined in stm32f7xx_hal_gpio.h
QAD_GPIO_Output::QAD_GPIO_Output(GPIO_TypeDef* pGPIO, uint16_t uPin) :
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	80fb      	strh	r3, [r7, #6]
	m_pGPIO(pGPIO),
	m_uPin(uPin),
	m_eOutputMode(QAD_GPIO_OutputMode_PushPull),
	m_ePullMode(QAD_GPIO_PullMode_NoPull),
	m_eSpeed(QAD_GPIO_Speed_Low),
	m_eState(QAD_GPIO_PinState_Off) {
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	88fa      	ldrh	r2, [r7, #6]
 8005be0:	809a      	strh	r2, [r3, #4]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	719a      	strb	r2, [r3, #6]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	609a      	str	r2, [r3, #8]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	60da      	str	r2, [r3, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	741a      	strb	r2, [r3, #16]

	//Initialize the GPIO Pin
  periphInit();
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 f841 	bl	8005c82 <_ZN15QAD_GPIO_Output10periphInitEv>
}
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	4618      	mov	r0, r3
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <_ZN15QAD_GPIO_Output2onEv>:

//QAD_GPIO_Output::on
//QAD_GPIO_Output Control Method
//
//Used to turn the GPIO pin on
void QAD_GPIO_Output::on(void) {
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b082      	sub	sp, #8
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(m_pGPIO, m_uPin, GPIO_PIN_SET);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6818      	ldr	r0, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	889b      	ldrh	r3, [r3, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	f7fd fbdb 	bl	80033d8 <HAL_GPIO_WritePin>
	m_eState = QAD_GPIO_PinState_On;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	741a      	strb	r2, [r3, #16]
}
 8005c28:	bf00      	nop
 8005c2a:	3708      	adds	r7, #8
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <_ZN15QAD_GPIO_Output3offEv>:

//QAD_GPIO_Output::off
//QAD_GPIO_Output Control Method
//
//Used to turn the GPIO pin off
void QAD_GPIO_Output::off(void) {
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(m_pGPIO, m_uPin, GPIO_PIN_RESET);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6818      	ldr	r0, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	889b      	ldrh	r3, [r3, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	4619      	mov	r1, r3
 8005c44:	f7fd fbc8 	bl	80033d8 <HAL_GPIO_WritePin>
	m_eState = QAD_GPIO_PinState_Off;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	741a      	strb	r2, [r3, #16]
}
 8005c4e:	bf00      	nop
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <_ZN15QAD_GPIO_Output6toggleEv>:

//QAD_GPIO_Output::toggle
//QAD_GPIO_Output Control Method
//
//Used to toggle the state of the GPIO pin (will turn off if currently on, or turn on if currently off)
void QAD_GPIO_Output::toggle(void) {
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b082      	sub	sp, #8
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]

	switch (m_eState) {
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	7c1b      	ldrb	r3, [r3, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <_ZN15QAD_GPIO_Output6toggleEv+0x1c>
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d107      	bne.n	8005c7a <_ZN15QAD_GPIO_Output6toggleEv+0x24>
	  case (QAD_GPIO_PinState_On):
	  	off();
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff ffe0 	bl	8005c30 <_ZN15QAD_GPIO_Output3offEv>
	    break;
 8005c70:	e003      	b.n	8005c7a <_ZN15QAD_GPIO_Output6toggleEv+0x24>
	  case (QAD_GPIO_PinState_Off):
	  	on();
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7ff ffc9 	bl	8005c0a <_ZN15QAD_GPIO_Output2onEv>
	    break;
 8005c78:	bf00      	nop
	}
}
 8005c7a:	bf00      	nop
 8005c7c:	3708      	adds	r7, #8
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <_ZN15QAD_GPIO_Output10periphInitEv>:
//QAD_GPIO_Output::periphInit
//QAD_GPIO_Output Private Initialization Method
//
//Used to initialize the GPIO Pin based on the currently selected settings
//Specifically to be called by device class constructors and methods used for changing settings
void QAD_GPIO_Output::periphInit(void) {
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b088      	sub	sp, #32
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_Init = {0};
 8005c8a:	f107 030c 	add.w	r3, r7, #12
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	605a      	str	r2, [r3, #4]
 8005c94:	609a      	str	r2, [r3, #8]
 8005c96:	60da      	str	r2, [r3, #12]
 8005c98:	611a      	str	r2, [r3, #16]
	GPIO_Init.Pin    = m_uPin;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	889b      	ldrh	r3, [r3, #4]
 8005c9e:	60fb      	str	r3, [r7, #12]
	GPIO_Init.Mode   = m_eOutputMode ? GPIO_MODE_OUTPUT_OD : GPIO_MODE_OUTPUT_PP;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	799b      	ldrb	r3, [r3, #6]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <_ZN15QAD_GPIO_Output10periphInitEv+0x2a>
 8005ca8:	2311      	movs	r3, #17
 8005caa:	e000      	b.n	8005cae <_ZN15QAD_GPIO_Output10periphInitEv+0x2c>
 8005cac:	2301      	movs	r3, #1
 8005cae:	613b      	str	r3, [r7, #16]
	GPIO_Init.Pull   = m_ePullMode;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	617b      	str	r3, [r7, #20]
	GPIO_Init.Speed  = m_eSpeed;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(m_pGPIO, &GPIO_Init);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f107 020c 	add.w	r2, r7, #12
 8005cc4:	4611      	mov	r1, r2
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fd f8ce 	bl	8002e68 <HAL_GPIO_Init>
}
 8005ccc:	bf00      	nop
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <_ZN14QAD_GPIO_InputC1EP12GPIO_TypeDeft>:
//QAD_GPIO_Input Constructor
//
//This method will initialize the required GPIO pin with Pull Up and Pull Down resistors disabled, and in low speed mode
//pGPIO - The GPIO port for the required pin. A member of GPIO_TypeDef as defined in stm32f769xx.h
//uPin  - The pin number for the required pin. A member of GPIO_pins_define as defined in stm32f7xx_hal_gpio.h
QAD_GPIO_Input::QAD_GPIO_Input(GPIO_TypeDef* pGPIO, uint16_t uPin) :
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	80fb      	strh	r3, [r7, #6]
		m_pGPIO(pGPIO),
		m_uPin(uPin),
		m_ePullMode(QAD_GPIO_PullMode_NoPull) {
 8005ce2:	4a0a      	ldr	r2, [pc, #40]	; (8005d0c <_ZN14QAD_GPIO_InputC1EP12GPIO_TypeDeft+0x38>)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	605a      	str	r2, [r3, #4]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	88fa      	ldrh	r2, [r7, #6]
 8005cf2:	811a      	strh	r2, [r3, #8]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	60da      	str	r2, [r3, #12]

	//Initialize the GPIO pin
	periphInit();
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	f000 f817 	bl	8005d2e <_ZN14QAD_GPIO_Input10periphInitEv>
}
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4618      	mov	r0, r3
 8005d04:	3710      	adds	r7, #16
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	08008f84 	.word	0x08008f84

08005d10 <_ZN14QAD_GPIO_Input11setPullModeE17QAD_GPIO_PullMode>:
//QAD_GPIO_Input::setPullMode
//QAD_GPIO_Input Control Method
//
//Sets new pull mode (Pull-up, Pull-down or No-pull)
//ePull - New pull mode. Member of QAD_GPIO_PullMode as defined in QAD_GPIO.hpp
void QAD_GPIO_Input::setPullMode(QAD_GPIO_PullMode ePull) {
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]

	//Store new Pull mode setting
	m_ePullMode = ePull;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	60da      	str	r2, [r3, #12]

	//Reinitialize peripheral with new Pull mode
	periphInit();
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f804 	bl	8005d2e <_ZN14QAD_GPIO_Input10periphInitEv>
}
 8005d26:	bf00      	nop
 8005d28:	3708      	adds	r7, #8
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}

08005d2e <_ZN14QAD_GPIO_Input10periphInitEv>:
//QAD_GPIO_Input::periphInit
//QAD_GPIO_Input Private Initialization Method
//
//Used to initialize the GPIO Pin based on the currently selected settings
//Specifically to be called by device class constructors and methods used for changing settings
void QAD_GPIO_Input::periphInit(void) {
 8005d2e:	b580      	push	{r7, lr}
 8005d30:	b088      	sub	sp, #32
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_Init = {0};
 8005d36:	f107 030c 	add.w	r3, r7, #12
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	605a      	str	r2, [r3, #4]
 8005d40:	609a      	str	r2, [r3, #8]
 8005d42:	60da      	str	r2, [r3, #12]
 8005d44:	611a      	str	r2, [r3, #16]
	GPIO_Init.Pin    = m_uPin;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	891b      	ldrh	r3, [r3, #8]
 8005d4a:	60fb      	str	r3, [r7, #12]
	GPIO_Init.Mode   = GPIO_MODE_INPUT;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	613b      	str	r3, [r7, #16]
	GPIO_Init.Pull   = m_ePullMode;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	617b      	str	r3, [r7, #20]
	GPIO_Init.Speed  = GPIO_SPEED_FREQ_LOW;
 8005d56:	2300      	movs	r3, #0
 8005d58:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(m_pGPIO, &GPIO_Init);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f107 020c 	add.w	r2, r7, #12
 8005d62:	4611      	mov	r1, r2
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7fd f87f 	bl	8002e68 <HAL_GPIO_Init>
}
 8005d6a:	bf00      	nop
 8005d6c:	3720      	adds	r7, #32
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <_ZN8QAD_LTDCC1Ev>:

  //------------
  //Constructors

  //As this is a private method in a singleton class, this method will be called the first time the class's get() method is called
	QAD_LTDC() :
 8005d72:	b480      	push	{r7}
 8005d74:	b083      	sub	sp, #12
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
	  m_eInitState(QA_NotInitialized) {}
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	701a      	strb	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f646 3225 	movw	r2, #27429	; 0x6b25
 8005d86:	605a      	str	r2, [r3, #4]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f24f 4224 	movw	r2, #62500	; 0xf424
 8005d8e:	609a      	str	r2, [r3, #8]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f643 5209 	movw	r2, #15625	; 0x3d09
 8005d96:	60da      	str	r2, [r3, #12]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
	...

08005da8 <_ZN8QAD_LTDC3getEv>:

	//-----------------
	//Singleton Methods
	//
	//Used to retrieve a reference to the singleton class
	static QAD_LTDC& get(void) {
 8005da8:	b580      	push	{r7, lr}
 8005daa:	af00      	add	r7, sp, #0
		static QAD_LTDC instance;
 8005dac:	4b10      	ldr	r3, [pc, #64]	; (8005df0 <_ZN8QAD_LTDC3getEv+0x48>)
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	f3bf 8f5b 	dmb	ish
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bf0c      	ite	eq
 8005dbe:	2301      	moveq	r3, #1
 8005dc0:	2300      	movne	r3, #0
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d010      	beq.n	8005dea <_ZN8QAD_LTDC3getEv+0x42>
 8005dc8:	4809      	ldr	r0, [pc, #36]	; (8005df0 <_ZN8QAD_LTDC3getEv+0x48>)
 8005dca:	f002 fcec 	bl	80087a6 <__cxa_guard_acquire>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bf14      	ite	ne
 8005dd4:	2301      	movne	r3, #1
 8005dd6:	2300      	moveq	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d005      	beq.n	8005dea <_ZN8QAD_LTDC3getEv+0x42>
 8005dde:	4805      	ldr	r0, [pc, #20]	; (8005df4 <_ZN8QAD_LTDC3getEv+0x4c>)
 8005de0:	f7ff ffc7 	bl	8005d72 <_ZN8QAD_LTDCC1Ev>
 8005de4:	4802      	ldr	r0, [pc, #8]	; (8005df0 <_ZN8QAD_LTDC3getEv+0x48>)
 8005de6:	f002 fcea 	bl	80087be <__cxa_guard_release>
		return instance;
 8005dea:	4b02      	ldr	r3, [pc, #8]	; (8005df4 <_ZN8QAD_LTDC3getEv+0x4c>)
	}
 8005dec:	4618      	mov	r0, r3
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	2000028c 	.word	0x2000028c
 8005df4:	20000140 	.word	0x20000140

08005df8 <_ZN8QAD_LTDC15dsi_IO_WriteCmdEmPh>:
	//Communication Methods

	//Used to allow OTM8009A driver (in otm8009a.h file) to communicate with OTM8009A display controller via DSI
	//uNumParams - The number of parameters being supplied
	//pParams    - Pointer to the list of parameters to be supplied
	static void dsi_IO_WriteCmd(uint32_t uNumParams, uint8_t* pParams) {
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
		get().imp_dsi_IO_WriteCmd(uNumParams, pParams);
 8005e02:	f7ff ffd1 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8005e06:	4603      	mov	r3, r0
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f000 faeb 	bl	80063e8 <_ZN8QAD_LTDC19imp_dsi_IO_WriteCmdEmPh>
	}
 8005e12:	bf00      	nop
 8005e14:	3708      	adds	r7, #8
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <_ZN8QAD_LTDC8imp_initEv>:
//QAD_LTDC Initialization Method
//
//To be called from static method init()
//Used to initialize the DSI and LTDC peripherals, LTDC layers, the OTM8009A display controller and the required reset and backlight control GPIO pins
//Returns QA_OK if initialization successful, or QA_Fail if initialization fails.
QA_Result QAD_LTDC::imp_init(void) {
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b0a2      	sub	sp, #136	; 0x88
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]

  //Initialize GPIOs
	GPIO_InitTypeDef GPIO_Init = {0};
 8005e24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e28:	2200      	movs	r2, #0
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	605a      	str	r2, [r3, #4]
 8005e2e:	609a      	str	r2, [r3, #8]
 8005e30:	60da      	str	r2, [r3, #12]
 8005e32:	611a      	str	r2, [r3, #16]

	  //Initialize Backlight Control Pin
	GPIO_Init.Pin    = QAD_LTDC_BACKLIGHT_PIN;          //Set pin number. (QAD_LTDC_BACKLIGHT_PIN is defined in setup.hpp)
 8005e34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005e38:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_Init.Mode   = GPIO_MODE_OUTPUT_PP;             //Set pin mode to output in push/pull mode
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_Init.Pull   = GPIO_PULLDOWN;                   //Enable pull-down resistor so backlight defaults to off
 8005e3e:	2302      	movs	r3, #2
 8005e40:	65fb      	str	r3, [r7, #92]	; 0x5c
	GPIO_Init.Speed  = GPIO_SPEED_FREQ_LOW;             //Set pin's output speed to low
 8005e42:	2300      	movs	r3, #0
 8005e44:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_GPIO_Init(QAD_LTDC_BACKLIGHT_PORT, &GPIO_Init); //Initialize pin. (QAD_LTDC_BACKLIGHT_PORT is defined in setup.hpp)
 8005e46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4897      	ldr	r0, [pc, #604]	; (80060ac <_ZN8QAD_LTDC8imp_initEv+0x290>)
 8005e4e:	f7fd f80b 	bl	8002e68 <HAL_GPIO_Init>

		//Initialize OTM8009A Controller Reset Pin
	GPIO_Init.Pin    = QAD_LTDC_RESET_PIN;              //Set pin number. (QAD_LTDC_RESET_PIN is defined in setup.hpp)
 8005e52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e56:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_Init.Mode   = GPIO_MODE_OUTPUT_PP;             //Set pin mode to output in push/pull mode
 8005e58:	2301      	movs	r3, #1
 8005e5a:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_Init.Pull   = GPIO_PULLUP;                     //Enable pull-up resistor as reset is active-low
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	65fb      	str	r3, [r7, #92]	; 0x5c
	GPIO_Init.Speed  = GPIO_SPEED_FREQ_LOW;             //Set pin's output speed to low
 8005e60:	2300      	movs	r3, #0
 8005e62:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_GPIO_Init(QAD_LTDC_RESET_PORT, &GPIO_Init);     //Initialize pin. (QAD_LTDC_RESET_PORT is defined in setup.hpp)
 8005e64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4891      	ldr	r0, [pc, #580]	; (80060b0 <_ZN8QAD_LTDC8imp_initEv+0x294>)
 8005e6c:	f7fc fffc 	bl	8002e68 <HAL_GPIO_Init>


	//Reset OTM8009A Controller
	HAL_GPIO_WritePin(QAD_LTDC_RESET_PORT, QAD_LTDC_RESET_PIN, GPIO_PIN_RESET); //Pull reset pin low
 8005e70:	2200      	movs	r2, #0
 8005e72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e76:	488e      	ldr	r0, [pc, #568]	; (80060b0 <_ZN8QAD_LTDC8imp_initEv+0x294>)
 8005e78:	f7fd faae 	bl	80033d8 <HAL_GPIO_WritePin>
	HAL_Delay(20);                                                              //Delay for 20ms to allow for reset process
 8005e7c:	2014      	movs	r0, #20
 8005e7e:	f7fc f96f 	bl	8002160 <HAL_Delay>
	HAL_GPIO_WritePin(QAD_LTDC_RESET_PORT, QAD_LTDC_RESET_PIN, GPIO_PIN_SET);   //Pull reset pin high
 8005e82:	2201      	movs	r2, #1
 8005e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e88:	4889      	ldr	r0, [pc, #548]	; (80060b0 <_ZN8QAD_LTDC8imp_initEv+0x294>)
 8005e8a:	f7fd faa5 	bl	80033d8 <HAL_GPIO_WritePin>
	HAL_Delay(10);                                                              //Delay for 10ms to allow reset process time to complete
 8005e8e:	200a      	movs	r0, #10
 8005e90:	f7fc f966 	bl	8002160 <HAL_Delay>


	//Initialize LTDC Peripheral Clock
	__HAL_RCC_LTDC_CLK_ENABLE();
 8005e94:	4b87      	ldr	r3, [pc, #540]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e98:	4a86      	ldr	r2, [pc, #536]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005e9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e9e:	6453      	str	r3, [r2, #68]	; 0x44
 8005ea0:	4b84      	ldr	r3, [pc, #528]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ea4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ea8:	613b      	str	r3, [r7, #16]
 8005eaa:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_LTDC_FORCE_RESET();
 8005eac:	4b81      	ldr	r3, [pc, #516]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb0:	4a80      	ldr	r2, [pc, #512]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005eb6:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 8005eb8:	4b7e      	ldr	r3, [pc, #504]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	4a7d      	ldr	r2, [pc, #500]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ebe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005ec2:	6253      	str	r3, [r2, #36]	; 0x24

	//Initialize DSI Peripheral Clock
	__HAL_RCC_DSI_CLK_ENABLE();
 8005ec4:	4b7b      	ldr	r3, [pc, #492]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec8:	4a7a      	ldr	r2, [pc, #488]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ece:	6453      	str	r3, [r2, #68]	; 0x44
 8005ed0:	4b78      	ldr	r3, [pc, #480]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_DSI_FORCE_RESET();
 8005edc:	4b75      	ldr	r3, [pc, #468]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	4a74      	ldr	r2, [pc, #464]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005ee2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ee6:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 8005ee8:	4b72      	ldr	r3, [pc, #456]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eec:	4a71      	ldr	r2, [pc, #452]	; (80060b4 <_ZN8QAD_LTDC8imp_initEv+0x298>)
 8005eee:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8005ef2:	6253      	str	r3, [r2, #36]	; 0x24

	//Prepare Instances for DSI and LTDC handles (required if needing to call imp_deinit() due to failed initialization)
  m_sDSIHandle.Instance = DSI;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a70      	ldr	r2, [pc, #448]	; (80060b8 <_ZN8QAD_LTDC8imp_initEv+0x29c>)
 8005ef8:	611a      	str	r2, [r3, #16]
  m_sLTDCHandle.Instance = LTDC;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a6f      	ldr	r2, [pc, #444]	; (80060bc <_ZN8QAD_LTDC8imp_initEv+0x2a0>)
 8005efe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  //-------------------------
  //Initialize DSI peripheral

  //Confirm DSI is currently uninitialized
  HAL_DSI_DeInit(&m_sDSIHandle);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	3310      	adds	r3, #16
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fc fbf4 	bl	80026f4 <HAL_DSI_DeInit>

  //Fill out DSI PLL Initialization structure as required for DSI to operate at required clock speed
  DSI_PLLInitTypeDef DSI_PLLInit = {0};
 8005f0c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005f10:	2200      	movs	r2, #0
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	605a      	str	r2, [r3, #4]
 8005f16:	609a      	str	r2, [r3, #8]
  DSI_PLLInit.PLLNDIV = 100;
 8005f18:	2364      	movs	r3, #100	; 0x64
 8005f1a:	64bb      	str	r3, [r7, #72]	; 0x48
  DSI_PLLInit.PLLIDF  = DSI_PLL_IN_DIV5;
 8005f1c:	2305      	movs	r3, #5
 8005f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  DSI_PLLInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8005f20:	2300      	movs	r3, #0
 8005f22:	653b      	str	r3, [r7, #80]	; 0x50

  //Fill out required DSI initialization details
  m_sDSIHandle.Init.NumberOfLanes = DSI_TWO_DATA_LANES;                   //Set DSI as using two data lanes
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	61da      	str	r2, [r3, #28]
  m_sDSIHandle.Init.TXEscapeCkdiv = m_uLCDLaneByteClk / m_uLCDClkDivisor; //Set TX Escape Clock Division
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	689a      	ldr	r2, [r3, #8]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	619a      	str	r2, [r3, #24]

  //Initialize DSI, calling imp_deinit() if initialization fails
  if (HAL_DSI_Init(&m_sDSIHandle, &DSI_PLLInit) != HAL_OK) {
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	3310      	adds	r3, #16
 8005f3e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005f42:	4611      	mov	r1, r2
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fc fabb 	bl	80024c0 <HAL_DSI_Init>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bf14      	ite	ne
 8005f50:	2301      	movne	r3, #1
 8005f52:	2300      	moveq	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d004      	beq.n	8005f64 <_ZN8QAD_LTDC8imp_initEv+0x148>
  	imp_deinit();
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f9e4 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
  	return QA_Fail;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e1db      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>

  //----------------------------------
  //Initialize DSI video configuration

  //Generate base DSI timing parameters
  uint32_t HACT = QAD_LTDC_WIDTH;    //Horizontal Active period in pixels
 8005f64:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005f68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t VACT = QAD_LTDC_HEIGHT;   //Vertical Active period in pixels
 8005f6c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005f70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t VSA  = 12;                //Period that vertical sync is active in pixels
 8005f74:	230c      	movs	r3, #12
 8005f76:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t VBP  = 12;                //Vertical Back Porch in pixels
 8005f78:	230c      	movs	r3, #12
 8005f7a:	67bb      	str	r3, [r7, #120]	; 0x78
  uint32_t VFP  = 12;                //Vertical Front Porch in pixels
 8005f7c:	230c      	movs	r3, #12
 8005f7e:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t HSA  = 63;                //Period that horizontal sync is active in pixels
 8005f80:	233f      	movs	r3, #63	; 0x3f
 8005f82:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t HBP  = 120;               //Horizontal Back Porch in pixels
 8005f84:	2378      	movs	r3, #120	; 0x78
 8005f86:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t HFP  = 120;               //Horizontal Front Porch in pixels
 8005f88:	2378      	movs	r3, #120	; 0x78
 8005f8a:	66bb      	str	r3, [r7, #104]	; 0x68

  //Fill out details of DSI Configuration Handle
  m_sDSICfgHandle.VirtualChannelID             = 0;                                      //Set virtual channel ID
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	62da      	str	r2, [r3, #44]	; 0x2c
  m_sDSICfgHandle.ColorCoding                  = DSI_RGB888;                             //Set pixel format to 24bit RGB (8bits for each Red, Green and Blue)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2205      	movs	r2, #5
 8005f96:	631a      	str	r2, [r3, #48]	; 0x30
  m_sDSICfgHandle.VSPolarity                   = DSI_VSYNC_ACTIVE_HIGH;                  //Set Vertical Sync signal to active high
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	64da      	str	r2, [r3, #76]	; 0x4c
  m_sDSICfgHandle.HSPolarity                   = DSI_HSYNC_ACTIVE_HIGH;                  //Set Horizontal Sync signal to active high
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	649a      	str	r2, [r3, #72]	; 0x48
  m_sDSICfgHandle.DEPolarity                   = DSI_DATA_ENABLE_ACTIVE_HIGH;            //Set Data Enable signal to active high
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	651a      	str	r2, [r3, #80]	; 0x50
  m_sDSICfgHandle.Mode                         = DSI_VID_MODE_BURST;                     //Set Video Mode to burst mode
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2202      	movs	r2, #2
 8005fae:	639a      	str	r2, [r3, #56]	; 0x38
  m_sDSICfgHandle.NullPacketSize               = 0xFFF;                                  //Set null packet size
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f640 72ff 	movw	r2, #4095	; 0xfff
 8005fb6:	645a      	str	r2, [r3, #68]	; 0x44
  m_sDSICfgHandle.NumberOfChunks               = 0;                                      //Set number of chunks
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	641a      	str	r2, [r3, #64]	; 0x40
  m_sDSICfgHandle.PacketSize                   = HACT;                                   //Set packet size to horizontal active period
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005fc4:	63da      	str	r2, [r3, #60]	; 0x3c

  m_sDSICfgHandle.HorizontalSyncActive         = (HSA * m_uLCDLaneByteClk) /             //Set duration for horizontal sync signal (in lane byte clock cycles)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005fcc:	fb02 f203 	mul.w	r2, r2, r3
  		                                           m_uLCDClockRate;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
  m_sDSICfgHandle.HorizontalSyncActive         = (HSA * m_uLCDLaneByteClk) /             //Set duration for horizontal sync signal (in lane byte clock cycles)
 8005fd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	655a      	str	r2, [r3, #84]	; 0x54

  m_sDSICfgHandle.HorizontalBackPorch          = (HSA * m_uLCDLaneByteClk) /             //Set duration for horizontal back porch (in lane byte clock cycles)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005fe2:	fb02 f203 	mul.w	r2, r2, r3
  		                                           m_uLCDClockRate;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
  m_sDSICfgHandle.HorizontalBackPorch          = (HSA * m_uLCDLaneByteClk) /             //Set duration for horizontal back porch (in lane byte clock cycles)
 8005fea:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	659a      	str	r2, [r3, #88]	; 0x58

  m_sDSICfgHandle.HorizontalLine               = ((HACT + HSA + HBP + HFP) *             //Set duration for a horizontal line (in lane byte clock cycles)
 8005ff2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005ff6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ff8:	441a      	add	r2, r3
 8005ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ffc:	441a      	add	r2, r3
 8005ffe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006000:	4413      	add	r3, r2
  		                                           m_uLCDLaneByteClk) / m_uLCDClockRate;
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	6892      	ldr	r2, [r2, #8]
  m_sDSICfgHandle.HorizontalLine               = ((HACT + HSA + HBP + HFP) *             //Set duration for a horizontal line (in lane byte clock cycles)
 8006006:	fb02 f203 	mul.w	r2, r2, r3
  		                                           m_uLCDLaneByteClk) / m_uLCDClockRate;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	fbb2 f2f3 	udiv	r2, r2, r3
  m_sDSICfgHandle.HorizontalLine               = ((HACT + HSA + HBP + HFP) *             //Set duration for a horizontal line (in lane byte clock cycles)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	65da      	str	r2, [r3, #92]	; 0x5c

  m_sDSICfgHandle.VerticalSyncActive           = VSA;                                    //Set duration for vertical sync signal
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800601a:	661a      	str	r2, [r3, #96]	; 0x60
  m_sDSICfgHandle.VerticalBackPorch            = VBP;                                    //Set duration for vertical back porch
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006020:	665a      	str	r2, [r3, #100]	; 0x64
  m_sDSICfgHandle.VerticalFrontPorch           = VFP;                                    //Set duration for vertical front porch
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006026:	669a      	str	r2, [r3, #104]	; 0x68
  m_sDSICfgHandle.VerticalActive               = VACT;                                   //Set duration of vertical active period
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800602e:	66da      	str	r2, [r3, #108]	; 0x6c

  m_sDSICfgHandle.LPCommandEnable              = DSI_LP_COMMAND_ENABLE;  //Enable DSI low power command
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006036:	671a      	str	r2, [r3, #112]	; 0x70
  m_sDSICfgHandle.LPLargestPacketSize          = 16;                     //Set largest packet size for low power commands during VSA, VBP and VFP periods.
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2210      	movs	r2, #16
 800603c:	675a      	str	r2, [r3, #116]	; 0x74
  m_sDSICfgHandle.LPVACTLargestPacketSize      = 0;                      //Set largest packet size for low power commands during VACT period
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	679a      	str	r2, [r3, #120]	; 0x78
  m_sDSICfgHandle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;      //Enable low power horizontal front porch
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800604a:	67da      	str	r2, [r3, #124]	; 0x7c
  m_sDSICfgHandle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;      //Enable low power horizontal back porch
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006052:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  m_sDSICfgHandle.LPVerticalActiveEnable       = DSI_LP_VACT_ENABLE;     //Enable low power vertical active
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800605c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  m_sDSICfgHandle.LPVerticalFrontPorchEnable   = DSI_LP_VFP_ENABLE;      //Enable low power vertical front porch
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006066:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  m_sDSICfgHandle.LPVerticalBackPorchEnable    = DSI_LP_VBP_ENABLE;      //Enable low power vertical back porch
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006070:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  m_sDSICfgHandle.LPVerticalSyncActiveEnable   = DSI_LP_VSYNC_ENABLE;    //Enable low power vertical sync
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f44f 7280 	mov.w	r2, #256	; 0x100
 800607a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  //Configure DSI Video Mode,
  if (HAL_DSI_ConfigVideoMode(&m_sDSIHandle, &m_sDSICfgHandle) != HAL_OK) {
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f103 0210 	add.w	r2, r3, #16
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	332c      	adds	r3, #44	; 0x2c
 8006088:	4619      	mov	r1, r3
 800608a:	4610      	mov	r0, r2
 800608c:	f7fc fbba 	bl	8002804 <HAL_DSI_ConfigVideoMode>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	bf14      	ite	ne
 8006096:	2301      	movne	r3, #1
 8006098:	2300      	moveq	r3, #0
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00f      	beq.n	80060c0 <_ZN8QAD_LTDC8imp_initEv+0x2a4>
  	imp_deinit();
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f941 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
  	return QA_Fail;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e138      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>
 80060aa:	bf00      	nop
 80060ac:	40022000 	.word	0x40022000
 80060b0:	40022400 	.word	0x40022400
 80060b4:	40023800 	.word	0x40023800
 80060b8:	40016c00 	.word	0x40016c00
 80060bc:	40016800 	.word	0x40016800

  //--------------------------
  //Initialize LTDC Peripheral

  //Fill out details for LTDC initialization
  m_sLTDCHandle.Init.HorizontalSync     = (HSA - 1);                              //Set horizontal syncronization width
 80060c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060c2:	1e5a      	subs	r2, r3, #1
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  m_sLTDCHandle.Init.AccumulatedHBP     = (HSA + HBP - 1);                        //Set accumulated horizontal back porch width
 80060ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80060cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ce:	4413      	add	r3, r2
 80060d0:	1e5a      	subs	r2, r3, #1
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  m_sLTDCHandle.Init.AccumulatedActiveW = (QAD_LTDC_WIDTH + HSA + HBP - 1);       //Set accumulated active width
 80060d8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80060da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060dc:	4413      	add	r3, r2
 80060de:	f203 321f 	addw	r2, r3, #799	; 0x31f
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  m_sLTDCHandle.Init.TotalWidth         = (QAD_LTDC_WIDTH + HSA + HBP + HFP - 1); //Set total width
 80060e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80060ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ec:	441a      	add	r2, r3
 80060ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80060f0:	4413      	add	r3, r2
 80060f2:	f203 321f 	addw	r2, r3, #799	; 0x31f
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  m_sLTDCHandle.LayerCfg->ImageWidth    = QAD_LTDC_WIDTH;                         //Sets the frame buffer line length (in pixels)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f44f 7248 	mov.w	r2, #800	; 0x320
 8006102:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  m_sLTDCHandle.LayerCfg->ImageHeight   = QAD_LTDC_HEIGHT;                        //Sets the number of frame buffer lines (height in pixels)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800610c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  m_sLTDCHandle.Init.Backcolor.Red      = 0;                                      //Set background color red value
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
  m_sLTDCHandle.Init.Backcolor.Green    = 0;                                      //Set background color green value
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
  m_sLTDCHandle.Init.Backcolor.Blue     = 255;                                    //Set background color blue value
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	22ff      	movs	r2, #255	; 0xff
 8006124:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
  m_sLTDCHandle.Init.PCPolarity         = LTDC_PCPOLARITY_IPC;                    //Set pixel clock polarity to non-inverted
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

  //Complete initialization structre details based on DSI Configuration, calling imp_deinit() if failed
  if (HAL_LTDC_StructInitFromVideoConfig(&m_sLTDCHandle, &m_sDSICfgHandle) != HAL_OK) {
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	332c      	adds	r3, #44	; 0x2c
 800613a:	4619      	mov	r1, r3
 800613c:	4610      	mov	r0, r2
 800613e:	f7fd fc6f 	bl	8003a20 <HAL_LTDCEx_StructInitFromVideoConfig>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	bf14      	ite	ne
 8006148:	2301      	movne	r3, #1
 800614a:	2300      	moveq	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d004      	beq.n	800615c <_ZN8QAD_LTDC8imp_initEv+0x340>
  	imp_deinit();
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f8e8 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
  	return QA_Fail;
 8006158:	2301      	movs	r3, #1
 800615a:	e0df      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>
  }

  //Initialize LTDC Peripheral
  if (HAL_LTDC_Init(&m_sLTDCHandle) != HAL_OK) {
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3398      	adds	r3, #152	; 0x98
 8006160:	4618      	mov	r0, r3
 8006162:	f7fd f953 	bl	800340c <HAL_LTDC_Init>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	bf14      	ite	ne
 800616c:	2301      	movne	r3, #1
 800616e:	2300      	moveq	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d004      	beq.n	8006180 <_ZN8QAD_LTDC8imp_initEv+0x364>
  	imp_deinit();
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f8d6 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
  	return QA_Fail;
 800617c:	2301      	movs	r3, #1
 800617e:	e0cd      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>

    //-------
    //Layer 0

  //Set pointer address for layer 0 double buffer
  m_pLayer0Ptr = (void*)0xC0000000;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8006186:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

  //Clear Layer Config structure
  LTDC_Layer = {0};
 800618a:	f107 0314 	add.w	r3, r7, #20
 800618e:	2234      	movs	r2, #52	; 0x34
 8006190:	2100      	movs	r1, #0
 8006192:	4618      	mov	r0, r3
 8006194:	f002 fbbc 	bl	8008910 <memset>

    //Set Layer as filling entire 800x480 display area of LCD
	LTDC_Layer.WindowX0        = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]
	LTDC_Layer.WindowX1        = QAD_LTDC_WIDTH;
 800619c:	f44f 7348 	mov.w	r3, #800	; 0x320
 80061a0:	61bb      	str	r3, [r7, #24]
	LTDC_Layer.WindowY0        = 0;
 80061a2:	2300      	movs	r3, #0
 80061a4:	61fb      	str	r3, [r7, #28]
	LTDC_Layer.WindowY1        = QAD_LTDC_HEIGHT;
 80061a6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80061aa:	623b      	str	r3, [r7, #32]

	LTDC_Layer.PixelFormat     = LTDC_PIXEL_FORMAT_ARGB4444;   //Set pixel format as 16bits per pixel (ARGB4444)
 80061ac:	2304      	movs	r3, #4
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
	LTDC_Layer.FBStartAdress   = (uint32_t)m_pLayer0Ptr;       //Set address of initial front buffer for layer 1
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80061b6:	63bb      	str	r3, [r7, #56]	; 0x38
	LTDC_Layer.Alpha           = 255;                          //Specify constant Alpha value used for blending
 80061b8:	23ff      	movs	r3, #255	; 0xff
 80061ba:	62bb      	str	r3, [r7, #40]	; 0x28
	LTDC_Layer.Alpha0          = 0;                            //Specify default Alpha value
 80061bc:	2300      	movs	r3, #0
 80061be:	62fb      	str	r3, [r7, #44]	; 0x2c

	  //Set Layer background colour to black
	LTDC_Layer.Backcolor.Red   = 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	LTDC_Layer.Backcolor.Green = 0;
 80061c6:	2300      	movs	r3, #0
 80061c8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	LTDC_Layer.Backcolor.Blue  = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

	LTDC_Layer.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;  //Set Blending Factor 1 as Pixel Alpha * Constant Alpha
 80061d2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80061d6:	633b      	str	r3, [r7, #48]	; 0x30
	LTDC_Layer.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;  //Set Blending Factor 2 as Pixel Alpha * Constant Alpha
 80061d8:	2307      	movs	r3, #7
 80061da:	637b      	str	r3, [r7, #52]	; 0x34
	LTDC_Layer.ImageWidth      = QAD_LTDC_WIDTH;               //Set frame buffer width
 80061dc:	f44f 7348 	mov.w	r3, #800	; 0x320
 80061e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LTDC_Layer.ImageHeight     = QAD_LTDC_HEIGHT;              //Set frame buffer height
 80061e2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80061e6:	643b      	str	r3, [r7, #64]	; 0x40

	//Configure layer 0 using required settings, calling imp_deinit() if initialization fails
	if (HAL_LTDC_ConfigLayer(&m_sLTDCHandle, &LTDC_Layer, 0) != HAL_OK) {
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3398      	adds	r3, #152	; 0x98
 80061ec:	f107 0114 	add.w	r1, r7, #20
 80061f0:	2200      	movs	r2, #0
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fd fa06 	bl	8003604 <HAL_LTDC_ConfigLayer>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	bf14      	ite	ne
 80061fe:	2301      	movne	r3, #1
 8006200:	2300      	moveq	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	d004      	beq.n	8006212 <_ZN8QAD_LTDC8imp_initEv+0x3f6>
		imp_deinit();
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 f88d 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
		return QA_Fail;
 800620e:	2301      	movs	r3, #1
 8006210:	e084      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>

	  //-------
	  //Layer 1

  //Set pointer address for layer 1 doube buffer
	m_pLayer1Ptr = (void*)((uint32_t)m_pLayer0Ptr + (QAD_LTDC_BUFFERSIZE*2));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006218:	461a      	mov	r2, r3
 800621a:	4b42      	ldr	r3, [pc, #264]	; (8006324 <_ZN8QAD_LTDC8imp_initEv+0x508>)
 800621c:	4413      	add	r3, r2
 800621e:	461a      	mov	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  //Clear Layer Config structure
  LTDC_Layer = {0};
 8006226:	f107 0314 	add.w	r3, r7, #20
 800622a:	2234      	movs	r2, #52	; 0x34
 800622c:	2100      	movs	r1, #0
 800622e:	4618      	mov	r0, r3
 8006230:	f002 fb6e 	bl	8008910 <memset>

    //Set Layer as filling entire 800x480 display area of LCD
	LTDC_Layer.WindowX0        = 0;
 8006234:	2300      	movs	r3, #0
 8006236:	617b      	str	r3, [r7, #20]
	LTDC_Layer.WindowX1        = QAD_LTDC_WIDTH;
 8006238:	f44f 7348 	mov.w	r3, #800	; 0x320
 800623c:	61bb      	str	r3, [r7, #24]
	LTDC_Layer.WindowY0        = 0;
 800623e:	2300      	movs	r3, #0
 8006240:	61fb      	str	r3, [r7, #28]
	LTDC_Layer.WindowY1        = QAD_LTDC_HEIGHT;
 8006242:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006246:	623b      	str	r3, [r7, #32]

	LTDC_Layer.PixelFormat     = LTDC_PIXEL_FORMAT_ARGB4444;   //Set pixel format as 16bits per pixel (ARGB4444)
 8006248:	2304      	movs	r3, #4
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
	LTDC_Layer.FBStartAdress   = (uint32_t)m_pLayer0Ptr;       //Set address of initial front buffer for layer 1
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006252:	63bb      	str	r3, [r7, #56]	; 0x38
	LTDC_Layer.Alpha           = 255;                          //Specify constant Alpha value used for blending
 8006254:	23ff      	movs	r3, #255	; 0xff
 8006256:	62bb      	str	r3, [r7, #40]	; 0x28
	LTDC_Layer.Alpha0          = 0;                            //Specify default Alpha value
 8006258:	2300      	movs	r3, #0
 800625a:	62fb      	str	r3, [r7, #44]	; 0x2c

	  //Set Layer background colour to black
	LTDC_Layer.Backcolor.Red   = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	LTDC_Layer.Backcolor.Green = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	LTDC_Layer.Backcolor.Blue  = 0;
 8006268:	2300      	movs	r3, #0
 800626a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

	LTDC_Layer.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;  //Set Blending Factor 1 as Pixel Alpha * Constant Alpha
 800626e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006272:	633b      	str	r3, [r7, #48]	; 0x30
	LTDC_Layer.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;  //Set Blending Factor 2 as Pixel Alpha * Constant Alpha
 8006274:	2307      	movs	r3, #7
 8006276:	637b      	str	r3, [r7, #52]	; 0x34
	LTDC_Layer.ImageWidth      = QAD_LTDC_WIDTH;               //Set frame buffer width
 8006278:	f44f 7348 	mov.w	r3, #800	; 0x320
 800627c:	63fb      	str	r3, [r7, #60]	; 0x3c
	LTDC_Layer.ImageHeight     = QAD_LTDC_HEIGHT;              //Set frame buffer height
 800627e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006282:	643b      	str	r3, [r7, #64]	; 0x40

	//Configure layer 1 using required settings, calling imp_deinit() if initialization fails
	if (HAL_LTDC_ConfigLayer(&m_sLTDCHandle, &LTDC_Layer, 1) != HAL_OK) {
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3398      	adds	r3, #152	; 0x98
 8006288:	f107 0114 	add.w	r1, r7, #20
 800628c:	2201      	movs	r2, #1
 800628e:	4618      	mov	r0, r3
 8006290:	f7fd f9b8 	bl	8003604 <HAL_LTDC_ConfigLayer>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	bf14      	ite	ne
 800629a:	2301      	movne	r3, #1
 800629c:	2300      	moveq	r3, #0
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <_ZN8QAD_LTDC8imp_initEv+0x492>
		imp_deinit();
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f83f 	bl	8006328 <_ZN8QAD_LTDC10imp_deinitEv>
		return QA_Fail;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e036      	b.n	800631c <_ZN8QAD_LTDC8imp_initEv+0x500>
	}


	//-------------------------------
	//Enable LTDC Layer 0 and Layer 1
	__HAL_LTDC_LAYER_ENABLE(&m_sLTDCHandle, 0);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80062b4:	3384      	adds	r3, #132	; 0x84
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80062be:	3284      	adds	r2, #132	; 0x84
 80062c0:	f043 0301 	orr.w	r3, r3, #1
 80062c4:	6013      	str	r3, [r2, #0]
	__HAL_LTDC_LAYER_ENABLE(&m_sLTDCHandle, 1);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80062cc:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80062d8:	f502 7282 	add.w	r2, r2, #260	; 0x104
 80062dc:	f043 0301 	orr.w	r3, r3, #1
 80062e0:	6013      	str	r3, [r2, #0]


	//---------------------
	//Enable DSI Peripheral
	HAL_DSI_Start(&m_sDSIHandle);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	3310      	adds	r3, #16
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fc fc8c 	bl	8002c04 <HAL_DSI_Start>


	//--------------------------------------
	//Initialize OTM8009A Display Controller
	OTM8009A_Init(OTM8009A_FORMAT_RGB888, OTM8009A_ORIENTATION_LANDSCAPE);
 80062ec:	2101      	movs	r1, #1
 80062ee:	2000      	movs	r0, #0
 80062f0:	f7fb fc8e 	bl	8001c10 <OTM8009A_Init>


	//-------------------------------
	//Set Initial Frame Buffer States
	m_eLayer0Back  = QAD_LTDC_Buffer1;   //Set initial layer 0 back buffer as being buffer 1 in double buffer pair
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
	m_eLayer0Front = QAD_LTDC_Buffer0;   //Set initial layer 0 front buffer as being buffer 0 in double buffer pair
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
	m_eLayer1Back  = QAD_LTDC_Buffer1;   //Set initial layer 1 back buffer as being buffer 1 in double buffer pair
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
	m_eLayer1Front = QAD_LTDC_Buffer0;   //Set initial layer 1 front buffer as being buffer 0 in double buffer pair
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b


	//Set Driver State as being initialized
	m_eInitState = QA_Initialized;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	701a      	strb	r2, [r3, #0]

	//Return
	return QA_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3788      	adds	r7, #136	; 0x88
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	00177000 	.word	0x00177000

08006328 <_ZN8QAD_LTDC10imp_deinitEv>:
//QAD_LTDC::imp_deinit
//QAD_LTDC Initialization Method
//
//To be called from static method deinit(), or from imp_init() in the event of a failed initialization
//Used to deinitialize the DSI and LTDC peripherals, LTDC layers, reset display controller and deinitialize reset and backlight GPIO pins
void QAD_LTDC::imp_deinit(void) {
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]

	//----------------------
	//Disable DSI Peripheral
	HAL_DSI_Stop(&m_sDSIHandle);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3310      	adds	r3, #16
 8006334:	4618      	mov	r0, r3
 8006336:	f7fc fca1 	bl	8002c7c <HAL_DSI_Stop>


	//-------------------
	//Disable LTDC Layers
	__HAL_LTDC_LAYER_DISABLE(&m_sLTDCHandle, 1);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006340:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 800634c:	f502 7282 	add.w	r2, r2, #260	; 0x104
 8006350:	f023 0301 	bic.w	r3, r3, #1
 8006354:	6013      	str	r3, [r2, #0]
	__HAL_LTDC_LAYER_DISABLE(&m_sLTDCHandle, 0);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800635c:	3384      	adds	r3, #132	; 0x84
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 8006366:	3284      	adds	r2, #132	; 0x84
 8006368:	f023 0301 	bic.w	r3, r3, #1
 800636c:	6013      	str	r3, [r2, #0]


	//----------------------------
	//Deinitialize LTDC Peripheral
	HAL_LTDC_DeInit(&m_sLTDCHandle);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3398      	adds	r3, #152	; 0x98
 8006372:	4618      	mov	r0, r3
 8006374:	f7fd f91a 	bl	80035ac <HAL_LTDC_DeInit>


	//---------------------------
	//Deinitialize DSI Peripheral
	HAL_DSI_DeInit(&m_sDSIHandle);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	3310      	adds	r3, #16
 800637c:	4618      	mov	r0, r3
 800637e:	f7fc f9b9 	bl	80026f4 <HAL_DSI_DeInit>


	//---------------------------
	//Disable DSI and LTDC Clocks
	__HAL_RCC_DSI_CLK_DISABLE();
 8006382:	4b16      	ldr	r3, [pc, #88]	; (80063dc <_ZN8QAD_LTDC10imp_deinitEv+0xb4>)
 8006384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006386:	4a15      	ldr	r2, [pc, #84]	; (80063dc <_ZN8QAD_LTDC10imp_deinitEv+0xb4>)
 8006388:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800638c:	6453      	str	r3, [r2, #68]	; 0x44
	__HAL_RCC_LTDC_CLK_DISABLE();
 800638e:	4b13      	ldr	r3, [pc, #76]	; (80063dc <_ZN8QAD_LTDC10imp_deinitEv+0xb4>)
 8006390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006392:	4a12      	ldr	r2, [pc, #72]	; (80063dc <_ZN8QAD_LTDC10imp_deinitEv+0xb4>)
 8006394:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006398:	6453      	str	r3, [r2, #68]	; 0x44


	//------------------------
	//Reset Display controller
	HAL_GPIO_WritePin(QAD_LTDC_RESET_PORT, QAD_LTDC_RESET_PIN, GPIO_PIN_RESET);
 800639a:	2200      	movs	r2, #0
 800639c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063a0:	480f      	ldr	r0, [pc, #60]	; (80063e0 <_ZN8QAD_LTDC10imp_deinitEv+0xb8>)
 80063a2:	f7fd f819 	bl	80033d8 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80063a6:	2014      	movs	r0, #20
 80063a8:	f7fb feda 	bl	8002160 <HAL_Delay>
	HAL_GPIO_WritePin(QAD_LTDC_RESET_PORT, QAD_LTDC_RESET_PIN, GPIO_PIN_SET);
 80063ac:	2201      	movs	r2, #1
 80063ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063b2:	480b      	ldr	r0, [pc, #44]	; (80063e0 <_ZN8QAD_LTDC10imp_deinitEv+0xb8>)
 80063b4:	f7fd f810 	bl	80033d8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80063b8:	200a      	movs	r0, #10
 80063ba:	f7fb fed1 	bl	8002160 <HAL_Delay>


	//--------------------------------------------------
	//Deinitialize Reset and Backlight control GPIO Pins
	HAL_GPIO_DeInit(QAD_LTDC_BACKLIGHT_PORT, QAD_LTDC_BACKLIGHT_PIN);
 80063be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80063c2:	4808      	ldr	r0, [pc, #32]	; (80063e4 <_ZN8QAD_LTDC10imp_deinitEv+0xbc>)
 80063c4:	f7fc fefc 	bl	80031c0 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(QAD_LTDC_RESET_PORT, QAD_LTDC_RESET_PIN);
 80063c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063cc:	4804      	ldr	r0, [pc, #16]	; (80063e0 <_ZN8QAD_LTDC10imp_deinitEv+0xb8>)
 80063ce:	f7fc fef7 	bl	80031c0 <HAL_GPIO_DeInit>

}
 80063d2:	bf00      	nop
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	40023800 	.word	0x40023800
 80063e0:	40022400 	.word	0x40022400
 80063e4:	40022000 	.word	0x40022000

080063e8 <_ZN8QAD_LTDC19imp_dsi_IO_WriteCmdEmPh>:
  //DSI Command Methods


//QAD_LTDC::imp_dsi_IO_WriteCmd
//DSI Command Methods
void QAD_LTDC::imp_dsi_IO_WriteCmd(uint32_t uNumParams, uint8_t* pParams) {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af02      	add	r7, sp, #8
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
	if (uNumParams <= 1) {
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d80f      	bhi.n	800641a <_ZN8QAD_LTDC19imp_dsi_IO_WriteCmdEmPh+0x32>
		HAL_DSI_ShortWrite(&m_sDSIHandle, 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f103 0010 	add.w	r0, r3, #16
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	461a      	mov	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3301      	adds	r3, #1
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	4613      	mov	r3, r2
 8006410:	2215      	movs	r2, #21
 8006412:	2100      	movs	r1, #0
 8006414:	f7fc fc6e 	bl	8002cf4 <HAL_DSI_ShortWrite>
	} else {
		HAL_DSI_LongWrite(&m_sDSIHandle, 0, DSI_DCS_LONG_PKT_WRITE, uNumParams, pParams[uNumParams], pParams);
	}
}
 8006418:	e00f      	b.n	800643a <_ZN8QAD_LTDC19imp_dsi_IO_WriteCmdEmPh+0x52>
		HAL_DSI_LongWrite(&m_sDSIHandle, 0, DSI_DCS_LONG_PKT_WRITE, uNumParams, pParams[uNumParams], pParams);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f103 0010 	add.w	r0, r3, #16
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	4413      	add	r3, r2
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	461a      	mov	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	9301      	str	r3, [sp, #4]
 800642e:	9200      	str	r2, [sp, #0]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2239      	movs	r2, #57	; 0x39
 8006434:	2100      	movs	r1, #0
 8006436:	f7fc fc7f 	bl	8002d38 <HAL_DSI_LongWrite>
}
 800643a:	bf00      	nop
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
	...

08006444 <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv>:
  //------------------------------
  //QAD_LTDC Layer Control Methods

//QAD_LTDC::imp_flipLayer0Buffers
//QAD_LTDC Layer Control Method
void QAD_LTDC::imp_flipLayer0Buffers(void) {
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  if (!m_eInitState)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d032      	beq.n	80064ba <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x76>
  	return;

  switch (m_eLayer0Front) {
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 3149 	ldrb.w	r3, [r3, #329]	; 0x149
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x20>
 800645e:	2b01      	cmp	r3, #1
 8006460:	d017      	beq.n	8006492 <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x4e>
 8006462:	e02b      	b.n	80064bc <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x78>
    case (QAD_LTDC_Buffer0): {
    	m_eLayer0Back  = QAD_LTDC_Buffer0;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
    	m_eLayer0Front = QAD_LTDC_Buffer1;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
    	uint32_t uAddr = ((uint32_t)m_pLayer0Ptr + QAD_LTDC_BUFFERSIZE);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800647a:	461a      	mov	r2, r3
 800647c:	4b11      	ldr	r3, [pc, #68]	; (80064c4 <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x80>)
 800647e:	4413      	add	r3, r2
 8006480:	60bb      	str	r3, [r7, #8]
    	HAL_LTDC_SetAddress(&m_sLTDCHandle, uAddr, 0);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	3398      	adds	r3, #152	; 0x98
 8006486:	2200      	movs	r2, #0
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	4618      	mov	r0, r3
 800648c:	f7fd f8f8 	bl	8003680 <HAL_LTDC_SetAddress>
    	break;
 8006490:	e014      	b.n	80064bc <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x78>
    }
    case (QAD_LTDC_Buffer1): {
    	m_eLayer0Back  = QAD_LTDC_Buffer1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
    	m_eLayer0Front = QAD_LTDC_Buffer0;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
    	uint32_t uAddr = ((uint32_t)m_pLayer0Ptr);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80064a8:	60fb      	str	r3, [r7, #12]
    	HAL_LTDC_SetAddress(&m_sLTDCHandle, uAddr, 0);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	3398      	adds	r3, #152	; 0x98
 80064ae:	2200      	movs	r2, #0
 80064b0:	68f9      	ldr	r1, [r7, #12]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f7fd f8e4 	bl	8003680 <HAL_LTDC_SetAddress>
    	break;
 80064b8:	e000      	b.n	80064bc <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv+0x78>
  	return;
 80064ba:	bf00      	nop
    }
  }
}
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	000bb800 	.word	0x000bb800

080064c8 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv>:


//QAD_LTDC::imp_flipLayer1Buffers
//QAD_LTDC Layer Control Method
void QAD_LTDC::imp_flipLayer1Buffers(void) {
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  if (!m_eInitState)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d032      	beq.n	800653e <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x76>
  	return;

  switch (m_eLayer1Front) {
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x20>
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d017      	beq.n	8006516 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x4e>
 80064e6:	e02b      	b.n	8006540 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x78>
    case (QAD_LTDC_Buffer0): {
    	m_eLayer1Back  = QAD_LTDC_Buffer0;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
    	m_eLayer1Front = QAD_LTDC_Buffer1;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
    	uint32_t uAddr = ((uint32_t)m_pLayer1Ptr + QAD_LTDC_BUFFERSIZE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80064fe:	461a      	mov	r2, r3
 8006500:	4b11      	ldr	r3, [pc, #68]	; (8006548 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x80>)
 8006502:	4413      	add	r3, r2
 8006504:	60bb      	str	r3, [r7, #8]
    	HAL_LTDC_SetAddress(&m_sLTDCHandle, uAddr, 1);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	3398      	adds	r3, #152	; 0x98
 800650a:	2201      	movs	r2, #1
 800650c:	68b9      	ldr	r1, [r7, #8]
 800650e:	4618      	mov	r0, r3
 8006510:	f7fd f8b6 	bl	8003680 <HAL_LTDC_SetAddress>
    	break;
 8006514:	e014      	b.n	8006540 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x78>
    }
    case (QAD_LTDC_Buffer1): {
    	m_eLayer1Back  = QAD_LTDC_Buffer1;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
    	m_eLayer1Front = QAD_LTDC_Buffer0;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
    	uint32_t uAddr = ((uint32_t)m_pLayer1Ptr);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800652c:	60fb      	str	r3, [r7, #12]
    	HAL_LTDC_SetAddress(&m_sLTDCHandle, uAddr, 1);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	3398      	adds	r3, #152	; 0x98
 8006532:	2201      	movs	r2, #1
 8006534:	68f9      	ldr	r1, [r7, #12]
 8006536:	4618      	mov	r0, r3
 8006538:	f7fd f8a2 	bl	8003680 <HAL_LTDC_SetAddress>
    	break;
 800653c:	e000      	b.n	8006540 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv+0x78>
  	return;
 800653e:	bf00      	nop
    }
  }
}
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	000bb800 	.word	0x000bb800

0800654c <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv>:
}


//QAD_LTDC::imp_getLayer0BackBuffer
//QAD_LTDC Layer Data Method
QAD_LTDC_Buffer* QAD_LTDC::imp_getLayer0BackBuffer(void) {
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
	if (!m_eInitState)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x14>
		return NULL;
 800655c:	2300      	movs	r3, #0
 800655e:	e013      	b.n	8006588 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x3c>

	switch (m_eLayer0Back) {
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 8006566:	2b00      	cmp	r3, #0
 8006568:	d002      	beq.n	8006570 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x24>
 800656a:	2b01      	cmp	r3, #1
 800656c:	d004      	beq.n	8006578 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x2c>
 800656e:	e00a      	b.n	8006586 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x3a>
	  case (QAD_LTDC_Buffer0):
	  	return (QAD_LTDC_Buffer*)m_pLayer0Ptr;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006576:	e007      	b.n	8006588 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x3c>
	  	break;
	  case (QAD_LTDC_Buffer1):
	  	return (QAD_LTDC_Buffer*)((uint32_t)m_pLayer0Ptr + QAD_LTDC_BUFFERSIZE);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800657e:	461a      	mov	r2, r3
 8006580:	4b04      	ldr	r3, [pc, #16]	; (8006594 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x48>)
 8006582:	4413      	add	r3, r2
 8006584:	e000      	b.n	8006588 <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv+0x3c>
	  	break;
	}

	return NULL;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	000bb800 	.word	0x000bb800

08006598 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv>:
}


//QAD_LTDC::imp_getLayer1BackBuffer
//QAD_LTDC Layer Data Method
QAD_LTDC_Buffer* QAD_LTDC::imp_getLayer1BackBuffer(void) {
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
	if (!m_eInitState)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x14>
		return NULL;
 80065a8:	2300      	movs	r3, #0
 80065aa:	e013      	b.n	80065d4 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x3c>

	switch (m_eLayer1Back) {
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f893 314a 	ldrb.w	r3, [r3, #330]	; 0x14a
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x24>
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d004      	beq.n	80065c4 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x2c>
 80065ba:	e00a      	b.n	80065d2 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x3a>
	  case (QAD_LTDC_Buffer0):
	  	return (QAD_LTDC_Buffer*)m_pLayer1Ptr;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80065c2:	e007      	b.n	80065d4 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x3c>
	  	break;
	  case (QAD_LTDC_Buffer1):
	  	return (QAD_LTDC_Buffer*)((uint32_t)m_pLayer1Ptr + QAD_LTDC_BUFFERSIZE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80065ca:	461a      	mov	r2, r3
 80065cc:	4b04      	ldr	r3, [pc, #16]	; (80065e0 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x48>)
 80065ce:	4413      	add	r3, r2
 80065d0:	e000      	b.n	80065d4 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv+0x3c>
	  	break;
	}

	return NULL;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr
 80065e0:	000bb800 	.word	0x000bb800

080065e4 <DSI_IO_WriteCmd>:

//DSI_IO_WriteCmd
//OTM8009A Display Controller Communication Methods
//Used by the OTM8009A initialization method in the otm8009a.h file
//Calls the static dsi_IO_WriteCmd method in the QAD_LTDC driver class
void DSI_IO_WriteCmd(uint32_t NbrParam, uint8_t* pParams) {
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  QAD_LTDC::dsi_IO_WriteCmd(NbrParam, pParams);
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f7ff fc01 	bl	8005df8 <_ZN8QAD_LTDC15dsi_IO_WriteCmdEmPh>
}
 80065f6:	bf00      	nop
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
	...

08006600 <_ZN11QAD_UARTMgr3getEv>:

	//-----------------
	//Singleton Methods
	//
	//Used to retrieve a reference to the singleton class
	static QAD_UARTMgr& get(void) {
 8006600:	b580      	push	{r7, lr}
 8006602:	af00      	add	r7, sp, #0
		static QAD_UARTMgr instance;
 8006604:	4b10      	ldr	r3, [pc, #64]	; (8006648 <_ZN11QAD_UARTMgr3getEv+0x48>)
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	f3bf 8f5b 	dmb	ish
 800660c:	b2db      	uxtb	r3, r3
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	bf0c      	ite	eq
 8006616:	2301      	moveq	r3, #1
 8006618:	2300      	movne	r3, #0
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d010      	beq.n	8006642 <_ZN11QAD_UARTMgr3getEv+0x42>
 8006620:	4809      	ldr	r0, [pc, #36]	; (8006648 <_ZN11QAD_UARTMgr3getEv+0x48>)
 8006622:	f002 f8c0 	bl	80087a6 <__cxa_guard_acquire>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	bf14      	ite	ne
 800662c:	2301      	movne	r3, #1
 800662e:	2300      	moveq	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <_ZN11QAD_UARTMgr3getEv+0x42>
 8006636:	4805      	ldr	r0, [pc, #20]	; (800664c <_ZN11QAD_UARTMgr3getEv+0x4c>)
 8006638:	f000 fa3e 	bl	8006ab8 <_ZN11QAD_UARTMgrC1Ev>
 800663c:	4802      	ldr	r0, [pc, #8]	; (8006648 <_ZN11QAD_UARTMgr3getEv+0x48>)
 800663e:	f002 f8be 	bl	80087be <__cxa_guard_release>
		return instance;
 8006642:	4b02      	ldr	r3, [pc, #8]	; (800664c <_ZN11QAD_UARTMgr3getEv+0x4c>)
	}
 8006644:	4618      	mov	r0, r3
 8006646:	bd80      	pop	{r7, pc}
 8006648:	200002f0 	.word	0x200002f0
 800664c:	20000290 	.word	0x20000290

08006650 <_ZN11QAD_UARTMgr8getStateE15QAD_UART_Periph>:
	//Data Methods

	//Used to retrieve the current state (QAD_UART_InUse, QAD_UART_Unused) of a UART peripheral
	//eUART - The UART peripheral to retrieve the state for. Member of QAD_UART_Periph
	//Returns member of QAD_UART_State enum (QAD_UART_InUse, QAD_UART_Unused)
	static QAD_UART_State getState(QAD_UART_Periph eUART) {
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	4603      	mov	r3, r0
 8006658:	71fb      	strb	r3, [r7, #7]
		if (eUART >= QAD_UARTNone)
 800665a:	79fb      	ldrb	r3, [r7, #7]
 800665c:	2b07      	cmp	r3, #7
 800665e:	d901      	bls.n	8006664 <_ZN11QAD_UARTMgr8getStateE15QAD_UART_Periph+0x14>
			return QAD_UART_InvalidDevice;
 8006660:	2302      	movs	r3, #2
 8006662:	e00a      	b.n	800667a <_ZN11QAD_UARTMgr8getStateE15QAD_UART_Periph+0x2a>

		return get().m_sUARTs[eUART].eState;
 8006664:	f7ff ffcc 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 8006668:	4601      	mov	r1, r0
 800666a:	79fa      	ldrb	r2, [r7, #7]
 800666c:	4613      	mov	r3, r2
 800666e:	005b      	lsls	r3, r3, #1
 8006670:	4413      	add	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	440b      	add	r3, r1
 8006676:	3301      	adds	r3, #1
 8006678:	781b      	ldrb	r3, [r3, #0]
	}
 800667a:	4618      	mov	r0, r3
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <_ZN11QAD_UARTMgr11getInstanceE15QAD_UART_Periph>:

	//Used to retrieve an instance for a UART peripheral
	//eUART - The UART peripheral to retrieve the instance for. Member of QAD_UART_Periph
	//Returns USART_TypeDef, as defined in stm32f769xx.h
	static USART_TypeDef* getInstance(QAD_UART_Periph eUART) {
 8006682:	b580      	push	{r7, lr}
 8006684:	b082      	sub	sp, #8
 8006686:	af00      	add	r7, sp, #0
 8006688:	4603      	mov	r3, r0
 800668a:	71fb      	strb	r3, [r7, #7]
		if (eUART >= QAD_UARTNone)
 800668c:	79fb      	ldrb	r3, [r7, #7]
 800668e:	2b07      	cmp	r3, #7
 8006690:	d901      	bls.n	8006696 <_ZN11QAD_UARTMgr11getInstanceE15QAD_UART_Periph+0x14>
			return NULL;
 8006692:	2300      	movs	r3, #0
 8006694:	e00a      	b.n	80066ac <_ZN11QAD_UARTMgr11getInstanceE15QAD_UART_Periph+0x2a>

		return get().m_sUARTs[eUART].pInstance;
 8006696:	f7ff ffb3 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 800669a:	4601      	mov	r1, r0
 800669c:	79fa      	ldrb	r2, [r7, #7]
 800669e:	4613      	mov	r3, r2
 80066a0:	005b      	lsls	r3, r3, #1
 80066a2:	4413      	add	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	440b      	add	r3, r1
 80066a8:	3304      	adds	r3, #4
 80066aa:	681b      	ldr	r3, [r3, #0]
	}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3708      	adds	r7, #8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph>:

	//Used to retrieve an IRQ enum for a UART peripheral
	//eUART - The UART peripheral to retrieve the IRQ enum for. Member of QAD_UART_Periph
	//Returns member of IRQn_Type enum, as defined in stm32f769xx.h
	static IRQn_Type getIRQ(QAD_UART_Periph eUART) {
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	4603      	mov	r3, r0
 80066bc:	71fb      	strb	r3, [r7, #7]
		if (eUART >= QAD_UARTNone)
 80066be:	79fb      	ldrb	r3, [r7, #7]
 80066c0:	2b07      	cmp	r3, #7
 80066c2:	d902      	bls.n	80066ca <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph+0x16>
			return UsageFault_IRQn;
 80066c4:	f06f 0309 	mvn.w	r3, #9
 80066c8:	e00b      	b.n	80066e2 <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph+0x2e>

		return get().m_sUARTs[eUART].eIRQ;
 80066ca:	f7ff ff99 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 80066ce:	4601      	mov	r1, r0
 80066d0:	79fa      	ldrb	r2, [r7, #7]
 80066d2:	4613      	mov	r3, r2
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	4413      	add	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	440b      	add	r3, r1
 80066dc:	3308      	adds	r3, #8
 80066de:	f993 3000 	ldrsb.w	r3, [r3]
	}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <_ZN11QAD_UARTMgr12registerUARTE15QAD_UART_Periph>:
	//Management Methods

	//Used to register a UART peripheral as being used by a driver
	//eUART - the UART peripheral to be registered
	//Returns QA_OK if registration is successful, or returns QA_Error_PeriphBusy if the selected UART is already in use
	static void registerUART(QAD_UART_Periph eUART) {
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b082      	sub	sp, #8
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	4603      	mov	r3, r0
 80066f2:	71fb      	strb	r3, [r7, #7]
		get().imp_registerUART(eUART);
 80066f4:	f7ff ff84 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 80066f8:	4602      	mov	r2, r0
 80066fa:	79fb      	ldrb	r3, [r7, #7]
 80066fc:	4619      	mov	r1, r3
 80066fe:	4610      	mov	r0, r2
 8006700:	f000 fa5c 	bl	8006bbc <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph>
	}
 8006704:	bf00      	nop
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <_ZN11QAD_UARTMgr14deregisterUARTE15QAD_UART_Periph>:

	//Used to deregister a UART peripheral to mark it as no longer being used by a driver
	//eUART - the UART peripheral to be deregistered
	static void deregisterUART(QAD_UART_Periph eUART) {
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	4603      	mov	r3, r0
 8006714:	71fb      	strb	r3, [r7, #7]
		get().imp_deregisterUART(eUART);
 8006716:	f7ff ff73 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 800671a:	4602      	mov	r2, r0
 800671c:	79fb      	ldrb	r3, [r7, #7]
 800671e:	4619      	mov	r1, r3
 8006720:	4610      	mov	r0, r2
 8006722:	f000 fa74 	bl	8006c0e <_ZN11QAD_UARTMgr18imp_deregisterUARTE15QAD_UART_Periph>
	}
 8006726:	bf00      	nop
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <_ZN11QAD_UARTMgr11enableClockE15QAD_UART_Periph>:
	//-------------
	//Clock Methods

	//Used to enable the clock for a specific UART peripheral
	//eUART - the UART peripheral to enable the clock for
	static void enableClock(QAD_UART_Periph eUART) {
 800672e:	b580      	push	{r7, lr}
 8006730:	b082      	sub	sp, #8
 8006732:	af00      	add	r7, sp, #0
 8006734:	4603      	mov	r3, r0
 8006736:	71fb      	strb	r3, [r7, #7]
		get().imp_enableClock(eUART);
 8006738:	f7ff ff62 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 800673c:	4602      	mov	r2, r0
 800673e:	79fb      	ldrb	r3, [r7, #7]
 8006740:	4619      	mov	r1, r3
 8006742:	4610      	mov	r0, r2
 8006744:	f000 fa7e 	bl	8006c44 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph>
	}
 8006748:	bf00      	nop
 800674a:	3708      	adds	r7, #8
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <_ZN11QAD_UARTMgr12disableClockE15QAD_UART_Periph>:

	//Used to disable the clock for a specific UART peripheral
	//eUART - the UART peripheral to disable the clock for
	static void disableClock(QAD_UART_Periph eUART) {
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	71fb      	strb	r3, [r7, #7]
		get().imp_disableClock(eUART);
 800675a:	f7ff ff51 	bl	8006600 <_ZN11QAD_UARTMgr3getEv>
 800675e:	4602      	mov	r2, r0
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	4619      	mov	r1, r3
 8006764:	4610      	mov	r0, r2
 8006766:	f000 fb5f 	bl	8006e28 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph>
	}
 800676a:	bf00      	nop
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <_ZN8QAD_UART4initEv>:
//QAD_UART::init
//QAD_UART Initialization Method
//
//Used to initialize the UART driver
//Returns QA_OK if initialization successful, or QA_Fail if initialization has failed
QA_Result QAD_UART::init(void) {
 8006772:	b580      	push	{r7, lr}
 8006774:	b084      	sub	sp, #16
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
	if (QAD_UARTMgr::getState(m_eUART))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	785b      	ldrb	r3, [r3, #1]
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff ff66 	bl	8006650 <_ZN11QAD_UARTMgr8getStateE15QAD_UART_Periph>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	bf14      	ite	ne
 800678a:	2301      	movne	r3, #1
 800678c:	2300      	moveq	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d001      	beq.n	8006798 <_ZN8QAD_UART4initEv+0x26>
		return QA_Error_PeriphBusy;
 8006794:	2302      	movs	r3, #2
 8006796:	e012      	b.n	80067be <_ZN8QAD_UART4initEv+0x4c>

  QAD_UARTMgr::registerUART(m_eUART);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	785b      	ldrb	r3, [r3, #1]
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff ffa4 	bl	80066ea <_ZN11QAD_UARTMgr12registerUARTE15QAD_UART_Periph>
  QA_Result eRes = periphInit();
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f8a7 	bl	80068f6 <_ZN8QAD_UART10periphInitEv>
 80067a8:	4603      	mov	r3, r0
 80067aa:	73fb      	strb	r3, [r7, #15]

  if (eRes)
 80067ac:	7bfb      	ldrb	r3, [r7, #15]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d004      	beq.n	80067bc <_ZN8QAD_UART4initEv+0x4a>
  	QAD_UARTMgr::deregisterUART(m_eUART);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	785b      	ldrb	r3, [r3, #1]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff ffa8 	bl	800670c <_ZN11QAD_UARTMgr14deregisterUARTE15QAD_UART_Periph>
  return eRes;
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <_ZN8QAD_UART6deinitEv>:

//QAD_UART::deinit
//QAD_UART Initialization Method
//
//Used to deinitialize the UART driver
void QAD_UART::deinit(void) {
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b082      	sub	sp, #8
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  if (!m_eInitState)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d009      	beq.n	80067ea <_ZN8QAD_UART6deinitEv+0x24>
  	return;

  periphDeinit(DeinitFull);
 80067d6:	2101      	movs	r1, #1
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f924 	bl	8006a26 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>
  QAD_UARTMgr::deregisterUART(m_eUART);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	785b      	ldrb	r3, [r3, #1]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff ff92 	bl	800670c <_ZN11QAD_UARTMgr14deregisterUARTE15QAD_UART_Periph>
 80067e8:	e000      	b.n	80067ec <_ZN8QAD_UART6deinitEv+0x26>
  	return;
 80067ea:	bf00      	nop
}
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <_ZN8QAD_UART9getHandleEv>:

//QAD_UART::getHandle
//QAD_UART Initialization Method
//
//Retrieves the HAL UART peripheral handle
UART_HandleTypeDef& QAD_UART::getHandle(void) {
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  return m_sHandle;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	331c      	adds	r3, #28
}
 80067fe:	4618      	mov	r0, r3
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <_ZN8QAD_UART7startTXEv>:

//QAD_UART::startTX
//QAD_UART Control Method
//
//Used to start transmission of the UART peripheral
void QAD_UART::startTX(void) {
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  __HAL_UART_ENABLE_IT(&m_sHandle, UART_IT_TXE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	69db      	ldr	r3, [r3, #28]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	69db      	ldr	r3, [r3, #28]
 800681c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006820:	601a      	str	r2, [r3, #0]
  m_eTXState = QA_Active;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <_ZN8QAD_UART6stopTXEv>:

//QAD_UART::stopTX
//QAD_UART Control Method
//
//Used to stop transmission of the UART peripheral
void QAD_UART::stopTX(void) {
 8006836:	b480      	push	{r7}
 8006838:	b083      	sub	sp, #12
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
  __HAL_UART_DISABLE_IT(&m_sHandle, UART_IT_TXE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800684c:	601a      	str	r2, [r3, #0]
  m_eTXState = QA_Inactive;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
}
 8006856:	bf00      	nop
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr

08006862 <_ZN8QAD_UART7startRXEv>:

//QAD_UART::startRX
//QAD_UART Control Method
//
//Used to start receive of the UART peripheral
void QAD_UART::startRX(void) {
 8006862:	b480      	push	{r7}
 8006864:	b083      	sub	sp, #12
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
  __HAL_UART_ENABLE_IT(&m_sHandle, UART_IT_RXNE);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	69db      	ldr	r3, [r3, #28]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	69db      	ldr	r3, [r3, #28]
 8006874:	f042 0220 	orr.w	r2, r2, #32
 8006878:	601a      	str	r2, [r3, #0]
  m_eRXState = QA_Active;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <_ZN8QAD_UART6stopRXEv>:

//QAD_UART::stopRX
//QAD_UART Control Method
//
//Used to stop receive of the UART peripheral
void QAD_UART::stopRX(void) {
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  __HAL_UART_DISABLE_IT(&m_sHandle, UART_IT_RXNE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	f022 0220 	bic.w	r2, r2, #32
 80068a4:	601a      	str	r2, [r3, #0]
  m_eRXState = QA_Inactive;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <_ZN8QAD_UART6dataTXEh>:
//QAD_UART::dataTX
//QAD_UART Transceive Method
//
//Used to transmit a single byte of data
//uData - the byte to be transmitted, which is placed into the UART transmit data register (TDR)
void QAD_UART::dataTX(uint8_t uData) {
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
 80068c2:	460b      	mov	r3, r1
 80068c4:	70fb      	strb	r3, [r7, #3]
  m_sHandle.Instance->TDR = uData;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	78fa      	ldrb	r2, [r7, #3]
 80068cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80068ce:	bf00      	nop
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <_ZN8QAD_UART6dataRXEv>:
//QAD_UART::dataRX
//QAD_UART Transceive Method
//
//Used to receive a single byte of data
//Returns the data retrieved from the UART receive data register (RDR)
uint8_t QAD_UART::dataRX(void) {
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  return m_sHandle.Instance->RDR;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	69db      	ldr	r3, [r3, #28]
 80068e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e8:	b2db      	uxtb	r3, r3
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <_ZN8QAD_UART10periphInitEv>:
//
//Used to initialize the GPIOs, peripheral clock, and the peripheral itself, as well as setting the interrupt priority and enabling the interrupt
//In the case of a failed initialization a partial deinitialization will be performed to make sure the peripheral, clock and GPIOs are all in the
//uninitialized state
//Returns QA_OK if successful, or QA_Fail if initialization fails
QA_Result QAD_UART::periphInit(void) {
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b088      	sub	sp, #32
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_Init = {0};
 80068fe:	f107 030c 	add.w	r3, r7, #12
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	605a      	str	r2, [r3, #4]
 8006908:	609a      	str	r2, [r3, #8]
 800690a:	60da      	str	r2, [r3, #12]
 800690c:	611a      	str	r2, [r3, #16]

	//Init TX GPIO pin
	GPIO_Init.Pin       = m_uTXPin;                   //Set pin number
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	8a1b      	ldrh	r3, [r3, #16]
 8006912:	60fb      	str	r3, [r7, #12]
	GPIO_Init.Mode      = GPIO_MODE_AF_PP;            //Set TX Pin as alternate function in push/pull mode
 8006914:	2302      	movs	r3, #2
 8006916:	613b      	str	r3, [r7, #16]
	GPIO_Init.Pull      = GPIO_NOPULL;                //Disable pull-up and pull-down resistors
 8006918:	2300      	movs	r3, #0
 800691a:	617b      	str	r3, [r7, #20]
	GPIO_Init.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;  //Set GPIO pin speed
 800691c:	2303      	movs	r3, #3
 800691e:	61bb      	str	r3, [r7, #24]
	GPIO_Init.Alternate = m_uTXAF;                    //Set alternate function to suit required UART peripheral
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	7c9b      	ldrb	r3, [r3, #18]
 8006924:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(m_pTXGPIO, &GPIO_Init);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	f107 020c 	add.w	r2, r7, #12
 800692e:	4611      	mov	r1, r2
 8006930:	4618      	mov	r0, r3
 8006932:	f7fc fa99 	bl	8002e68 <HAL_GPIO_Init>

	//Init RX GPIO pin
	GPIO_Init.Pin       = m_uRXPin;                   //Set pin number
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	8b1b      	ldrh	r3, [r3, #24]
 800693a:	60fb      	str	r3, [r7, #12]
	GPIO_Init.Mode      = GPIO_MODE_AF_PP;            //Set RX Pin as alternate function in push/pull mode
 800693c:	2302      	movs	r3, #2
 800693e:	613b      	str	r3, [r7, #16]
	GPIO_Init.Pull      = GPIO_PULLUP;                //Enable pull-up resistor to prevent spurious receive triggering in cases where RX pin is not connected.
 8006940:	2301      	movs	r3, #1
 8006942:	617b      	str	r3, [r7, #20]
	GPIO_Init.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;  //Set GPIO pin speed
 8006944:	2303      	movs	r3, #3
 8006946:	61bb      	str	r3, [r7, #24]
	GPIO_Init.Alternate = m_uRXAF;                    //Set alternate function to suit required UART peripheral
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	7e9b      	ldrb	r3, [r3, #26]
 800694c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(m_pRXGPIO, &GPIO_Init);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	f107 020c 	add.w	r2, r7, #12
 8006956:	4611      	mov	r1, r2
 8006958:	4618      	mov	r0, r3
 800695a:	f7fc fa85 	bl	8002e68 <HAL_GPIO_Init>


	//Enable UART Clock
	QAD_UARTMgr::enableClock(m_eUART);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	785b      	ldrb	r3, [r3, #1]
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff fee3 	bl	800672e <_ZN11QAD_UARTMgr11enableClockE15QAD_UART_Periph>

	//Initialize UART Peripheral
	m_sHandle.Instance             = QAD_UARTMgr::getInstance(m_eUART); //Set instance for required UART peripheral
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	785b      	ldrb	r3, [r3, #1]
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff fe88 	bl	8006682 <_ZN11QAD_UARTMgr11getInstanceE15QAD_UART_Periph>
 8006972:	4602      	mov	r2, r0
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	61da      	str	r2, [r3, #28]
	m_sHandle.Init.BaudRate        = m_uBaudrate;                       //Set selected baudrate
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	621a      	str	r2, [r3, #32]
	m_sHandle.Init.WordLength      = UART_WORDLENGTH_8B;                //Set world length to 8bits (1byte)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	625a      	str	r2, [r3, #36]	; 0x24
	m_sHandle.Init.StopBits        = UART_STOPBITS_1;                   //Set 1 stop bit
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	629a      	str	r2, [r3, #40]	; 0x28
	m_sHandle.Init.Parity          = UART_PARITY_NONE;                  //Disable parity
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	62da      	str	r2, [r3, #44]	; 0x2c
	m_sHandle.Init.Mode            = UART_MODE_TX_RX;                   //Enable both transmit (TX) and receive (RX)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	220c      	movs	r2, #12
 8006996:	631a      	str	r2, [r3, #48]	; 0x30
	m_sHandle.Init.HwFlowCtl       = UART_HWCONTROL_NONE;               //Disable hardware flow control (CTS/RTS)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	635a      	str	r2, [r3, #52]	; 0x34
	m_sHandle.Init.OverSampling    = UART_OVERSAMPLING_16;              //Enable 16x oversampling to provide high communication reliability
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	639a      	str	r2, [r3, #56]	; 0x38
	if (HAL_UART_Init(&m_sHandle) != HAL_OK) {
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	331c      	adds	r3, #28
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7fe fa1e 	bl	8004dea <HAL_UART_Init>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	bf14      	ite	ne
 80069b4:	2301      	movne	r3, #1
 80069b6:	2300      	moveq	r3, #0
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <_ZN8QAD_UART10periphInitEv+0xd4>
		periphDeinit(DeinitPartial);
 80069be:	2100      	movs	r1, #0
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f830 	bl	8006a26 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>
		return QA_Fail;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e029      	b.n	8006a1e <_ZN8QAD_UART10periphInitEv+0x128>
	}

	//Enable UART Peripheral
	__HAL_UART_ENABLE(&m_sHandle);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	69db      	ldr	r3, [r3, #28]
 80069d4:	f042 0201 	orr.w	r2, r2, #1
 80069d8:	601a      	str	r2, [r3, #0]

	//Set UART IRQ priority and enable IRQ
	HAL_NVIC_SetPriority(QAD_UARTMgr::getIRQ(m_eUART), m_uIRQPriority, 0x00);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	785b      	ldrb	r3, [r3, #1]
 80069de:	4618      	mov	r0, r3
 80069e0:	f7ff fe68 	bl	80066b4 <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph>
 80069e4:	4603      	mov	r3, r0
 80069e6:	4618      	mov	r0, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	7a1b      	ldrb	r3, [r3, #8]
 80069ec:	2200      	movs	r2, #0
 80069ee:	4619      	mov	r1, r3
 80069f0:	f7fb fcd9 	bl	80023a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(QAD_UARTMgr::getIRQ(m_eUART));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	785b      	ldrb	r3, [r3, #1]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff fe5b 	bl	80066b4 <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph>
 80069fe:	4603      	mov	r3, r0
 8006a00:	4618      	mov	r0, r3
 8006a02:	f7fb fcec 	bl	80023de <HAL_NVIC_EnableIRQ>

	//Set driver states
	m_eInitState = QA_Initialized; //Set driver state as initialized
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	701a      	strb	r2, [r3, #0]
	m_eTXState   = QA_Inactive;    //Set TX state as inactive
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	m_eRXState   = QA_Inactive;    //Set RX state as inactive
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  //Return
  return QA_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>:
//QAD_UART Private Initialization Method
//
//Used to deinitialize the GPIOs, peripheral clock, and the peripheral itself, as well as disabling the interrupt
//eDeinitMode - Set to DeinitPartial to perform a partial deinitialization (only to be used by periphInit in a case where peripheral initialization has failed)
//            - Set to DeinitFull to perform a full deinitialization in a case where the driver is fully initialized
void QAD_UART::periphDeinit(QAD_UART::DeinitMode eDeinitMode) {
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b082      	sub	sp, #8
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	460b      	mov	r3, r1
 8006a30:	70fb      	strb	r3, [r7, #3]

	//Disable IRQs
	//Check if full deinitialization is required
	if (eDeinitMode) {
 8006a32:	78fb      	ldrb	r3, [r7, #3]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d01b      	beq.n	8006a70 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x4a>

		//Disable IRQs
		stopTX();                                          //Disable TX IRQ
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff fefc 	bl	8006836 <_ZN8QAD_UART6stopTXEv>
		stopRX();                                          //Disable RX IRQ
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f7ff ff25 	bl	800688e <_ZN8QAD_UART6stopRXEv>
		HAL_NVIC_DisableIRQ(QAD_UARTMgr::getIRQ(m_eUART)); //Disable overall UART IRQ
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	785b      	ldrb	r3, [r3, #1]
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7ff fe33 	bl	80066b4 <_ZN11QAD_UARTMgr6getIRQE15QAD_UART_Periph>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7fb fcd2 	bl	80023fa <HAL_NVIC_DisableIRQ>

		//Disable UART Peripheral
		__HAL_UART_DISABLE(&m_sHandle);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	f022 0201 	bic.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

		//Deinitialize UART Peripheral
		HAL_UART_DeInit(&m_sHandle);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	331c      	adds	r3, #28
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fe fa0b 	bl	8004e86 <HAL_UART_DeInit>

	}

	//Disable UART Clock
	QAD_UARTMgr::disableClock(m_eUART);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	785b      	ldrb	r3, [r3, #1]
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7ff fe6b 	bl	8006750 <_ZN11QAD_UARTMgr12disableClockE15QAD_UART_Periph>

	//Deinit TX & RX GPIO Pins
	HAL_GPIO_DeInit(m_pRXGPIO, m_uRXPin);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	695a      	ldr	r2, [r3, #20]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	8b1b      	ldrh	r3, [r3, #24]
 8006a82:	4619      	mov	r1, r3
 8006a84:	4610      	mov	r0, r2
 8006a86:	f7fc fb9b 	bl	80031c0 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(m_pTXGPIO, m_uTXPin);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	8a1b      	ldrh	r3, [r3, #16]
 8006a92:	4619      	mov	r1, r3
 8006a94:	4610      	mov	r0, r2
 8006a96:	f7fc fb93 	bl	80031c0 <HAL_GPIO_DeInit>

	//Set States
	m_eTXState   = QA_Inactive;       //Set transmit state as inactive
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	m_eRXState   = QA_Inactive;       //Set receive state as inactive
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
	m_eInitState = QA_NotInitialized; //Set driver state as not initialized
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	701a      	strb	r2, [r3, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	3708      	adds	r7, #8
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <_ZN11QAD_UARTMgrC1Ev>:
//QAD_UARTMgr::QAD_UARTMgr
//QAD_UARTMgr Constructor
//
//Fills out details for the system's UART peripherals
//As this is a private method is a singleton class, this method will be called the first time the class's get() method is called.
QAD_UARTMgr::QAD_UARTMgr() {
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]

	for (uint8_t i=0; i<QAD_UART_PeriphCount; i++) {
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	73fb      	strb	r3, [r7, #15]
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	2b07      	cmp	r3, #7
 8006ac8:	d80d      	bhi.n	8006ae6 <_ZN11QAD_UARTMgrC1Ev+0x2e>
		m_sUARTs[i].eState = QAD_UART_Unused;
 8006aca:	7bfa      	ldrb	r2, [r7, #15]
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	4413      	add	r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	3301      	adds	r3, #1
 8006ada:	2200      	movs	r2, #0
 8006adc:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0; i<QAD_UART_PeriphCount; i++) {
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	73fb      	strb	r3, [r7, #15]
 8006ae4:	e7ee      	b.n	8006ac4 <_ZN11QAD_UARTMgrC1Ev+0xc>
	}

	//Set UART Periph ID
	m_sUARTs[QAD_UART1].eUART = QAD_UART1;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	701a      	strb	r2, [r3, #0]
	m_sUARTs[QAD_UART2].eUART = QAD_UART2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	731a      	strb	r2, [r3, #12]
	m_sUARTs[QAD_UART3].eUART = QAD_UART3;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2202      	movs	r2, #2
 8006af6:	761a      	strb	r2, [r3, #24]
	m_sUARTs[QAD_UART4].eUART = QAD_UART4;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2203      	movs	r2, #3
 8006afc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	m_sUARTs[QAD_UART5].eUART = QAD_UART5;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2204      	movs	r2, #4
 8006b04:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	m_sUARTs[QAD_UART6].eUART = QAD_UART6;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2205      	movs	r2, #5
 8006b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	m_sUARTs[QAD_UART7].eUART = QAD_UART7;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2206      	movs	r2, #6
 8006b14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	m_sUARTs[QAD_UART8].eUART = QAD_UART8;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2207      	movs	r2, #7
 8006b1c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

	//Set Instances
	m_sUARTs[QAD_UART1].pInstance = USART1;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a1e      	ldr	r2, [pc, #120]	; (8006b9c <_ZN11QAD_UARTMgrC1Ev+0xe4>)
 8006b24:	605a      	str	r2, [r3, #4]
	m_sUARTs[QAD_UART2].pInstance = USART2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a1d      	ldr	r2, [pc, #116]	; (8006ba0 <_ZN11QAD_UARTMgrC1Ev+0xe8>)
 8006b2a:	611a      	str	r2, [r3, #16]
	m_sUARTs[QAD_UART3].pInstance = USART3;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a1d      	ldr	r2, [pc, #116]	; (8006ba4 <_ZN11QAD_UARTMgrC1Ev+0xec>)
 8006b30:	61da      	str	r2, [r3, #28]
	m_sUARTs[QAD_UART4].pInstance = UART4;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a1c      	ldr	r2, [pc, #112]	; (8006ba8 <_ZN11QAD_UARTMgrC1Ev+0xf0>)
 8006b36:	629a      	str	r2, [r3, #40]	; 0x28
	m_sUARTs[QAD_UART5].pInstance = UART5;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a1c      	ldr	r2, [pc, #112]	; (8006bac <_ZN11QAD_UARTMgrC1Ev+0xf4>)
 8006b3c:	635a      	str	r2, [r3, #52]	; 0x34
	m_sUARTs[QAD_UART6].pInstance = USART6;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a1b      	ldr	r2, [pc, #108]	; (8006bb0 <_ZN11QAD_UARTMgrC1Ev+0xf8>)
 8006b42:	641a      	str	r2, [r3, #64]	; 0x40
	m_sUARTs[QAD_UART7].pInstance = UART7;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a1b      	ldr	r2, [pc, #108]	; (8006bb4 <_ZN11QAD_UARTMgrC1Ev+0xfc>)
 8006b48:	64da      	str	r2, [r3, #76]	; 0x4c
	m_sUARTs[QAD_UART8].pInstance = UART8;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a1a      	ldr	r2, [pc, #104]	; (8006bb8 <_ZN11QAD_UARTMgrC1Ev+0x100>)
 8006b4e:	659a      	str	r2, [r3, #88]	; 0x58

	//Set IRQs
	m_sUARTs[QAD_UART1].eIRQ = USART1_IRQn;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2225      	movs	r2, #37	; 0x25
 8006b54:	721a      	strb	r2, [r3, #8]
	m_sUARTs[QAD_UART2].eIRQ = USART2_IRQn;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2226      	movs	r2, #38	; 0x26
 8006b5a:	751a      	strb	r2, [r3, #20]
	m_sUARTs[QAD_UART3].eIRQ = USART3_IRQn;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2227      	movs	r2, #39	; 0x27
 8006b60:	f883 2020 	strb.w	r2, [r3, #32]
	m_sUARTs[QAD_UART4].eIRQ = UART4_IRQn;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2234      	movs	r2, #52	; 0x34
 8006b68:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	m_sUARTs[QAD_UART5].eIRQ = UART5_IRQn;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2235      	movs	r2, #53	; 0x35
 8006b70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	m_sUARTs[QAD_UART6].eIRQ = USART6_IRQn;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2247      	movs	r2, #71	; 0x47
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	m_sUARTs[QAD_UART7].eIRQ = UART7_IRQn;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2252      	movs	r2, #82	; 0x52
 8006b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	m_sUARTs[QAD_UART8].eIRQ = UART8_IRQn;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2253      	movs	r2, #83	; 0x53
 8006b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

}
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	40011000 	.word	0x40011000
 8006ba0:	40004400 	.word	0x40004400
 8006ba4:	40004800 	.word	0x40004800
 8006ba8:	40004c00 	.word	0x40004c00
 8006bac:	40005000 	.word	0x40005000
 8006bb0:	40011400 	.word	0x40011400
 8006bb4:	40007800 	.word	0x40007800
 8006bb8:	40007c00 	.word	0x40007c00

08006bbc <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph>:
//QAD_UARTMgr Private Management Method
//
//To be called from static method registerUART()
//Used to register a UART peripheral as being used by a driver
//Returns QA_OK if registration is successful, or returns QA_Error_PeriphBusy if the selected UART is already in use
QA_Result QAD_UARTMgr::imp_registerUART(QAD_UART_Periph eUART) {
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	70fb      	strb	r3, [r7, #3]
	if (eUART >= QAD_UARTNone)
 8006bc8:	78fb      	ldrb	r3, [r7, #3]
 8006bca:	2b07      	cmp	r3, #7
 8006bcc:	d901      	bls.n	8006bd2 <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph+0x16>
		return QA_Fail;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e017      	b.n	8006c02 <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph+0x46>

  if (m_sUARTs[eUART].eState)
 8006bd2:	78fa      	ldrb	r2, [r7, #3]
 8006bd4:	6879      	ldr	r1, [r7, #4]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	4413      	add	r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	440b      	add	r3, r1
 8006be0:	3301      	adds	r3, #1
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph+0x30>
  	return QA_Error_PeriphBusy;
 8006be8:	2302      	movs	r3, #2
 8006bea:	e00a      	b.n	8006c02 <_ZN11QAD_UARTMgr16imp_registerUARTE15QAD_UART_Periph+0x46>

  m_sUARTs[eUART].eState = QAD_UART_InUse;
 8006bec:	78fa      	ldrb	r2, [r7, #3]
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	005b      	lsls	r3, r3, #1
 8006bf4:	4413      	add	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	440b      	add	r3, r1
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	701a      	strb	r2, [r3, #0]
  return QA_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <_ZN11QAD_UARTMgr18imp_deregisterUARTE15QAD_UART_Periph>:
//QAD_UARTMgr Private Management Method
//
//To be called from static method deregisterUART()
//Used to deregister a UART peripheral to mark it as no longer being used by a driver
//eUART - the UART peripheral to be deregistered
void QAD_UARTMgr::imp_deregisterUART(QAD_UART_Periph eUART) {
 8006c0e:	b480      	push	{r7}
 8006c10:	b083      	sub	sp, #12
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
 8006c16:	460b      	mov	r3, r1
 8006c18:	70fb      	strb	r3, [r7, #3]
	if (eUART >= QAD_UARTNone)
 8006c1a:	78fb      	ldrb	r3, [r7, #3]
 8006c1c:	2b07      	cmp	r3, #7
 8006c1e:	d80a      	bhi.n	8006c36 <_ZN11QAD_UARTMgr18imp_deregisterUARTE15QAD_UART_Periph+0x28>
		return;

  m_sUARTs[eUART].eState = QAD_UART_Unused;
 8006c20:	78fa      	ldrb	r2, [r7, #3]
 8006c22:	6879      	ldr	r1, [r7, #4]
 8006c24:	4613      	mov	r3, r2
 8006c26:	005b      	lsls	r3, r3, #1
 8006c28:	4413      	add	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	440b      	add	r3, r1
 8006c2e:	3301      	adds	r3, #1
 8006c30:	2200      	movs	r2, #0
 8006c32:	701a      	strb	r2, [r3, #0]
 8006c34:	e000      	b.n	8006c38 <_ZN11QAD_UARTMgr18imp_deregisterUARTE15QAD_UART_Periph+0x2a>
		return;
 8006c36:	bf00      	nop
}
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
	...

08006c44 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph>:
//QAD_UARTMgr Private Clock Method
//
//To be called from static method enableClock()
//Used to enable the clock for a specific UART peripheral
//eUART - the UART peripheral to enable the clock for
void QAD_UARTMgr::imp_enableClock(QAD_UART_Periph eUART) {
 8006c44:	b480      	push	{r7}
 8006c46:	b08b      	sub	sp, #44	; 0x2c
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	70fb      	strb	r3, [r7, #3]
  switch (eUART) {
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	2b08      	cmp	r3, #8
 8006c54:	f200 80df 	bhi.w	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
 8006c58:	a201      	add	r2, pc, #4	; (adr r2, 8006c60 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1c>)
 8006c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5e:	bf00      	nop
 8006c60:	08006c85 	.word	0x08006c85
 8006c64:	08006cb7 	.word	0x08006cb7
 8006c68:	08006ce9 	.word	0x08006ce9
 8006c6c:	08006d1b 	.word	0x08006d1b
 8006c70:	08006d4d 	.word	0x08006d4d
 8006c74:	08006d7f 	.word	0x08006d7f
 8006c78:	08006db1 	.word	0x08006db1
 8006c7c:	08006de3 	.word	0x08006de3
 8006c80:	08006e15 	.word	0x08006e15
    case (QAD_UART1):
    	__HAL_RCC_USART1_CLK_ENABLE();
 8006c84:	4b67      	ldr	r3, [pc, #412]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c88:	4a66      	ldr	r2, [pc, #408]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006c8a:	f043 0310 	orr.w	r3, r3, #16
 8006c8e:	6453      	str	r3, [r2, #68]	; 0x44
 8006c90:	4b64      	ldr	r3, [pc, #400]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c94:	f003 0310 	and.w	r3, r3, #16
 8006c98:	627b      	str	r3, [r7, #36]	; 0x24
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      __HAL_RCC_USART1_FORCE_RESET();
 8006c9c:	4b61      	ldr	r3, [pc, #388]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca0:	4a60      	ldr	r2, [pc, #384]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006ca2:	f043 0310 	orr.w	r3, r3, #16
 8006ca6:	6253      	str	r3, [r2, #36]	; 0x24
      __HAL_RCC_USART1_RELEASE_RESET();
 8006ca8:	4b5e      	ldr	r3, [pc, #376]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cac:	4a5d      	ldr	r2, [pc, #372]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cae:	f023 0310 	bic.w	r3, r3, #16
 8006cb2:	6253      	str	r3, [r2, #36]	; 0x24
      break;
 8006cb4:	e0af      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART2):
    	__HAL_RCC_USART2_CLK_ENABLE();
 8006cb6:	4b5b      	ldr	r3, [pc, #364]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cba:	4a5a      	ldr	r2, [pc, #360]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8006cc2:	4b58      	ldr	r3, [pc, #352]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cca:	623b      	str	r3, [r7, #32]
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
      __HAL_RCC_USART2_FORCE_RESET();
 8006cce:	4b55      	ldr	r3, [pc, #340]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cd0:	6a1b      	ldr	r3, [r3, #32]
 8006cd2:	4a54      	ldr	r2, [pc, #336]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cd8:	6213      	str	r3, [r2, #32]
      __HAL_RCC_USART2_RELEASE_RESET();
 8006cda:	4b52      	ldr	r3, [pc, #328]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	4a51      	ldr	r2, [pc, #324]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006ce0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006ce4:	6213      	str	r3, [r2, #32]
      break;
 8006ce6:	e096      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART3):
    	__HAL_RCC_USART3_CLK_ENABLE();
 8006ce8:	4b4e      	ldr	r3, [pc, #312]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cec:	4a4d      	ldr	r2, [pc, #308]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cf2:	6413      	str	r3, [r2, #64]	; 0x40
 8006cf4:	4b4b      	ldr	r3, [pc, #300]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cfc:	61fb      	str	r3, [r7, #28]
 8006cfe:	69fb      	ldr	r3, [r7, #28]
      __HAL_RCC_USART3_FORCE_RESET();
 8006d00:	4b48      	ldr	r3, [pc, #288]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d02:	6a1b      	ldr	r3, [r3, #32]
 8006d04:	4a47      	ldr	r2, [pc, #284]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d0a:	6213      	str	r3, [r2, #32]
      __HAL_RCC_USART3_RELEASE_RESET();
 8006d0c:	4b45      	ldr	r3, [pc, #276]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	4a44      	ldr	r2, [pc, #272]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d16:	6213      	str	r3, [r2, #32]
      break;
 8006d18:	e07d      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART4):
    	__HAL_RCC_UART4_CLK_ENABLE();
 8006d1a:	4b42      	ldr	r3, [pc, #264]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1e:	4a41      	ldr	r2, [pc, #260]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d24:	6413      	str	r3, [r2, #64]	; 0x40
 8006d26:	4b3f      	ldr	r3, [pc, #252]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d2e:	61bb      	str	r3, [r7, #24]
 8006d30:	69bb      	ldr	r3, [r7, #24]
      __HAL_RCC_UART4_FORCE_RESET();
 8006d32:	4b3c      	ldr	r3, [pc, #240]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	4a3b      	ldr	r2, [pc, #236]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d3c:	6213      	str	r3, [r2, #32]
      __HAL_RCC_UART4_RELEASE_RESET();
 8006d3e:	4b39      	ldr	r3, [pc, #228]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	4a38      	ldr	r2, [pc, #224]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d44:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006d48:	6213      	str	r3, [r2, #32]
      break;
 8006d4a:	e064      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART5):
    	__HAL_RCC_UART5_CLK_ENABLE();
 8006d4c:	4b35      	ldr	r3, [pc, #212]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d50:	4a34      	ldr	r2, [pc, #208]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d56:	6413      	str	r3, [r2, #64]	; 0x40
 8006d58:	4b32      	ldr	r3, [pc, #200]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	697b      	ldr	r3, [r7, #20]
      __HAL_RCC_UART5_FORCE_RESET();
 8006d64:	4b2f      	ldr	r3, [pc, #188]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	4a2e      	ldr	r2, [pc, #184]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d6e:	6213      	str	r3, [r2, #32]
      __HAL_RCC_UART5_RELEASE_RESET();
 8006d70:	4b2c      	ldr	r3, [pc, #176]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	4a2b      	ldr	r2, [pc, #172]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d76:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006d7a:	6213      	str	r3, [r2, #32]
      break;
 8006d7c:	e04b      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART6):
    	__HAL_RCC_USART6_CLK_ENABLE();
 8006d7e:	4b29      	ldr	r3, [pc, #164]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d82:	4a28      	ldr	r2, [pc, #160]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d84:	f043 0320 	orr.w	r3, r3, #32
 8006d88:	6453      	str	r3, [r2, #68]	; 0x44
 8006d8a:	4b26      	ldr	r3, [pc, #152]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d8e:	f003 0320 	and.w	r3, r3, #32
 8006d92:	613b      	str	r3, [r7, #16]
 8006d94:	693b      	ldr	r3, [r7, #16]
      __HAL_RCC_USART6_FORCE_RESET();
 8006d96:	4b23      	ldr	r3, [pc, #140]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9a:	4a22      	ldr	r2, [pc, #136]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006d9c:	f043 0320 	orr.w	r3, r3, #32
 8006da0:	6253      	str	r3, [r2, #36]	; 0x24
      __HAL_RCC_USART6_RELEASE_RESET();
 8006da2:	4b20      	ldr	r3, [pc, #128]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	4a1f      	ldr	r2, [pc, #124]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006da8:	f023 0320 	bic.w	r3, r3, #32
 8006dac:	6253      	str	r3, [r2, #36]	; 0x24
      break;
 8006dae:	e032      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART7):
    	__HAL_RCC_UART7_CLK_ENABLE();
 8006db0:	4b1c      	ldr	r3, [pc, #112]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db4:	4a1b      	ldr	r2, [pc, #108]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006db6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006dba:	6413      	str	r3, [r2, #64]	; 0x40
 8006dbc:	4b19      	ldr	r3, [pc, #100]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006dc4:	60fb      	str	r3, [r7, #12]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
      __HAL_RCC_UART7_FORCE_RESET();
 8006dc8:	4b16      	ldr	r3, [pc, #88]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	4a15      	ldr	r2, [pc, #84]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006dd2:	6213      	str	r3, [r2, #32]
      __HAL_RCC_UART7_RELEASE_RESET();
 8006dd4:	4b13      	ldr	r3, [pc, #76]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	4a12      	ldr	r2, [pc, #72]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dda:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006dde:	6213      	str	r3, [r2, #32]
      break;
 8006de0:	e019      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UART8):
    	__HAL_RCC_UART8_CLK_ENABLE();
 8006de2:	4b10      	ldr	r3, [pc, #64]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de6:	4a0f      	ldr	r2, [pc, #60]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006de8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006dec:	6413      	str	r3, [r2, #64]	; 0x40
 8006dee:	4b0d      	ldr	r3, [pc, #52]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006df6:	60bb      	str	r3, [r7, #8]
 8006df8:	68bb      	ldr	r3, [r7, #8]
      __HAL_RCC_UART8_FORCE_RESET();
 8006dfa:	4b0a      	ldr	r3, [pc, #40]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	4a09      	ldr	r2, [pc, #36]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006e00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e04:	6213      	str	r3, [r2, #32]
      __HAL_RCC_UART8_RELEASE_RESET();
 8006e06:	4b07      	ldr	r3, [pc, #28]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	4a06      	ldr	r2, [pc, #24]	; (8006e24 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1e0>)
 8006e0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e10:	6213      	str	r3, [r2, #32]
      break;
 8006e12:	e000      	b.n	8006e16 <_ZN11QAD_UARTMgr15imp_enableClockE15QAD_UART_Periph+0x1d2>
    case (QAD_UARTNone):
    	break;
 8006e14:	bf00      	nop
  }
}
 8006e16:	bf00      	nop
 8006e18:	372c      	adds	r7, #44	; 0x2c
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	40023800 	.word	0x40023800

08006e28 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph>:
//QAD_UARTMgr Private Clock Method
//
//To be called from static method disableClock()
//Used to disable the clock for a specific UART peripheral
//eUART - the UART peripheral to disable the clock for
void QAD_UARTMgr::imp_disableClock(QAD_UART_Periph eUART) {
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	460b      	mov	r3, r1
 8006e32:	70fb      	strb	r3, [r7, #3]
  switch (eUART) {
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	d84d      	bhi.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
 8006e3a:	a201      	add	r2, pc, #4	; (adr r2, 8006e40 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0x18>)
 8006e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e40:	08006e65 	.word	0x08006e65
 8006e44:	08006e73 	.word	0x08006e73
 8006e48:	08006e81 	.word	0x08006e81
 8006e4c:	08006e8f 	.word	0x08006e8f
 8006e50:	08006e9d 	.word	0x08006e9d
 8006e54:	08006eab 	.word	0x08006eab
 8006e58:	08006eb9 	.word	0x08006eb9
 8006e5c:	08006ec7 	.word	0x08006ec7
 8006e60:	08006ed5 	.word	0x08006ed5
    case (QAD_UART1):
    	__HAL_RCC_USART1_CLK_DISABLE();
 8006e64:	4b1f      	ldr	r3, [pc, #124]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e68:	4a1e      	ldr	r2, [pc, #120]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e6a:	f023 0310 	bic.w	r3, r3, #16
 8006e6e:	6453      	str	r3, [r2, #68]	; 0x44
      break;
 8006e70:	e031      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART2):
    	__HAL_RCC_USART2_CLK_DISABLE();
 8006e72:	4b1c      	ldr	r3, [pc, #112]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e76:	4a1b      	ldr	r2, [pc, #108]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e78:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e7c:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006e7e:	e02a      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART3):
    	__HAL_RCC_USART3_CLK_DISABLE();
 8006e80:	4b18      	ldr	r3, [pc, #96]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e84:	4a17      	ldr	r2, [pc, #92]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e8a:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006e8c:	e023      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART4):
    	__HAL_RCC_UART4_CLK_DISABLE();
 8006e8e:	4b15      	ldr	r3, [pc, #84]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e92:	4a14      	ldr	r2, [pc, #80]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e94:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006e98:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006e9a:	e01c      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART5):
    	__HAL_RCC_UART5_CLK_DISABLE();
 8006e9c:	4b11      	ldr	r3, [pc, #68]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea0:	4a10      	ldr	r2, [pc, #64]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006ea2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ea6:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006ea8:	e015      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART6):
    	__HAL_RCC_USART6_CLK_DISABLE();
 8006eaa:	4b0e      	ldr	r3, [pc, #56]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eae:	4a0d      	ldr	r2, [pc, #52]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006eb0:	f023 0320 	bic.w	r3, r3, #32
 8006eb4:	6453      	str	r3, [r2, #68]	; 0x44
      break;
 8006eb6:	e00e      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART7):
    	__HAL_RCC_UART7_CLK_DISABLE();
 8006eb8:	4b0a      	ldr	r3, [pc, #40]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ebc:	4a09      	ldr	r2, [pc, #36]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006ebe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ec2:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006ec4:	e007      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UART8):
    	__HAL_RCC_UART8_CLK_DISABLE();
 8006ec6:	4b07      	ldr	r3, [pc, #28]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eca:	4a06      	ldr	r2, [pc, #24]	; (8006ee4 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xbc>)
 8006ecc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ed0:	6413      	str	r3, [r2, #64]	; 0x40
      break;
 8006ed2:	e000      	b.n	8006ed6 <_ZN11QAD_UARTMgr16imp_disableClockE15QAD_UART_Periph+0xae>
    case (QAD_UARTNone):
    	break;
 8006ed4:	bf00      	nop
  }
}
 8006ed6:	bf00      	nop
 8006ed8:	370c      	adds	r7, #12
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	40023800 	.word	0x40023800

08006ee8 <_ZN18QAT_Pixel_ARGB4444aSERKt>:
		m_uPxl = other.pxl();
		return *this;
	}

	//Assignment operator to accept a 16bit pixel value
	QAT_Pixel_ARGB4444& operator=(const uint16_t& other) {
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
		m_uPxl = other;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	881a      	ldrh	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	801a      	strh	r2, [r3, #0]
		return *this;
 8006efa:	687b      	ldr	r3, [r7, #4]
	}
 8006efc:	4618      	mov	r0, r3
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>:
	uint16_t pxl(void) const {
		return m_uPxl;
	}

	//Sets the current 16bit pixel value
	void pxl(uint16_t pxl) {
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	807b      	strh	r3, [r7, #2]
		m_uPxl = pxl;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	887a      	ldrh	r2, [r7, #2]
 8006f18:	801a      	strh	r2, [r3, #0]
	}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <_ZN8QAD_LTDC4initEv>:
	static QA_Result init(void) {
 8006f26:	b580      	push	{r7, lr}
 8006f28:	af00      	add	r7, sp, #0
		return get().imp_init();
 8006f2a:	f7fe ff3d 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7fe ff73 	bl	8005e1c <_ZN8QAD_LTDC8imp_initEv>
 8006f36:	4603      	mov	r3, r0
	}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <_ZN8QAD_LTDC17flipLayer0BuffersEv>:
	//---------------------
	//Layer Control Methods

	//Used to flip the front and back buffer for layer 0
	//To be used at the end of rendering visual elements to layer 0 in order for them to become visible on the LCD display
	static void flipLayer0Buffers(void) {
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	af00      	add	r7, sp, #0
		get().imp_flipLayer0Buffers();
 8006f40:	f7fe ff32 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8006f44:	4603      	mov	r3, r0
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7ff fa7c 	bl	8006444 <_ZN8QAD_LTDC21imp_flipLayer0BuffersEv>
	}
 8006f4c:	bf00      	nop
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <_ZN8QAD_LTDC17flipLayer1BuffersEv>:

	//Used to flip the front and back buffer for layer 1
	//To be used at the end of rendering visual elements to layer 1 in order for them to become visible on the LCD display
	static void flipLayer1Buffers(void) {
 8006f50:	b580      	push	{r7, lr}
 8006f52:	af00      	add	r7, sp, #0
		get().imp_flipLayer1Buffers();
 8006f54:	f7fe ff28 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff fab4 	bl	80064c8 <_ZN8QAD_LTDC21imp_flipLayer1BuffersEv>
	}
 8006f60:	bf00      	nop
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <_ZN8QAD_LTDC19getLayer0BackBufferEv>:
	static void* getLayer0BackBufferPtr(void) {
		return get().imp_getLayer0BackBufferPtr();
	}

	//Returns a pointer to a QAD_LTDC_Buffer structure for the back/offscreen buffer to be rendered to for layer 0
	static QAD_LTDC_Buffer* getLayer0BackBuffer(void) {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	af00      	add	r7, sp, #0
		return get().imp_getLayer0BackBuffer();
 8006f68:	f7fe ff1e 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7ff faec 	bl	800654c <_ZN8QAD_LTDC23imp_getLayer0BackBufferEv>
 8006f74:	4603      	mov	r3, r0
	}
 8006f76:	4618      	mov	r0, r3
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <_ZN8QAD_LTDC19getLayer1BackBufferEv>:
	static void* getLayer1BackBufferPtr(void) {
		return get().imp_getLayer1BackBufferPtr();
	}

	//Returns a pointer to a QAD_LTDC_Buffer structure for the back/offscreen buffer to be rendered to for layer 1
	static QAD_LTDC_Buffer* getLayer1BackBuffer(void) {
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	af00      	add	r7, sp, #0
		return get().imp_getLayer1BackBuffer();
 8006f7e:	f7fe ff13 	bl	8005da8 <_ZN8QAD_LTDC3getEv>
 8006f82:	4603      	mov	r3, r0
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7ff fb07 	bl	8006598 <_ZN8QAD_LTDC23imp_getLayer1BackBufferEv>
 8006f8a:	4603      	mov	r3, r0
	}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <_ZN7QAS_LCD8imp_initEv>:
	//------------------------------------------


//QAS_LCD::imp_init
//QAS_LCD Initialization Method
QA_Result QAS_LCD::imp_init(void) {
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af04      	add	r7, sp, #16
 8006f96:	6078      	str	r0, [r7, #4]
  if (m_eInitState) {
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <_ZN7QAS_LCD8imp_initEv+0x14>
  	return QA_OK;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	e036      	b.n	8007012 <_ZN7QAS_LCD8imp_initEv+0x82>
  }

	//Init LTDC
	if (QAD_LTDC::init())
 8006fa4:	f7ff ffbf 	bl	8006f26 <_ZN8QAD_LTDC4initEv>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	bf14      	ite	ne
 8006fae:	2301      	movne	r3, #1
 8006fb0:	2300      	moveq	r3, #0
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d001      	beq.n	8006fbc <_ZN7QAS_LCD8imp_initEv+0x2c>
		return QA_Fail;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e02a      	b.n	8007012 <_ZN7QAS_LCD8imp_initEv+0x82>

	m_eInitState = QA_Initialized;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	701a      	strb	r2, [r3, #0]

	m_pDrawBuffer = NULL;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	605a      	str	r2, [r3, #4]
	m_uDrawColor  = 0x0000;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	811a      	strh	r2, [r3, #8]

	//Add Fonts to Font Manager List
	m_cFontMgr.clear();
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	330c      	adds	r3, #12
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 fb39 	bl	800764a <_ZN15QAS_LCD_FontMgr5clearEv>

	m_cFontMgr.add("SegoeUI20ptSB",
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f103 000c 	add.w	r0, r3, #12
 8006fde:	2303      	movs	r3, #3
 8006fe0:	9302      	str	r3, [sp, #8]
 8006fe2:	2305      	movs	r3, #5
 8006fe4:	9301      	str	r3, [sp, #4]
 8006fe6:	231b      	movs	r3, #27
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	4b0c      	ldr	r3, [pc, #48]	; (800701c <_ZN7QAS_LCD8imp_initEv+0x8c>)
 8006fec:	4a0c      	ldr	r2, [pc, #48]	; (8007020 <_ZN7QAS_LCD8imp_initEv+0x90>)
 8006fee:	490d      	ldr	r1, [pc, #52]	; (8007024 <_ZN7QAS_LCD8imp_initEv+0x94>)
 8006ff0:	f000 fb04 	bl	80075fc <_ZN15QAS_LCD_FontMgr3addEPKcPK16QAS_LCD_FontDescPKhttt>
								 QAS_LCD_Fonts_SegoeUI20ptSB_Data,
								 QAS_LCD_Fonts_SegoeUI20ptSB_Height,
								 QAS_LCD_Fonts_SegoeUI20ptSB_SpaceWidth,
								 QAS_LCD_Fonts_SegoeUI20ptSB_CharGap);

	m_cFontMgr.add("SegoeUI12pt",
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f103 000c 	add.w	r0, r3, #12
 8006ffa:	2302      	movs	r3, #2
 8006ffc:	9302      	str	r3, [sp, #8]
 8006ffe:	2303      	movs	r3, #3
 8007000:	9301      	str	r3, [sp, #4]
 8007002:	2311      	movs	r3, #17
 8007004:	9300      	str	r3, [sp, #0]
 8007006:	4b08      	ldr	r3, [pc, #32]	; (8007028 <_ZN7QAS_LCD8imp_initEv+0x98>)
 8007008:	4a08      	ldr	r2, [pc, #32]	; (800702c <_ZN7QAS_LCD8imp_initEv+0x9c>)
 800700a:	4909      	ldr	r1, [pc, #36]	; (8007030 <_ZN7QAS_LCD8imp_initEv+0xa0>)
 800700c:	f000 faf6 	bl	80075fc <_ZN15QAS_LCD_FontMgr3addEPKcPK16QAS_LCD_FontDescPKhttt>
								 QAS_LCD_Fonts_SegoeUI12pt_Height,
								 QAS_LCD_Fonts_SegoeUI12pt_SpaceWidth,
								 QAS_LCD_Fonts_SegoeUI12pt_CharGap);

	//Return
	return QA_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	080099fc 	.word	0x080099fc
 8007020:	08009884 	.word	0x08009884
 8007024:	08008cf4 	.word	0x08008cf4
 8007028:	08009100 	.word	0x08009100
 800702c:	08008f88 	.word	0x08008f88
 8007030:	08008d04 	.word	0x08008d04

08007034 <_ZN7QAS_LCD14imp_flipLayer0Ev>:
  //-------------------------------
  //QAS_LCD Rendering Setup Methods

//QAS_LCD::imp_flipLayer0
//QAS_LCD Rendering Setup Method
void QAS_LCD::imp_flipLayer0(void) {
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  QAD_LTDC::flipLayer0Buffers();
 800703c:	f7ff ff7e 	bl	8006f3c <_ZN8QAD_LTDC17flipLayer0BuffersEv>
}
 8007040:	bf00      	nop
 8007042:	3708      	adds	r7, #8
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <_ZN7QAS_LCD14imp_flipLayer1Ev>:


//QAS_LCD::imp_flipLayer1
//QAS_LCD Rendering Setup Method
void QAS_LCD::imp_flipLayer1(void) {
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  QAD_LTDC::flipLayer1Buffers();
 8007050:	f7ff ff7e 	bl	8006f50 <_ZN8QAD_LTDC17flipLayer1BuffersEv>
}
 8007054:	bf00      	nop
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx>:


//QAS_LCD::imp_setDrawBuffer
//QAS_LCD Rendering Setup Method
void QAS_LCD::imp_setDrawBuffer(QAD_LTDC_LayerIdx eLayer) {
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	460b      	mov	r3, r1
 8007066:	70fb      	strb	r3, [r7, #3]

	switch (eLayer) {
 8007068:	78fb      	ldrb	r3, [r7, #3]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d002      	beq.n	8007074 <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx+0x18>
 800706e:	2b01      	cmp	r3, #1
 8007070:	d006      	beq.n	8007080 <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx+0x24>
 8007072:	e00b      	b.n	800708c <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx+0x30>
	  case (QAD_LTDC_Layer0):
	  	m_pDrawBuffer = QAD_LTDC::getLayer0BackBuffer();
 8007074:	f7ff ff76 	bl	8006f64 <_ZN8QAD_LTDC19getLayer0BackBufferEv>
 8007078:	4602      	mov	r2, r0
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	605a      	str	r2, [r3, #4]
	  	break;
 800707e:	e005      	b.n	800708c <_ZN7QAS_LCD17imp_setDrawBufferE17QAD_LTDC_LayerIdx+0x30>
	  case (QAD_LTDC_Layer1):
	  	m_pDrawBuffer = QAD_LTDC::getLayer1BackBuffer();
 8007080:	f7ff ff7b 	bl	8006f7a <_ZN8QAD_LTDC19getLayer1BackBufferEv>
 8007084:	4602      	mov	r2, r0
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	605a      	str	r2, [r3, #4]
	  	break;
 800708a:	bf00      	nop
	}
	m_cFontMgr.setDrawBuffer(m_pDrawBuffer);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f103 020c 	add.w	r2, r3, #12
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	4619      	mov	r1, r3
 8007098:	4610      	mov	r0, r2
 800709a:	f000 fbbf 	bl	800781c <_ZN15QAS_LCD_FontMgr13setDrawBufferEP15QAD_LTDC_Buffer>
}
 800709e:	bf00      	nop
 80070a0:	3708      	adds	r7, #8
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <_ZN7QAS_LCD16imp_setDrawColorEt>:


//QAS_LCD::imp_setDrawColor
//QAS_LCD Rendering Setup Method
void QAS_LCD::imp_setDrawColor(uint16_t uColor) {
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b082      	sub	sp, #8
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
 80070ae:	460b      	mov	r3, r1
 80070b0:	807b      	strh	r3, [r7, #2]
  m_uDrawColor = uColor;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	887a      	ldrh	r2, [r7, #2]
 80070b6:	811a      	strh	r2, [r3, #8]
  m_cFontMgr.setDrawColor(m_uDrawColor);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f103 020c 	add.w	r2, r3, #12
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	891b      	ldrh	r3, [r3, #8]
 80070c2:	4619      	mov	r1, r3
 80070c4:	4610      	mov	r0, r2
 80070c6:	f000 fbb7 	bl	8007838 <_ZN15QAS_LCD_FontMgr12setDrawColorEt>
}
 80070ca:	bf00      	nop
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
	...

080070d4 <_ZN7QAS_LCD15imp_clearBufferEv>:
  //-------------------------
  //QAS_LCD Rendering Methods

//QAS_LCD::imp_clearBuffer
//QAS_LCD Rendering Method
void QAS_LCD::imp_clearBuffer(void) {
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  for (uint32_t i=0; i<QAD_LTDC_PIXELCOUNT; i++)
 80070dc:	2300      	movs	r3, #0
 80070de:	60fb      	str	r3, [r7, #12]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4a0b      	ldr	r2, [pc, #44]	; (8007110 <_ZN7QAS_LCD15imp_clearBufferEv+0x3c>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d80e      	bhi.n	8007106 <_ZN7QAS_LCD15imp_clearBufferEv+0x32>
  	m_pDrawBuffer->pixel[i] = m_uDrawColor;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	441a      	add	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	3308      	adds	r3, #8
 80070f6:	4619      	mov	r1, r3
 80070f8:	4610      	mov	r0, r2
 80070fa:	f7ff fef5 	bl	8006ee8 <_ZN18QAT_Pixel_ARGB4444aSERKt>
  for (uint32_t i=0; i<QAD_LTDC_PIXELCOUNT; i++)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	3301      	adds	r3, #1
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	e7ec      	b.n	80070e0 <_ZN7QAS_LCD15imp_clearBufferEv+0xc>
}
 8007106:	bf00      	nop
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	0005dbff 	.word	0x0005dbff

08007114 <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_>:
}


//QAS_LCD::imp_drawLine
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawLine(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	60f8      	str	r0, [r7, #12]
 800711c:	60b9      	str	r1, [r7, #8]
 800711e:	607a      	str	r2, [r7, #4]
  if (cStart.x == cEnd.x)
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	881a      	ldrh	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	881b      	ldrh	r3, [r3, #0]
 8007128:	429a      	cmp	r2, r3
 800712a:	d105      	bne.n	8007138 <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_+0x24>
  	imp_drawVLine(cStart, cEnd); else
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	68b9      	ldr	r1, [r7, #8]
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 f853 	bl	80071dc <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_>
  if (cStart.y == cEnd.y)
  	imp_drawHLine(cStart, cEnd); else
    imp_drawALine(cStart, cEnd);
}
 8007136:	e010      	b.n	800715a <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_+0x46>
  if (cStart.y == cEnd.y)
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	885a      	ldrh	r2, [r3, #2]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	885b      	ldrh	r3, [r3, #2]
 8007140:	429a      	cmp	r2, r3
 8007142:	d105      	bne.n	8007150 <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_+0x3c>
  	imp_drawHLine(cStart, cEnd); else
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	68b9      	ldr	r1, [r7, #8]
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 f80a 	bl	8007162 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_>
}
 800714e:	e004      	b.n	800715a <_ZN7QAS_LCD12imp_drawLineER14QAT_Vector2_16S1_+0x46>
    imp_drawALine(cStart, cEnd);
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	68b9      	ldr	r1, [r7, #8]
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f87d 	bl	8007254 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_>
}
 800715a:	bf00      	nop
 800715c:	3710      	adds	r7, #16
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_>:


//QAS_LCD::imp_drawHLine
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawHLine(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 8007162:	b580      	push	{r7, lr}
 8007164:	b088      	sub	sp, #32
 8007166:	af00      	add	r7, sp, #0
 8007168:	60f8      	str	r0, [r7, #12]
 800716a:	60b9      	str	r1, [r7, #8]
 800716c:	607a      	str	r2, [r7, #4]
  uint32_t xs;
  uint32_t xe;
  if (cStart.x < cEnd.x) {
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	881a      	ldrh	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	881b      	ldrh	r3, [r3, #0]
 8007176:	429a      	cmp	r2, r3
 8007178:	d206      	bcs.n	8007188 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_+0x26>
  	xs = cStart.x;
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	881b      	ldrh	r3, [r3, #0]
 800717e:	61fb      	str	r3, [r7, #28]
    xe = cEnd.x;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	881b      	ldrh	r3, [r3, #0]
 8007184:	61bb      	str	r3, [r7, #24]
 8007186:	e005      	b.n	8007194 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_+0x32>
  } else {
  	xs = cEnd.x;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	881b      	ldrh	r3, [r3, #0]
 800718c:	61fb      	str	r3, [r7, #28]
  	xe = cStart.x;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	61bb      	str	r3, [r7, #24]
  }

  uint32_t yofs = cStart.y * QAD_LTDC_WIDTH;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	885b      	ldrh	r3, [r3, #2]
 8007198:	461a      	mov	r2, r3
 800719a:	f44f 7348 	mov.w	r3, #800	; 0x320
 800719e:	fb03 f302 	mul.w	r3, r3, r2
 80071a2:	613b      	str	r3, [r7, #16]
  for (uint32_t i=xs; i<(xe+1); i++) {
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	3301      	adds	r3, #1
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d210      	bcs.n	80071d4 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_+0x72>
  	m_pDrawBuffer->pixel[i + yofs].pxl(m_uDrawColor);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	6979      	ldr	r1, [r7, #20]
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	440b      	add	r3, r1
 80071bc:	005b      	lsls	r3, r3, #1
 80071be:	441a      	add	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	891b      	ldrh	r3, [r3, #8]
 80071c4:	4619      	mov	r1, r3
 80071c6:	4610      	mov	r0, r2
 80071c8:	f7ff fe9e 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
  for (uint32_t i=xs; i<(xe+1); i++) {
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	3301      	adds	r3, #1
 80071d0:	617b      	str	r3, [r7, #20]
 80071d2:	e7e9      	b.n	80071a8 <_ZN7QAS_LCD13imp_drawHLineER14QAT_Vector2_16S1_+0x46>
  }
}
 80071d4:	bf00      	nop
 80071d6:	3720      	adds	r7, #32
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_>:


//QAS_LCD::imp_drawVLine
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawVLine(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 80071dc:	b580      	push	{r7, lr}
 80071de:	b088      	sub	sp, #32
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
  uint32_t ys;
  uint32_t ye;
  if (cStart.y < cEnd.y) {
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	885a      	ldrh	r2, [r3, #2]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	885b      	ldrh	r3, [r3, #2]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d206      	bcs.n	8007202 <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_+0x26>
  	ys = cStart.y;
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	885b      	ldrh	r3, [r3, #2]
 80071f8:	61fb      	str	r3, [r7, #28]
  	ye = cEnd.y;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	885b      	ldrh	r3, [r3, #2]
 80071fe:	61bb      	str	r3, [r7, #24]
 8007200:	e005      	b.n	800720e <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_+0x32>
  } else {
  	ys = cEnd.y;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	885b      	ldrh	r3, [r3, #2]
 8007206:	61fb      	str	r3, [r7, #28]
  	ye = cStart.y;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	885b      	ldrh	r3, [r3, #2]
 800720c:	61bb      	str	r3, [r7, #24]
  }

  uint32_t xofs = cStart.x;
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	881b      	ldrh	r3, [r3, #0]
 8007212:	613b      	str	r3, [r7, #16]
  for (uint32_t i=ys; i<(ye+1); i++) {
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	617b      	str	r3, [r7, #20]
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	3301      	adds	r3, #1
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	429a      	cmp	r2, r3
 8007220:	d214      	bcs.n	800724c <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_+0x70>
  	m_pDrawBuffer->pixel[(i * QAD_LTDC_WIDTH) + xofs].pxl(m_uDrawColor);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f44f 7148 	mov.w	r1, #800	; 0x320
 800722c:	fb01 f103 	mul.w	r1, r1, r3
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	440b      	add	r3, r1
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	441a      	add	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	891b      	ldrh	r3, [r3, #8]
 800723c:	4619      	mov	r1, r3
 800723e:	4610      	mov	r0, r2
 8007240:	f7ff fe62 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
  for (uint32_t i=ys; i<(ye+1); i++) {
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	3301      	adds	r3, #1
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	e7e5      	b.n	8007218 <_ZN7QAS_LCD13imp_drawVLineER14QAT_Vector2_16S1_+0x3c>
  }
}
 800724c:	bf00      	nop
 800724e:	3720      	adds	r7, #32
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_>:


//QAS_LCD::imp_drawALine
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawALine(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 8007254:	b580      	push	{r7, lr}
 8007256:	b08c      	sub	sp, #48	; 0x30
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
  int16_t uDeltaX = QAS_LCD_ABS(cEnd.x-cStart.x);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	461a      	mov	r2, r3
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	2b00      	cmp	r3, #0
 800726e:	bfb8      	it	lt
 8007270:	425b      	neglt	r3, r3
 8007272:	833b      	strh	r3, [r7, #24]
  int16_t uDeltaY = QAS_LCD_ABS(cEnd.y-cStart.y);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	885b      	ldrh	r3, [r3, #2]
 8007278:	461a      	mov	r2, r3
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	885b      	ldrh	r3, [r3, #2]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	bfb8      	it	lt
 8007284:	425b      	neglt	r3, r3
 8007286:	82fb      	strh	r3, [r7, #22]
  int16_t uX = cStart.x;
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  int16_t uY = cStart.y;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	885b      	ldrh	r3, [r3, #2]
 8007292:	85bb      	strh	r3, [r7, #44]	; 0x2c
  int16_t uXInc1;
  int16_t uXInc2;
  int16_t uYInc1;
  int16_t uYInc2;

  if (cEnd.x >= cStart.x) {
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	881a      	ldrh	r2, [r3, #0]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	881b      	ldrh	r3, [r3, #0]
 800729c:	429a      	cmp	r2, r3
 800729e:	d304      	bcc.n	80072aa <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x56>
    uXInc1 = 1;
 80072a0:	2301      	movs	r3, #1
 80072a2:	857b      	strh	r3, [r7, #42]	; 0x2a
    uXInc2 = 1;
 80072a4:	2301      	movs	r3, #1
 80072a6:	853b      	strh	r3, [r7, #40]	; 0x28
 80072a8:	e005      	b.n	80072b6 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x62>
  } else {
    uXInc1 = -1;
 80072aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072ae:	857b      	strh	r3, [r7, #42]	; 0x2a
    uXInc2 = -1;
 80072b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072b4:	853b      	strh	r3, [r7, #40]	; 0x28
  }

  if (cEnd.y >= cStart.y) {
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	885a      	ldrh	r2, [r3, #2]
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	885b      	ldrh	r3, [r3, #2]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d304      	bcc.n	80072cc <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x78>
    uYInc1 = 1;
 80072c2:	2301      	movs	r3, #1
 80072c4:	84fb      	strh	r3, [r7, #38]	; 0x26
    uYInc2 = 1;
 80072c6:	2301      	movs	r3, #1
 80072c8:	84bb      	strh	r3, [r7, #36]	; 0x24
 80072ca:	e005      	b.n	80072d8 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x84>
  } else {
    uYInc1 = -1;
 80072cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072d0:	84fb      	strh	r3, [r7, #38]	; 0x26
    uYInc2 = -1;
 80072d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072d6:	84bb      	strh	r3, [r7, #36]	; 0x24
  int16_t uDenominator;
  int16_t uNumerator;
  int16_t uNumAdd;
  int16_t uNumPixels;

  if (uDeltaX >= uDeltaY) {
 80072d8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80072dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	db11      	blt.n	8007308 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0xb4>
    uXInc1       = 0;
 80072e4:	2300      	movs	r3, #0
 80072e6:	857b      	strh	r3, [r7, #42]	; 0x2a
    uYInc2       = 0;
 80072e8:	2300      	movs	r3, #0
 80072ea:	84bb      	strh	r3, [r7, #36]	; 0x24
    uDenominator = uDeltaX;
 80072ec:	8b3b      	ldrh	r3, [r7, #24]
 80072ee:	847b      	strh	r3, [r7, #34]	; 0x22
    uNumerator   = uDeltaX / 2;
 80072f0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	da00      	bge.n	80072fa <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0xa6>
 80072f8:	3301      	adds	r3, #1
 80072fa:	105b      	asrs	r3, r3, #1
 80072fc:	843b      	strh	r3, [r7, #32]
    uNumAdd      = uDeltaY;
 80072fe:	8afb      	ldrh	r3, [r7, #22]
 8007300:	83fb      	strh	r3, [r7, #30]
    uNumPixels   = uDeltaX;
 8007302:	8b3b      	ldrh	r3, [r7, #24]
 8007304:	83bb      	strh	r3, [r7, #28]
 8007306:	e010      	b.n	800732a <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0xd6>
  } else {
    uXInc2       = 0;
 8007308:	2300      	movs	r3, #0
 800730a:	853b      	strh	r3, [r7, #40]	; 0x28
    uYInc1       = 0;
 800730c:	2300      	movs	r3, #0
 800730e:	84fb      	strh	r3, [r7, #38]	; 0x26
    uDenominator = uDeltaY;
 8007310:	8afb      	ldrh	r3, [r7, #22]
 8007312:	847b      	strh	r3, [r7, #34]	; 0x22
    uNumerator   = uDeltaY / 2;
 8007314:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007318:	2b00      	cmp	r3, #0
 800731a:	da00      	bge.n	800731e <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0xca>
 800731c:	3301      	adds	r3, #1
 800731e:	105b      	asrs	r3, r3, #1
 8007320:	843b      	strh	r3, [r7, #32]
    uNumAdd      = uDeltaX;
 8007322:	8b3b      	ldrh	r3, [r7, #24]
 8007324:	83fb      	strh	r3, [r7, #30]
    uNumPixels   = uDeltaY;
 8007326:	8afb      	ldrh	r3, [r7, #22]
 8007328:	83bb      	strh	r3, [r7, #28]
  }

  for (uint16_t i=0; i<uNumPixels; i++) {
 800732a:	2300      	movs	r3, #0
 800732c:	837b      	strh	r3, [r7, #26]
 800732e:	8b7a      	ldrh	r2, [r7, #26]
 8007330:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8007334:	429a      	cmp	r2, r3
 8007336:	da3a      	bge.n	80073ae <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x15a>
    m_pDrawBuffer->pixel[uX+(uY*QAD_LTDC_WIDTH)].pxl(m_uDrawColor);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8007340:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8007344:	f44f 7048 	mov.w	r0, #800	; 0x320
 8007348:	fb00 f303 	mul.w	r3, r0, r3
 800734c:	440b      	add	r3, r1
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	441a      	add	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	891b      	ldrh	r3, [r3, #8]
 8007356:	4619      	mov	r1, r3
 8007358:	4610      	mov	r0, r2
 800735a:	f7ff fdd5 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>

    uNumerator += uNumAdd;
 800735e:	8c3a      	ldrh	r2, [r7, #32]
 8007360:	8bfb      	ldrh	r3, [r7, #30]
 8007362:	4413      	add	r3, r2
 8007364:	b29b      	uxth	r3, r3
 8007366:	843b      	strh	r3, [r7, #32]
    if (uNumerator >= uDenominator) {
 8007368:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800736c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007370:	429a      	cmp	r2, r3
 8007372:	db0e      	blt.n	8007392 <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0x13e>
      uNumerator -= uDenominator;
 8007374:	8c3a      	ldrh	r2, [r7, #32]
 8007376:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	b29b      	uxth	r3, r3
 800737c:	843b      	strh	r3, [r7, #32]
      uX += uXInc1;
 800737e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007380:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007382:	4413      	add	r3, r2
 8007384:	b29b      	uxth	r3, r3
 8007386:	85fb      	strh	r3, [r7, #46]	; 0x2e
      uY += uYInc1;
 8007388:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800738a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800738c:	4413      	add	r3, r2
 800738e:	b29b      	uxth	r3, r3
 8007390:	85bb      	strh	r3, [r7, #44]	; 0x2c
    }
    uX += uXInc2;
 8007392:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007394:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007396:	4413      	add	r3, r2
 8007398:	b29b      	uxth	r3, r3
 800739a:	85fb      	strh	r3, [r7, #46]	; 0x2e
    uY += uYInc2;
 800739c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800739e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073a0:	4413      	add	r3, r2
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  for (uint16_t i=0; i<uNumPixels; i++) {
 80073a6:	8b7b      	ldrh	r3, [r7, #26]
 80073a8:	3301      	adds	r3, #1
 80073aa:	837b      	strh	r3, [r7, #26]
 80073ac:	e7bf      	b.n	800732e <_ZN7QAS_LCD13imp_drawALineER14QAT_Vector2_16S1_+0xda>
  }
}
 80073ae:	bf00      	nop
 80073b0:	3730      	adds	r7, #48	; 0x30
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_>:

//QAS_LCD::imp_drawRect
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawRect(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b08c      	sub	sp, #48	; 0x30
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	60f8      	str	r0, [r7, #12]
 80073be:	60b9      	str	r1, [r7, #8]
 80073c0:	607a      	str	r2, [r7, #4]
  uint32_t xs;
  uint32_t xe;
  if (cStart.x < cEnd.y) {
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	881a      	ldrh	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	885b      	ldrh	r3, [r3, #2]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d206      	bcs.n	80073dc <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x26>
    xs = cStart.x;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	881b      	ldrh	r3, [r3, #0]
 80073d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    xe = cEnd.x;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	881b      	ldrh	r3, [r3, #0]
 80073d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80073da:	e005      	b.n	80073e8 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x32>
  } else {
    xs = cEnd.y;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	885b      	ldrh	r3, [r3, #2]
 80073e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    xe = cStart.y;
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	885b      	ldrh	r3, [r3, #2]
 80073e6:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  uint32_t ys;
  uint32_t ye;
  if (cStart.y < cEnd.y) {
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	885a      	ldrh	r2, [r3, #2]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	885b      	ldrh	r3, [r3, #2]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d206      	bcs.n	8007402 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x4c>
    ys = cStart.y;
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	885b      	ldrh	r3, [r3, #2]
 80073f8:	627b      	str	r3, [r7, #36]	; 0x24
    ye = cEnd.y;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	885b      	ldrh	r3, [r3, #2]
 80073fe:	623b      	str	r3, [r7, #32]
 8007400:	e005      	b.n	800740e <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x58>
  } else {
    ys = cEnd.y;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	885b      	ldrh	r3, [r3, #2]
 8007406:	627b      	str	r3, [r7, #36]	; 0x24
    ye = cStart.y;
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	885b      	ldrh	r3, [r3, #2]
 800740c:	623b      	str	r3, [r7, #32]
  }

  //Top & Bottom
  uint32_t yt = ys*QAD_LTDC_WIDTH;
 800740e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007410:	f44f 7248 	mov.w	r2, #800	; 0x320
 8007414:	fb02 f303 	mul.w	r3, r2, r3
 8007418:	617b      	str	r3, [r7, #20]
  uint32_t yb = ye*QAD_LTDC_WIDTH;
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8007420:	fb02 f303 	mul.w	r3, r2, r3
 8007424:	613b      	str	r3, [r7, #16]
  for (uint32_t x=xs; x<(xe+1); x++) {
 8007426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007428:	61fb      	str	r3, [r7, #28]
 800742a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742c:	3301      	adds	r3, #1
 800742e:	69fa      	ldr	r2, [r7, #28]
 8007430:	429a      	cmp	r2, r3
 8007432:	d21d      	bcs.n	8007470 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0xba>
    m_pDrawBuffer->pixel[x+yt].pxl(m_uDrawColor);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	69f9      	ldr	r1, [r7, #28]
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	440b      	add	r3, r1
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	441a      	add	r2, r3
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	891b      	ldrh	r3, [r3, #8]
 8007446:	4619      	mov	r1, r3
 8007448:	4610      	mov	r0, r2
 800744a:	f7ff fd5d 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
    m_pDrawBuffer->pixel[x+yb].pxl(m_uDrawColor);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	685a      	ldr	r2, [r3, #4]
 8007452:	69f9      	ldr	r1, [r7, #28]
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	440b      	add	r3, r1
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	441a      	add	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	891b      	ldrh	r3, [r3, #8]
 8007460:	4619      	mov	r1, r3
 8007462:	4610      	mov	r0, r2
 8007464:	f7ff fd50 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
  for (uint32_t x=xs; x<(xe+1); x++) {
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	3301      	adds	r3, #1
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	e7dc      	b.n	800742a <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x74>
  }

  //Left & Right
  for (uint32_t y=(ys+1); y<ye; y++) {
 8007470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007472:	3301      	adds	r3, #1
 8007474:	61bb      	str	r3, [r7, #24]
 8007476:	69ba      	ldr	r2, [r7, #24]
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	429a      	cmp	r2, r3
 800747c:	d225      	bcs.n	80074ca <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0x114>
    m_pDrawBuffer->pixel[xs+y*QAD_LTDC_WIDTH].pxl(m_uDrawColor);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007488:	fb01 f103 	mul.w	r1, r1, r3
 800748c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800748e:	440b      	add	r3, r1
 8007490:	005b      	lsls	r3, r3, #1
 8007492:	441a      	add	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	891b      	ldrh	r3, [r3, #8]
 8007498:	4619      	mov	r1, r3
 800749a:	4610      	mov	r0, r2
 800749c:	f7ff fd34 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
    m_pDrawBuffer->pixel[xe+y*QAD_LTDC_WIDTH].pxl(m_uDrawColor);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	685a      	ldr	r2, [r3, #4]
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	f44f 7148 	mov.w	r1, #800	; 0x320
 80074aa:	fb01 f103 	mul.w	r1, r1, r3
 80074ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b0:	440b      	add	r3, r1
 80074b2:	005b      	lsls	r3, r3, #1
 80074b4:	441a      	add	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	891b      	ldrh	r3, [r3, #8]
 80074ba:	4619      	mov	r1, r3
 80074bc:	4610      	mov	r0, r2
 80074be:	f7ff fd23 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
  for (uint32_t y=(ys+1); y<ye; y++) {
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	3301      	adds	r3, #1
 80074c6:	61bb      	str	r3, [r7, #24]
 80074c8:	e7d5      	b.n	8007476 <_ZN7QAS_LCD12imp_drawRectER14QAT_Vector2_16S1_+0xc0>
  }
}
 80074ca:	bf00      	nop
 80074cc:	3730      	adds	r7, #48	; 0x30
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}

080074d2 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_>:


//QAS_LCD::imp_drawRectFill
//QAS_LCD Rendering Method
void QAS_LCD::imp_drawRectFill(QAT_Vector2_16& cStart, QAT_Vector2_16& cEnd) {
 80074d2:	b580      	push	{r7, lr}
 80074d4:	b08c      	sub	sp, #48	; 0x30
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	60f8      	str	r0, [r7, #12]
 80074da:	60b9      	str	r1, [r7, #8]
 80074dc:	607a      	str	r2, [r7, #4]
  uint32_t xs;
  uint32_t xe;
  if (cStart.x < cEnd.x) {
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	881a      	ldrh	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	881b      	ldrh	r3, [r3, #0]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d206      	bcs.n	80074f8 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x26>
    xs = cStart.x;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	881b      	ldrh	r3, [r3, #0]
 80074ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    xe = cEnd.x;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	881b      	ldrh	r3, [r3, #0]
 80074f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80074f6:	e005      	b.n	8007504 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x32>
  } else {
    xs = cEnd.x;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	881b      	ldrh	r3, [r3, #0]
 80074fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    xe = cStart.x;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	881b      	ldrh	r3, [r3, #0]
 8007502:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  uint32_t ys;
  uint32_t ye;
  if (cStart.y < cEnd.y) {
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	885a      	ldrh	r2, [r3, #2]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	885b      	ldrh	r3, [r3, #2]
 800750c:	429a      	cmp	r2, r3
 800750e:	d206      	bcs.n	800751e <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x4c>
    ys = cStart.y;
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	885b      	ldrh	r3, [r3, #2]
 8007514:	627b      	str	r3, [r7, #36]	; 0x24
    ye = cEnd.y;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	885b      	ldrh	r3, [r3, #2]
 800751a:	623b      	str	r3, [r7, #32]
 800751c:	e005      	b.n	800752a <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x58>
  } else {
    ys = cEnd.y;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	885b      	ldrh	r3, [r3, #2]
 8007522:	627b      	str	r3, [r7, #36]	; 0x24
    ye = cStart.y;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	885b      	ldrh	r3, [r3, #2]
 8007528:	623b      	str	r3, [r7, #32]
  }

  uint32_t yofs;
  for (uint32_t y=ys; y<(ye+1); y++) {
 800752a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752c:	61fb      	str	r3, [r7, #28]
 800752e:	6a3b      	ldr	r3, [r7, #32]
 8007530:	3301      	adds	r3, #1
 8007532:	69fa      	ldr	r2, [r7, #28]
 8007534:	429a      	cmp	r2, r3
 8007536:	d221      	bcs.n	800757c <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0xaa>
    yofs = y*QAD_LTDC_WIDTH;
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800753e:	fb02 f303 	mul.w	r3, r2, r3
 8007542:	617b      	str	r3, [r7, #20]
    for (uint32_t x=xs; x<(xe+1); x++) {
 8007544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007546:	61bb      	str	r3, [r7, #24]
 8007548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754a:	3301      	adds	r3, #1
 800754c:	69ba      	ldr	r2, [r7, #24]
 800754e:	429a      	cmp	r2, r3
 8007550:	d210      	bcs.n	8007574 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0xa2>
      m_pDrawBuffer->pixel[x+yofs].pxl(m_uDrawColor);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	685a      	ldr	r2, [r3, #4]
 8007556:	69b9      	ldr	r1, [r7, #24]
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	440b      	add	r3, r1
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	441a      	add	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	891b      	ldrh	r3, [r3, #8]
 8007564:	4619      	mov	r1, r3
 8007566:	4610      	mov	r0, r2
 8007568:	f7ff fcce 	bl	8006f08 <_ZN18QAT_Pixel_ARGB44443pxlEt>
    for (uint32_t x=xs; x<(xe+1); x++) {
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	3301      	adds	r3, #1
 8007570:	61bb      	str	r3, [r7, #24]
 8007572:	e7e9      	b.n	8007548 <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x76>
  for (uint32_t y=ys; y<(ye+1); y++) {
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	3301      	adds	r3, #1
 8007578:	61fb      	str	r3, [r7, #28]
 800757a:	e7d8      	b.n	800752e <_ZN7QAS_LCD16imp_drawRectFillER14QAT_Vector2_16S1_+0x5c>
    }
  }
}
 800757c:	bf00      	nop
 800757e:	3730      	adds	r7, #48	; 0x30
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	4618      	mov	r0, r3
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <_ZN12QAS_LCD_FontC1EPKcPK16QAS_LCD_FontDescPKhRtS7_S7_>:
	QAS_LCD_Font(const char* strName, const QAS_LCD_FontDesc* pDesc, const uint8_t* pData, uint16_t& uHeight, uint16_t& uSpaceWidth, uint16_t& uCharGap) :
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	603b      	str	r3, [r7, #0]
		m_uCharGap(uCharGap) {
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	881a      	ldrh	r2, [r3, #0]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	851a      	strh	r2, [r3, #40]	; 0x28
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	881a      	ldrh	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80075ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075bc:	881a      	ldrh	r2, [r3, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	859a      	strh	r2, [r3, #44]	; 0x2c
		m_pDesc = (QAS_LCD_FontDesc*)pDesc;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	621a      	str	r2, [r3, #32]
		m_pData = (uint8_t*)pData;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	683a      	ldr	r2, [r7, #0]
 80075cc:	625a      	str	r2, [r3, #36]	; 0x24
		for (uint8_t i=0; i<QAS_LCD_FONTNAME_LENGTH; i++) {
 80075ce:	2300      	movs	r3, #0
 80075d0:	75fb      	strb	r3, [r7, #23]
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
 80075d4:	2b1f      	cmp	r3, #31
 80075d6:	d807      	bhi.n	80075e8 <_ZN12QAS_LCD_FontC1EPKcPK16QAS_LCD_FontDescPKhRtS7_S7_+0x4c>
			m_cName[i] = 0;
 80075d8:	7dfb      	ldrb	r3, [r7, #23]
 80075da:	68fa      	ldr	r2, [r7, #12]
 80075dc:	2100      	movs	r1, #0
 80075de:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i=0; i<QAS_LCD_FONTNAME_LENGTH; i++) {
 80075e0:	7dfb      	ldrb	r3, [r7, #23]
 80075e2:	3301      	adds	r3, #1
 80075e4:	75fb      	strb	r3, [r7, #23]
 80075e6:	e7f4      	b.n	80075d2 <_ZN12QAS_LCD_FontC1EPKcPK16QAS_LCD_FontDescPKhRtS7_S7_+0x36>
		strcpy(m_cName, strName);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	68b9      	ldr	r1, [r7, #8]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f001 fa95 	bl	8008b1c <strcpy>
	}
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	4618      	mov	r0, r3
 80075f6:	3718      	adds	r7, #24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <_ZN15QAS_LCD_FontMgr3addEPKcPK16QAS_LCD_FontDescPKhttt>:
	//----------------------------------
	//QAS_LCD_FontMgr Management Methods

//QAS_LCD_FontMgr::add
//QAS_LCD_FontMgr Management Method
void QAS_LCD_FontMgr::add(const char* strName, const QAS_LCD_FontDesc* pDesc, const uint8_t* pData, uint16_t uHeight, uint16_t uSpaceWidth, uint16_t uCharGap) {
 80075fc:	b590      	push	{r4, r7, lr}
 80075fe:	b08b      	sub	sp, #44	; 0x2c
 8007600:	af04      	add	r7, sp, #16
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
  QAS_LCD_Font* cFont = new QAS_LCD_Font(strName, pDesc, pData, uHeight, uSpaceWidth, uCharGap);
 800760a:	2030      	movs	r0, #48	; 0x30
 800760c:	f001 f8da 	bl	80087c4 <_Znwj>
 8007610:	4603      	mov	r3, r0
 8007612:	461c      	mov	r4, r3
 8007614:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007618:	9302      	str	r3, [sp, #8]
 800761a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800761e:	9301      	str	r3, [sp, #4]
 8007620:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	4620      	mov	r0, r4
 800762e:	f7ff ffb5 	bl	800759c <_ZN12QAS_LCD_FontC1EPKcPK16QAS_LCD_FontDescPKhRtS7_S7_>
 8007632:	617c      	str	r4, [r7, #20]
  m_vFonts.push_back(cFont);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f107 0214 	add.w	r2, r7, #20
 800763a:	4611      	mov	r1, r2
 800763c:	4618      	mov	r0, r3
 800763e:	f000 f9fe 	bl	8007a3e <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE9push_backERKS1_>
}
 8007642:	bf00      	nop
 8007644:	371c      	adds	r7, #28
 8007646:	46bd      	mov	sp, r7
 8007648:	bd90      	pop	{r4, r7, pc}

0800764a <_ZN15QAS_LCD_FontMgr5clearEv>:
}


//QAS_LCD_FontMgr::clear
//QAS_LCD_FontMgr Management Method
void QAS_LCD_FontMgr::clear(void) {
 800764a:	b580      	push	{r7, lr}
 800764c:	b082      	sub	sp, #8
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  m_vFonts.clear();
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4618      	mov	r0, r3
 8007656:	f7f9 ff8c 	bl	8001572 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE5clearEv>
}
 800765a:	bf00      	nop
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <_ZN15QAS_LCD_FontMgr14setFontByIndexEh>:
}


//QAS_LCD_FontMgr::setFontByIndex
//QAS_LCD_FontMgr Management Method
void QAS_LCD_FontMgr::setFontByIndex(uint8_t uIdx) {
 8007662:	b590      	push	{r4, r7, lr}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
 800766a:	460b      	mov	r3, r1
 800766c:	70fb      	strb	r3, [r7, #3]
  if (uIdx >= m_vFonts.size()) {
 800766e:	78fc      	ldrb	r4, [r7, #3]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4618      	mov	r0, r3
 8007674:	f7f9 ff8b 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8007678:	4603      	mov	r3, r0
 800767a:	429c      	cmp	r4, r3
 800767c:	bf2c      	ite	cs
 800767e:	2301      	movcs	r3, #1
 8007680:	2300      	movcc	r3, #0
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b00      	cmp	r3, #0
 8007686:	d006      	beq.n	8007696 <_ZN15QAS_LCD_FontMgr14setFontByIndexEh+0x34>
  	m_iCurrentIdx = -1;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	22ff      	movs	r2, #255	; 0xff
 800768c:	731a      	strb	r2, [r3, #12]
  	m_pCurrent    = NULL;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	611a      	str	r2, [r3, #16]
  	return;
 8007694:	e00d      	b.n	80076b2 <_ZN15QAS_LCD_FontMgr14setFontByIndexEh+0x50>
  }

  m_iCurrentIdx = uIdx;
 8007696:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	731a      	strb	r2, [r3, #12]
  m_pCurrent    = m_vFonts[uIdx];
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	78fa      	ldrb	r2, [r7, #3]
 80076a2:	4611      	mov	r1, r2
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7f9 ff82 	bl	80015ae <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EEixEj>
 80076aa:	4603      	mov	r3, r0
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	611a      	str	r2, [r3, #16]
}
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd90      	pop	{r4, r7, pc}

080076b8 <_ZNK15QAS_LCD_FontMgr13getSpaceWidthEv>:
}


//QAS_LCD_FontMgr::getSpaceWidth
//QAS_LCD_FontMgr Data Methods
uint8_t QAS_LCD_FontMgr::getSpaceWidth(void) const {
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
	if (m_iCurrentIdx < 0)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	da01      	bge.n	80076ce <_ZNK15QAS_LCD_FontMgr13getSpaceWidthEv+0x16>
		return 0;
 80076ca:	2300      	movs	r3, #0
 80076cc:	e003      	b.n	80076d6 <_ZNK15QAS_LCD_FontMgr13getSpaceWidthEv+0x1e>
	return m_pCurrent->m_uSpaceWidth;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076d4:	b2db      	uxtb	r3, r3
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr

080076e2 <_ZNK15QAS_LCD_FontMgr10getCharGapEv>:


//QAS_LCD_FontMgr::getCharGap
//QAS_LCD_FontMgr Data Methods
uint8_t QAS_LCD_FontMgr::getCharGap(void) const {
 80076e2:	b480      	push	{r7}
 80076e4:	b083      	sub	sp, #12
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
	if (m_iCurrentIdx < 0)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	da01      	bge.n	80076f8 <_ZNK15QAS_LCD_FontMgr10getCharGapEv+0x16>
		return 0;
 80076f4:	2300      	movs	r3, #0
 80076f6:	e003      	b.n	8007700 <_ZNK15QAS_LCD_FontMgr10getCharGapEv+0x1e>
	return m_pCurrent->m_uCharGap;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076fe:	b2db      	uxtb	r3, r3
}
 8007700:	4618      	mov	r0, r3
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <_ZN15QAS_LCD_FontMgr12getCharWidthEc>:


//QAS_LCD_FontMgr::getCharWidth
//QAS_LCD_FontMgr Data Methods
uint16_t QAS_LCD_FontMgr::getCharWidth(char ch) {
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	460b      	mov	r3, r1
 8007716:	70fb      	strb	r3, [r7, #3]
  if (m_iCurrentIdx < 0)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800771e:	2b00      	cmp	r3, #0
 8007720:	da01      	bge.n	8007726 <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x1a>
    return 0;
 8007722:	2300      	movs	r3, #0
 8007724:	e01a      	b.n	800775c <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x50>
  uint16_t uWidth = 0;
 8007726:	2300      	movs	r3, #0
 8007728:	81fb      	strh	r3, [r7, #14]
  if (ch == 32) {
 800772a:	78fb      	ldrb	r3, [r7, #3]
 800772c:	2b20      	cmp	r3, #32
 800772e:	d104      	bne.n	800773a <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x2e>
    uWidth = m_pCurrent->m_uSpaceWidth;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007736:	81fb      	strh	r3, [r7, #14]
 8007738:	e00f      	b.n	800775a <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x4e>
  } else if ((ch >= 33) && (ch <= 126)) {
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	2b20      	cmp	r3, #32
 800773e:	d90c      	bls.n	800775a <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x4e>
 8007740:	78fb      	ldrb	r3, [r7, #3]
 8007742:	2b7e      	cmp	r3, #126	; 0x7e
 8007744:	d809      	bhi.n	800775a <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x4e>
    uWidth = m_pCurrent->m_pDesc[ch-33].uWidth;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	6a1a      	ldr	r2, [r3, #32]
 800774c:	78f9      	ldrb	r1, [r7, #3]
 800774e:	4b06      	ldr	r3, [pc, #24]	; (8007768 <_ZN15QAS_LCD_FontMgr12getCharWidthEc+0x5c>)
 8007750:	440b      	add	r3, r1
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	881b      	ldrh	r3, [r3, #0]
 8007758:	81fb      	strh	r3, [r7, #14]
  }
  return uWidth;
 800775a:	89fb      	ldrh	r3, [r7, #14]
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	3fffffdf 	.word	0x3fffffdf

0800776c <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc>:


//QAS_LCD_FontMgr::getStringWidth
//QAS_LCD_FontMgr Data Methods
uint16_t QAS_LCD_FontMgr::getStringWidth(const char* str) {
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint16_t uWidth = 0;
 8007776:	2300      	movs	r3, #0
 8007778:	81fb      	strh	r3, [r7, #14]
  uint16_t uLength = strlen(str);
 800777a:	6838      	ldr	r0, [r7, #0]
 800777c:	f7f8 fd5c 	bl	8000238 <strlen>
 8007780:	4603      	mov	r3, r0
 8007782:	817b      	strh	r3, [r7, #10]
  uint8_t  uChar;

  if ((uLength == 0) || (m_iCurrentIdx < 0))
 8007784:	897b      	ldrh	r3, [r7, #10]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d004      	beq.n	8007794 <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x28>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	da01      	bge.n	8007798 <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x2c>
    return uWidth;
 8007794:	89fb      	ldrh	r3, [r7, #14]
 8007796:	e03b      	b.n	8007810 <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0xa4>

  for (uint8_t i=0; i<uLength; i++) {
 8007798:	2300      	movs	r3, #0
 800779a:	737b      	strb	r3, [r7, #13]
 800779c:	7b7a      	ldrb	r2, [r7, #13]
 800779e:	897b      	ldrh	r3, [r7, #10]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	da2e      	bge.n	8007802 <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x96>
    uChar = (uint8_t)str[i];
 80077a4:	7b7b      	ldrb	r3, [r7, #13]
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	4413      	add	r3, r2
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	727b      	strb	r3, [r7, #9]
    if (uChar == 32) {
 80077ae:	7a7b      	ldrb	r3, [r7, #9]
 80077b0:	2b20      	cmp	r3, #32
 80077b2:	d10b      	bne.n	80077cc <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x60>
      uWidth += (m_pCurrent->m_uSpaceWidth + m_pCurrent->m_uCharGap);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077c0:	4413      	add	r3, r2
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	89fb      	ldrh	r3, [r7, #14]
 80077c6:	4413      	add	r3, r2
 80077c8:	81fb      	strh	r3, [r7, #14]
 80077ca:	e016      	b.n	80077fa <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x8e>
    } else if ((uChar >= 33) && (uChar <= 126)) {
 80077cc:	7a7b      	ldrb	r3, [r7, #9]
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	d913      	bls.n	80077fa <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x8e>
 80077d2:	7a7b      	ldrb	r3, [r7, #9]
 80077d4:	2b7e      	cmp	r3, #126	; 0x7e
 80077d6:	d810      	bhi.n	80077fa <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x8e>
      uWidth += (m_pCurrent->m_pDesc[uChar-33].uWidth + m_pCurrent->m_uCharGap);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	6a1a      	ldr	r2, [r3, #32]
 80077de:	7a79      	ldrb	r1, [r7, #9]
 80077e0:	4b0d      	ldr	r3, [pc, #52]	; (8007818 <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0xac>)
 80077e2:	440b      	add	r3, r1
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	881a      	ldrh	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077f0:	4413      	add	r3, r2
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	89fb      	ldrh	r3, [r7, #14]
 80077f6:	4413      	add	r3, r2
 80077f8:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i=0; i<uLength; i++) {
 80077fa:	7b7b      	ldrb	r3, [r7, #13]
 80077fc:	3301      	adds	r3, #1
 80077fe:	737b      	strb	r3, [r7, #13]
 8007800:	e7cc      	b.n	800779c <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc+0x30>
    }
  }
  uWidth -= m_pCurrent->m_uCharGap;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007808:	89fa      	ldrh	r2, [r7, #14]
 800780a:	1ad3      	subs	r3, r2, r3
 800780c:	81fb      	strh	r3, [r7, #14]
  return uWidth;
 800780e:	89fb      	ldrh	r3, [r7, #14]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	3fffffdf 	.word	0x3fffffdf

0800781c <_ZN15QAS_LCD_FontMgr13setDrawBufferEP15QAD_LTDC_Buffer>:
	//---------------------------------
	//QAS_LCD_FontMgr Rendering Methods

//QAS_LCD_FontMgr::setDrawBuffer
//QAS_LCD_FontMgr Data Methods
void QAS_LCD_FontMgr::setDrawBuffer(QAD_LTDC_Buffer* pBuffer) {
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  m_pBuffer = pBuffer;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	615a      	str	r2, [r3, #20]
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <_ZN15QAS_LCD_FontMgr12setDrawColorEt>:


//QAS_LCD_FontMgr::setDrawColor
//QAS_LCD_FontMgr Data Methods
void QAS_LCD_FontMgr::setDrawColor(uint16_t uColor) {
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	460b      	mov	r3, r1
 8007842:	807b      	strh	r3, [r7, #2]
  m_uColor = uColor;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	887a      	ldrh	r2, [r7, #2]
 8007848:	831a      	strh	r2, [r3, #24]
}
 800784a:	bf00      	nop
 800784c:	370c      	adds	r7, #12
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc>:
}


//QAS_LCD_FontMgr::drawStrC
//QAS_LCD_FontMgr Data Methods
void QAS_LCD_FontMgr::drawStrC(QAT_Vector2_16 cPos, const char* str) {
 8007856:	b590      	push	{r4, r7, lr}
 8007858:	b089      	sub	sp, #36	; 0x24
 800785a:	af00      	add	r7, sp, #0
 800785c:	60f8      	str	r0, [r7, #12]
 800785e:	60b9      	str	r1, [r7, #8]
 8007860:	607a      	str	r2, [r7, #4]
  if ((m_pBuffer == NULL) || (m_iCurrentIdx < 0))
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d067      	beq.n	800793a <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xe4>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8007870:	2b00      	cmp	r3, #0
 8007872:	db62      	blt.n	800793a <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xe4>
    return;

  uint8_t uLen = strlen(str);
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f7f8 fcdf 	bl	8000238 <strlen>
 800787a:	4603      	mov	r3, r0
 800787c:	77bb      	strb	r3, [r7, #30]
  if (uLen < 0) return;

  QAT_Vector2_16 cDrawPos = cPos;
 800787e:	f107 0314 	add.w	r3, r7, #20
 8007882:	68b9      	ldr	r1, [r7, #8]
 8007884:	4618      	mov	r0, r3
 8007886:	f7f9 fa48 	bl	8000d1a <_ZN14QAT_Vector2_16C1ERKS_>
  cDrawPos.x -= (getStringWidth(str) / 2);
 800788a:	6879      	ldr	r1, [r7, #4]
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f7ff ff6d 	bl	800776c <_ZN15QAS_LCD_FontMgr14getStringWidthEPKc>
 8007892:	4603      	mov	r3, r0
 8007894:	085b      	lsrs	r3, r3, #1
 8007896:	b29b      	uxth	r3, r3
 8007898:	8aba      	ldrh	r2, [r7, #20]
 800789a:	b29b      	uxth	r3, r3
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	b29b      	uxth	r3, r3
 80078a0:	82bb      	strh	r3, [r7, #20]
  for (uint8_t i=0; i<uLen; i++) {
 80078a2:	2300      	movs	r3, #0
 80078a4:	77fb      	strb	r3, [r7, #31]
 80078a6:	7ffa      	ldrb	r2, [r7, #31]
 80078a8:	7fbb      	ldrb	r3, [r7, #30]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d246      	bcs.n	800793c <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xe6>
  	if ((str[i] >= 33) && (str[i] <= 126)) {
 80078ae:	7ffb      	ldrb	r3, [r7, #31]
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	4413      	add	r3, r2
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b20      	cmp	r3, #32
 80078b8:	d92c      	bls.n	8007914 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xbe>
 80078ba:	7ffb      	ldrb	r3, [r7, #31]
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	4413      	add	r3, r2
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	2b7e      	cmp	r3, #126	; 0x7e
 80078c4:	d826      	bhi.n	8007914 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xbe>
      drawCharP(cDrawPos, str[i]);
 80078c6:	f107 0214 	add.w	r2, r7, #20
 80078ca:	f107 0318 	add.w	r3, r7, #24
 80078ce:	4611      	mov	r1, r2
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7f9 fa22 	bl	8000d1a <_ZN14QAT_Vector2_16C1ERKS_>
 80078d6:	7ffb      	ldrb	r3, [r7, #31]
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	4413      	add	r3, r2
 80078dc:	781a      	ldrb	r2, [r3, #0]
 80078de:	f107 0318 	add.w	r3, r7, #24
 80078e2:	4619      	mov	r1, r3
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f000 f82c 	bl	8007942 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c>
      cDrawPos.x += getCharWidth(str[i]) + getCharGap();
 80078ea:	7ffb      	ldrb	r3, [r7, #31]
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4413      	add	r3, r2
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	4619      	mov	r1, r3
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff ff09 	bl	800770c <_ZN15QAS_LCD_FontMgr12getCharWidthEc>
 80078fa:	4603      	mov	r3, r0
 80078fc:	461c      	mov	r4, r3
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f7ff feef 	bl	80076e2 <_ZNK15QAS_LCD_FontMgr10getCharGapEv>
 8007904:	4603      	mov	r3, r0
 8007906:	4423      	add	r3, r4
 8007908:	8aba      	ldrh	r2, [r7, #20]
 800790a:	b29b      	uxth	r3, r3
 800790c:	4413      	add	r3, r2
 800790e:	b29b      	uxth	r3, r3
 8007910:	82bb      	strh	r3, [r7, #20]
 8007912:	e00e      	b.n	8007932 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0xdc>
  	} else {
  		cDrawPos.x += getSpaceWidth() + getCharGap();
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f7ff fecf 	bl	80076b8 <_ZNK15QAS_LCD_FontMgr13getSpaceWidthEv>
 800791a:	4603      	mov	r3, r0
 800791c:	461c      	mov	r4, r3
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f7ff fedf 	bl	80076e2 <_ZNK15QAS_LCD_FontMgr10getCharGapEv>
 8007924:	4603      	mov	r3, r0
 8007926:	4423      	add	r3, r4
 8007928:	8aba      	ldrh	r2, [r7, #20]
 800792a:	b29b      	uxth	r3, r3
 800792c:	4413      	add	r3, r2
 800792e:	b29b      	uxth	r3, r3
 8007930:	82bb      	strh	r3, [r7, #20]
  for (uint8_t i=0; i<uLen; i++) {
 8007932:	7ffb      	ldrb	r3, [r7, #31]
 8007934:	3301      	adds	r3, #1
 8007936:	77fb      	strb	r3, [r7, #31]
 8007938:	e7b5      	b.n	80078a6 <_ZN15QAS_LCD_FontMgr8drawStrCE14QAT_Vector2_16PKc+0x50>
    return;
 800793a:	bf00      	nop
  	}
  }
}
 800793c:	3724      	adds	r7, #36	; 0x24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd90      	pop	{r4, r7, pc}

08007942 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c>:
  //-----------------------------------------
  //QAS_LCD_FontMgr Private Rendering Methods

//QAS_LCD_FontMgr::drawCharP
//QAS_LCD_FontMgr Private Rendering Method
void QAS_LCD_FontMgr::drawCharP(QAT_Vector2_16 cPos, char ch) {
 8007942:	b580      	push	{r7, lr}
 8007944:	b08a      	sub	sp, #40	; 0x28
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	4613      	mov	r3, r2
 800794e:	71fb      	strb	r3, [r7, #7]
  uint16_t uLetter = (uint8_t)ch - 33;
 8007950:	79fb      	ldrb	r3, [r7, #7]
 8007952:	b29b      	uxth	r3, r3
 8007954:	3b21      	subs	r3, #33	; 0x21
 8007956:	83bb      	strh	r3, [r7, #28]
  uint16_t uWidth  = m_pCurrent->m_pDesc[uLetter].uWidth;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	8bbb      	ldrh	r3, [r7, #28]
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4413      	add	r3, r2
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	837b      	strh	r3, [r7, #26]
  uint32_t uOffset = m_pCurrent->m_pDesc[uLetter].uOffset;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	691b      	ldr	r3, [r3, #16]
 800796c:	6a1a      	ldr	r2, [r3, #32]
 800796e:	8bbb      	ldrh	r3, [r7, #28]
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	885b      	ldrh	r3, [r3, #2]
 8007976:	627b      	str	r3, [r7, #36]	; 0x24

  uint8_t uLine;
  uint8_t uLineInc;
  uint32_t uCur;

  for (uint8_t uHeight=0; uHeight<m_pCurrent->m_uHeight; uHeight++) {
 8007978:	2300      	movs	r3, #0
 800797a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800797e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	6912      	ldr	r2, [r2, #16]
 8007986:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8007988:	4293      	cmp	r3, r2
 800798a:	da54      	bge.n	8007a36 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0xf4>
    uLineInc = 0;
 800798c:	2300      	movs	r3, #0
 800798e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uCur = cPos.x+((cPos.y+uHeight)*QAD_LTDC_WIDTH);
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	881b      	ldrh	r3, [r3, #0]
 8007996:	4619      	mov	r1, r3
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	885b      	ldrh	r3, [r3, #2]
 800799c:	461a      	mov	r2, r3
 800799e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80079a2:	4413      	add	r3, r2
 80079a4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80079a8:	fb02 f303 	mul.w	r3, r2, r3
 80079ac:	440b      	add	r3, r1
 80079ae:	617b      	str	r3, [r7, #20]
    for (uint16_t i=0; i<uWidth; i++) {
 80079b0:	2300      	movs	r3, #0
 80079b2:	83fb      	strh	r3, [r7, #30]
 80079b4:	8bfa      	ldrh	r2, [r7, #30]
 80079b6:	8b7b      	ldrh	r3, [r7, #26]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d236      	bcs.n	8007a2a <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0xe8>
      if (uLineInc == 0) {
 80079bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d10a      	bne.n	80079da <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0x98>
        uLine = m_pCurrent->m_pData[uOffset];
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079cc:	4413      	add	r3, r2
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        uOffset++;
 80079d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d6:	3301      	adds	r3, #1
 80079d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (uLine & 0x01)
 80079da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079de:	f003 0301 	and.w	r3, r3, #1
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00c      	beq.n	8007a00 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0xbe>
        m_pBuffer->pixel[uCur+i] = m_uColor;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	695a      	ldr	r2, [r3, #20]
 80079ea:	8bf9      	ldrh	r1, [r7, #30]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	440b      	add	r3, r1
 80079f0:	005b      	lsls	r3, r3, #1
 80079f2:	441a      	add	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	3318      	adds	r3, #24
 80079f8:	4619      	mov	r1, r3
 80079fa:	4610      	mov	r0, r2
 80079fc:	f7ff fa74 	bl	8006ee8 <_ZN18QAT_Pixel_ARGB4444aSERKt>
      uLine = uLine >> 1;
 8007a00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a04:	105b      	asrs	r3, r3, #1
 8007a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      uLineInc++;
 8007a0a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007a0e:	3301      	adds	r3, #1
 8007a10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (uLineInc > 7)
 8007a14:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007a18:	2b07      	cmp	r3, #7
 8007a1a:	d902      	bls.n	8007a22 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0xe0>
        uLineInc = 0;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    for (uint16_t i=0; i<uWidth; i++) {
 8007a22:	8bfb      	ldrh	r3, [r7, #30]
 8007a24:	3301      	adds	r3, #1
 8007a26:	83fb      	strh	r3, [r7, #30]
 8007a28:	e7c4      	b.n	80079b4 <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0x72>
  for (uint8_t uHeight=0; uHeight<m_pCurrent->m_uHeight; uHeight++) {
 8007a2a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007a2e:	3301      	adds	r3, #1
 8007a30:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8007a34:	e7a3      	b.n	800797e <_ZN15QAS_LCD_FontMgr9drawCharPE14QAT_Vector2_16c+0x3c>
    }
  }
}
 8007a36:	bf00      	nop
 8007a38:	3728      	adds	r7, #40	; 0x28
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE9push_backERKS1_>:
      push_back(const value_type& __x)
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b082      	sub	sp, #8
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685a      	ldr	r2, [r3, #4]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d00c      	beq.n	8007a6e <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE9push_backERKS1_+0x30>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f000 f823 	bl	8007aa8 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	1d1a      	adds	r2, r3, #4
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	605a      	str	r2, [r3, #4]
      }
 8007a6c:	e008      	b.n	8007a80 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE9push_backERKS1_+0x42>
	  _M_realloc_insert(end(), __x);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f82d 	bl	8007ace <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE3endEv>
 8007a74:	4603      	mov	r3, r0
 8007a76:	683a      	ldr	r2, [r7, #0]
 8007a78:	4619      	mov	r1, r3
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f84e 	bl	8007b1c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	f107 030c 	add.w	r3, r7, #12
 8007a96:	4611      	mov	r1, r2
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f000 f8fb 	bl	8007c94 <_ZN9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3710      	adds	r7, #16
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>:
       *
       *  Calls <tt> __a.construct(__p, std::forward<Args>(__args)...) </tt>
      */
      template<typename _Up, typename... _Args>
	static void
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
	noexcept(noexcept(__a.construct(__p, std::forward<_Args>(__args)...)))
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 f908 	bl	8007cca <_ZSt7forwardIRKP12QAS_LCD_FontEOT_RNSt16remove_referenceIS4_E4typeE>
 8007aba:	4603      	mov	r3, r0
 8007abc:	461a      	mov	r2, r3
 8007abe:	68b9      	ldr	r1, [r7, #8]
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f000 f90d 	bl	8007ce0 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE9constructIS2_JRKS2_EEEvPT_DpOT0_>
 8007ac6:	bf00      	nop
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b084      	sub	sp, #16
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	1d1a      	adds	r2, r3, #4
 8007ada:	f107 030c 	add.w	r3, r7, #12
 8007ade:	4611      	mov	r1, r2
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 f8d7 	bl	8007c94 <_ZN9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8007af6:	4618      	mov	r0, r3
 8007af8:	f000 f805 	bl	8007b06 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8007afc:	4603      	mov	r3, r0
      }
 8007afe:	4618      	mov	r0, r3
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8007b06:	b480      	push	{r7}
 8007b08:	b083      	sub	sp, #12
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8007b0e:	2301      	movs	r3, #1
      }
 8007b10:	4618      	mov	r0, r3
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8007b1c:	b5b0      	push	{r4, r5, r7, lr}
 8007b1e:	b08c      	sub	sp, #48	; 0x30
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
    void
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
 8007b28:	4a59      	ldr	r2, [pc, #356]	; (8007c90 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>)
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f000 f8ed 	bl	8007d0c <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc>
 8007b32:	62b8      	str	r0, [r7, #40]	; 0x28
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
      pointer __old_start = this->_M_impl._M_start;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f7ff ffa1 	bl	8007a88 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE5beginEv>
 8007b46:	4603      	mov	r3, r0
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	f107 0214 	add.w	r2, r7, #20
 8007b4e:	f107 0308 	add.w	r3, r7, #8
 8007b52:	4611      	mov	r1, r2
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 f920 	bl	8007d9a <_ZN9__gnu_cxxmiIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b62:	4618      	mov	r0, r3
 8007b64:	f000 f92e 	bl	8007dc4 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE11_M_allocateEj>
 8007b68:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8007b6e:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8007b74:	69ba      	ldr	r2, [r7, #24]
 8007b76:	18d5      	adds	r5, r2, r3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 f8a6 	bl	8007cca <_ZSt7forwardIRKP12QAS_LCD_FontEOT_RNSt16remove_referenceIS4_E4typeE>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	461a      	mov	r2, r3
 8007b82:	4629      	mov	r1, r5
 8007b84:	4620      	mov	r0, r4
 8007b86:	f7ff ff8f 	bl	8007aa8 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8007b8e:	f7ff ffaf 	bl	8007af0 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_S_use_relocateEv>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d027      	beq.n	8007be8 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xcc>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8007b98:	f107 0308 	add.w	r3, r7, #8
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f000 f889 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7f9 fdb8 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007bae:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8007bb0:	69ba      	ldr	r2, [r7, #24]
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bb6:	f000 f919 	bl	8007dec <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8007bba:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8007bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8007bc2:	f107 0308 	add.w	r3, r7, #8
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f000 f874 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7f9 fda3 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007bd8:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8007bda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bdc:	6a39      	ldr	r1, [r7, #32]
 8007bde:	4620      	mov	r0, r4
 8007be0:	f000 f904 	bl	8007dec <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8007be4:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007be6:	e026      	b.n	8007c36 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11a>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8007be8:	f107 0308 	add.w	r3, r7, #8
 8007bec:	4618      	mov	r0, r3
 8007bee:	f000 f861 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7f9 fd90 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007bfe:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8007c00:	69ba      	ldr	r2, [r7, #24]
 8007c02:	4621      	mov	r1, r4
 8007c04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c06:	f000 f905 	bl	8007e14 <_ZSt34__uninitialized_move_if_noexcept_aIPP12QAS_LCD_FontS2_SaIS1_EET0_T_S5_S4_RT1_>
 8007c0a:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8007c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0e:	3304      	adds	r3, #4
 8007c10:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8007c12:	f107 0308 	add.w	r3, r7, #8
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 f84c 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7f9 fd7b 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007c28:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8007c2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c2c:	6a39      	ldr	r1, [r7, #32]
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f000 f8f0 	bl	8007e14 <_ZSt34__uninitialized_move_if_noexcept_aIPP12QAS_LCD_FontS2_SaIS1_EET0_T_S5_S4_RT1_>
 8007c34:	62f8      	str	r0, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8007c36:	f7ff ff5b 	bl	8007af0 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE15_S_use_relocateEv>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	f083 0301 	eor.w	r3, r3, #1
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d009      	beq.n	8007c5a <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x13e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7f9 fd68 	bl	800171e <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	461a      	mov	r2, r3
 8007c52:	6a39      	ldr	r1, [r7, #32]
 8007c54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c56:	f7f9 fd6d 	bl	8001734 <_ZSt8_DestroyIPP12QAS_LCD_FontS1_EvT_S3_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8007c5a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	689a      	ldr	r2, [r3, #8]
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8007c66:	461a      	mov	r2, r3
 8007c68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c6a:	f7f9 fd45 	bl	80016f8 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c78:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8007c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	69ba      	ldr	r2, [r7, #24]
 8007c80:	441a      	add	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	609a      	str	r2, [r3, #8]
    }
 8007c86:	bf00      	nop
 8007c88:	3730      	adds	r7, #48	; 0x30
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	08008d10 	.word	0x08008d10

08007c94 <_ZN9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEEC1ERKS3_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>:
      __normal_iterator
      operator-(difference_type __n) const _GLIBCXX_NOEXCEPT
      { return __normal_iterator(_M_current - __n); }

      const _Iterator&
      base() const _GLIBCXX_NOEXCEPT
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <_ZSt7forwardIRKP12QAS_LCD_FontEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007cca:	b480      	push	{r7}
 8007ccc:	b083      	sub	sp, #12
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE9constructIS2_JRKS2_EEEvPT_DpOT0_>:
      }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8007ce0:	b590      	push	{r4, r7, lr}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
	noexcept(noexcept(::new((void *)__p)
			    _Up(std::forward<_Args>(__args)...)))
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f7ff ffec 	bl	8007cca <_ZSt7forwardIRKP12QAS_LCD_FontEOT_RNSt16remove_referenceIS4_E4typeE>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	681c      	ldr	r4, [r3, #0]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	2004      	movs	r0, #4
 8007cfc:	f7ff fc42 	bl	8007584 <_ZnwjPv>
 8007d00:	4603      	mov	r3, r0
 8007d02:	601c      	str	r4, [r3, #0]
 8007d04:	bf00      	nop
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd90      	pop	{r4, r7, pc}

08007d0c <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8007d0c:	b590      	push	{r4, r7, lr}
 8007d0e:	b087      	sub	sp, #28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 f894 	bl	8007e46 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE8max_sizeEv>
 8007d1e:	4604      	mov	r4, r0
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f7f9 fc34 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8007d26:	4603      	mov	r3, r0
 8007d28:	1ae2      	subs	r2, r4, r3
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	bf34      	ite	cc
 8007d30:	2301      	movcc	r3, #1
 8007d32:	2300      	movcs	r3, #0
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d002      	beq.n	8007d40 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 fd5b 	bl	80087f6 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8007d40:	68f8      	ldr	r0, [r7, #12]
 8007d42:	f7f9 fc24 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8007d46:	4604      	mov	r4, r0
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f7f9 fc20 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	613b      	str	r3, [r7, #16]
 8007d52:	f107 0208 	add.w	r2, r7, #8
 8007d56:	f107 0310 	add.w	r3, r7, #16
 8007d5a:	4611      	mov	r1, r2
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f000 f883 	bl	8007e68 <_ZSt3maxIjERKT_S2_S2_>
 8007d62:	4603      	mov	r3, r0
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4423      	add	r3, r4
 8007d68:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f7f9 fc0f 	bl	800158e <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE4sizeEv>
 8007d70:	4602      	mov	r2, r0
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d306      	bcc.n	8007d86 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc+0x7a>
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 f864 	bl	8007e46 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE8max_sizeEv>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d904      	bls.n	8007d90 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc+0x84>
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f85d 	bl	8007e46 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE8max_sizeEv>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	e000      	b.n	8007d92 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE12_M_check_lenEjPKc+0x86>
 8007d90:	697b      	ldr	r3, [r7, #20]
      }
 8007d92:	4618      	mov	r0, r3
 8007d94:	371c      	adds	r7, #28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd90      	pop	{r4, r7, pc}

08007d9a <_ZN9__gnu_cxxmiIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
#endif
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8007d9a:	b590      	push	{r4, r7, lr}
 8007d9c:	b083      	sub	sp, #12
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f7ff ff85 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007daa:	4603      	mov	r3, r0
 8007dac:	681c      	ldr	r4, [r3, #0]
 8007dae:	6838      	ldr	r0, [r7, #0]
 8007db0:	f7ff ff80 	bl	8007cb4 <_ZNK9__gnu_cxx17__normal_iteratorIPP12QAS_LCD_FontSt6vectorIS2_SaIS2_EEE4baseEv>
 8007db4:	4603      	mov	r3, r0
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	1ae3      	subs	r3, r4, r3
 8007dba:	109b      	asrs	r3, r3, #2
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd90      	pop	{r4, r7, pc}

08007dc4 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d006      	beq.n	8007de2 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE11_M_allocateEj+0x1e>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6839      	ldr	r1, [r7, #0]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f000 f859 	bl	8007e90 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE8allocateERS2_j>
 8007dde:	4603      	mov	r3, r0
 8007de0:	e000      	b.n	8007de4 <_ZNSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE11_M_allocateEj+0x20>
 8007de2:	2300      	movs	r3, #0
      }
 8007de4:	4618      	mov	r0, r3
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8007dec:	b590      	push	{r4, r7, lr}
 8007dee:	b089      	sub	sp, #36	; 0x24
 8007df0:	af02      	add	r7, sp, #8
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]
 8007df8:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8007dfa:	f88d 4000 	strb.w	r4, [sp]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	68b9      	ldr	r1, [r7, #8]
 8007e04:	68f8      	ldr	r0, [r7, #12]
 8007e06:	f000 f852 	bl	8007eae <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 8007e0a:	4603      	mov	r3, r0
      }
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	371c      	adds	r7, #28
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd90      	pop	{r4, r7, pc}

08007e14 <_ZSt34__uninitialized_move_if_noexcept_aIPP12QAS_LCD_FontS2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8007e14:	b590      	push	{r4, r7, lr}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	607a      	str	r2, [r7, #4]
 8007e20:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 f855 	bl	8007ed2 <_ZSt32__make_move_if_noexcept_iteratorIP12QAS_LCD_FontSt13move_iteratorIPS1_EET0_PT_>
 8007e28:	4604      	mov	r4, r0
 8007e2a:	68b8      	ldr	r0, [r7, #8]
 8007e2c:	f000 f851 	bl	8007ed2 <_ZSt32__make_move_if_noexcept_iteratorIP12QAS_LCD_FontSt13move_iteratorIPS1_EET0_PT_>
 8007e30:	4601      	mov	r1, r0
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	4620      	mov	r0, r4
 8007e38:	f000 f85a 	bl	8007ef0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP12QAS_LCD_FontES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8007e3c:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3714      	adds	r7, #20
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd90      	pop	{r4, r7, pc}

08007e46 <_ZNKSt6vectorIP12QAS_LCD_FontSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b082      	sub	sp, #8
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4618      	mov	r0, r3
 8007e52:	f000 f878 	bl	8007f46 <_ZNKSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>
 8007e56:	4603      	mov	r3, r0
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f000 f85a 	bl	8007f12 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE11_S_max_sizeERKS2_>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	4618      	mov	r0, r3
 8007e62:	3708      	adds	r7, #8
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d201      	bcs.n	8007e82 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	e000      	b.n	8007e84 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8007e82:	687b      	ldr	r3, [r7, #4]
    }
 8007e84:	4618      	mov	r0, r3
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 f85c 	bl	8007f5c <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8allocateEjPKv>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3708      	adds	r7, #8
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b084      	sub	sp, #16
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	60b9      	str	r1, [r7, #8]
 8007eb8:	607a      	str	r2, [r7, #4]
 8007eba:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	68b9      	ldr	r1, [r7, #8]
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	f000 f868 	bl	8007f98 <_ZSt12__relocate_aIPP12QAS_LCD_FontS2_SaIS1_EET0_T_S5_S4_RT1_>
 8007ec8:	4603      	mov	r3, r0
      }
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <_ZSt32__make_move_if_noexcept_iteratorIP12QAS_LCD_FontSt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b084      	sub	sp, #16
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8007eda:	f107 030c 	add.w	r3, r7, #12
 8007ede:	6879      	ldr	r1, [r7, #4]
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 f876 	bl	8007fd2 <_ZNSt13move_iteratorIPP12QAS_LCD_FontEC1ES2_>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP12QAS_LCD_FontES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]
 8007efc:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	68b9      	ldr	r1, [r7, #8]
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f000 f874 	bl	8007ff0 <_ZSt18uninitialized_copyISt13move_iteratorIPP12QAS_LCD_FontES3_ET0_T_S6_S5_>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <_ZNSt6vectorIP12QAS_LCD_FontSaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8007f1a:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8007f1e:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f889 	bl	8008038 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE8max_sizeERKS2_>
 8007f26:	4603      	mov	r3, r0
 8007f28:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8007f2a:	f107 0208 	add.w	r2, r7, #8
 8007f2e:	f107 030c 	add.w	r3, r7, #12
 8007f32:	4611      	mov	r1, r2
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 f88b 	bl	8008050 <_ZSt3minIjERKT_S2_S2_>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	681b      	ldr	r3, [r3, #0]
      }
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <_ZNKSt12_Vector_baseIP12QAS_LCD_FontSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4618      	mov	r0, r3
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 f885 	bl	8008078 <_ZNK9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8max_sizeEv>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4293      	cmp	r3, r2
 8007f74:	bf8c      	ite	hi
 8007f76:	2301      	movhi	r3, #1
 8007f78:	2300      	movls	r3, #0
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d001      	beq.n	8007f84 <_ZN9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8007f80:	f000 fc36 	bl	80087f0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f000 fc1b 	bl	80087c4 <_Znwj>
 8007f8e:	4603      	mov	r3, r0
      }
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <_ZSt12__relocate_aIPP12QAS_LCD_FontS2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8007f98:	b5b0      	push	{r4, r5, r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
 8007fa4:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f000 f872 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 8007fac:	4604      	mov	r4, r0
 8007fae:	68b8      	ldr	r0, [r7, #8]
 8007fb0:	f000 f86e 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 8007fb4:	4605      	mov	r5, r0
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f86a 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f000 f86f 	bl	80080a6 <_ZSt14__relocate_a_1IP12QAS_LCD_FontS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 8007fc8:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bdb0      	pop	{r4, r5, r7, pc}

08007fd2 <_ZNSt13move_iteratorIPP12QAS_LCD_FontEC1ES2_>:
      move_iterator(iterator_type __i)
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	601a      	str	r2, [r3, #0]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <_ZSt18uninitialized_copyISt13move_iteratorIPP12QAS_LCD_FontES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f000 f86c 	bl	80080e2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP12QAS_LCD_FontES5_EET0_T_S8_S7_>
 800800a:	4603      	mov	r3, r0
    }
 800800c:	4618      	mov	r0, r3
 800800e:	3718      	adds	r7, #24
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <_ZSt13__copy_move_aILb1EPP12QAS_LCD_FontS2_ET1_T0_S4_S3_>:
	}
    };

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a(_II __first, _II __last, _OI __result)
 8008014:	b580      	push	{r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	607a      	str	r2, [r7, #4]
    {
      typedef typename iterator_traits<_II>::value_type _ValueTypeI;
      typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
      typedef typename iterator_traits<_II>::iterator_category _Category;
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8008020:	2301      	movs	r3, #1
 8008022:	75fb      	strb	r3, [r7, #23]
			     && __is_pointer<_II>::__value
			     && __is_pointer<_OI>::__value
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);

      return std::__copy_move<_IsMove, __simple,
			      _Category>::__copy_m(__first, __last, __result);
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	68b9      	ldr	r1, [r7, #8]
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f000 f86a 	bl	8008102 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP12QAS_LCD_FontEEPT_PKS5_S8_S6_>
 800802e:	4603      	mov	r3, r0
    }
 8008030:	4618      	mov	r0, r3
 8008032:	3718      	adds	r7, #24
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <_ZNSt16allocator_traitsISaIP12QAS_LCD_FontEE8max_sizeERKS2_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static size_type
      max_size(const allocator_type& __a) noexcept
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 f819 	bl	8008078 <_ZNK9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8max_sizeEv>
 8008046:	4603      	mov	r3, r0
 8008048:	4618      	mov	r0, r3
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	429a      	cmp	r2, r3
 8008064:	d201      	bcs.n	800806a <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	e000      	b.n	800806c <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800806a:	687b      	ldr	r3, [r7, #4]
    }
 800806c:	4618      	mov	r0, r3
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <_ZNK9__gnu_cxx13new_allocatorIP12QAS_LCD_FontE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8008080:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
      }
 8008084:	4618      	mov	r0, r3
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>:
    __niter_base(_Iterator __it)
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
    { return __it; }
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4618      	mov	r0, r3
 800809c:	370c      	adds	r7, #12
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <_ZSt14__relocate_a_1IP12QAS_LCD_FontS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b086      	sub	sp, #24
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	60f8      	str	r0, [r7, #12]
 80080ae:	60b9      	str	r1, [r7, #8]
 80080b0:	607a      	str	r2, [r7, #4]
 80080b2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	1ad3      	subs	r3, r2, r3
 80080ba:	109b      	asrs	r3, r3, #2
 80080bc:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	dd06      	ble.n	80080d2 <_ZSt14__relocate_a_1IP12QAS_LCD_FontS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	461a      	mov	r2, r3
 80080ca:	68f9      	ldr	r1, [r7, #12]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fc05 	bl	80088dc <memmove>
      return __result + __count;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	4413      	add	r3, r2
    }
 80080da:	4618      	mov	r0, r3
 80080dc:	3718      	adds	r7, #24
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP12QAS_LCD_FontES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	60f8      	str	r0, [r7, #12]
 80080ea:	60b9      	str	r1, [r7, #8]
 80080ec:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	68b9      	ldr	r1, [r7, #8]
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 f822 	bl	800813c <_ZSt4copyISt13move_iteratorIPP12QAS_LCD_FontES3_ET0_T_S6_S5_>
 80080f8:	4603      	mov	r3, r0
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP12QAS_LCD_FontEEPT_PKS5_S8_S6_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8008102:	b580      	push	{r7, lr}
 8008104:	b086      	sub	sp, #24
 8008106:	af00      	add	r7, sp, #0
 8008108:	60f8      	str	r0, [r7, #12]
 800810a:	60b9      	str	r1, [r7, #8]
 800810c:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800810e:	68ba      	ldr	r2, [r7, #8]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	109b      	asrs	r3, r3, #2
 8008116:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d006      	beq.n	800812c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP12QAS_LCD_FontEEPT_PKS5_S8_S6_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	461a      	mov	r2, r3
 8008124:	68f9      	ldr	r1, [r7, #12]
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fbd8 	bl	80088dc <memmove>
	  return __result + _Num;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	4413      	add	r3, r2
	}
 8008134:	4618      	mov	r0, r3
 8008136:	3718      	adds	r7, #24
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <_ZSt4copyISt13move_iteratorIPP12QAS_LCD_FontES3_ET0_T_S6_S5_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800813c:	b590      	push	{r4, r7, lr}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 f80f 	bl	800816c <_ZSt12__miter_baseIPP12QAS_LCD_FontEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800814e:	4604      	mov	r4, r0
 8008150:	68b8      	ldr	r0, [r7, #8]
 8008152:	f000 f80b 	bl	800816c <_ZSt12__miter_baseIPP12QAS_LCD_FontEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8008156:	4603      	mov	r3, r0
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	4619      	mov	r1, r3
 800815c:	4620      	mov	r0, r4
 800815e:	f000 f816 	bl	800818e <_ZSt14__copy_move_a2ILb1EPP12QAS_LCD_FontS2_ET1_T0_S4_S3_>
 8008162:	4603      	mov	r3, r0
    }
 8008164:	4618      	mov	r0, r3
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	bd90      	pop	{r4, r7, pc}

0800816c <_ZSt12__miter_baseIPP12QAS_LCD_FontEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8008174:	1d3b      	adds	r3, r7, #4
 8008176:	4618      	mov	r0, r3
 8008178:	f000 f82c 	bl	80081d4 <_ZNKSt13move_iteratorIPP12QAS_LCD_FontE4baseEv>
 800817c:	4603      	mov	r3, r0
 800817e:	4618      	mov	r0, r3
 8008180:	f000 f834 	bl	80081ec <_ZSt12__miter_baseIPP12QAS_LCD_FontET_S3_>
 8008184:	4603      	mov	r3, r0
 8008186:	4618      	mov	r0, r3
 8008188:	3708      	adds	r7, #8
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}

0800818e <_ZSt14__copy_move_a2ILb1EPP12QAS_LCD_FontS2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800818e:	b5b0      	push	{r4, r5, r7, lr}
 8008190:	b084      	sub	sp, #16
 8008192:	af00      	add	r7, sp, #0
 8008194:	60f8      	str	r0, [r7, #12]
 8008196:	60b9      	str	r1, [r7, #8]
 8008198:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f7ff ff78 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 80081a0:	4604      	mov	r4, r0
 80081a2:	68b8      	ldr	r0, [r7, #8]
 80081a4:	f7ff ff74 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 80081a8:	4605      	mov	r5, r0
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7ff ff6f 	bl	8008090 <_ZSt12__niter_baseIPP12QAS_LCD_FontET_S3_>
 80081b2:	4603      	mov	r3, r0
 80081b4:	461a      	mov	r2, r3
 80081b6:	4629      	mov	r1, r5
 80081b8:	4620      	mov	r0, r4
 80081ba:	f7ff ff2b 	bl	8008014 <_ZSt13__copy_move_aILb1EPP12QAS_LCD_FontS2_ET1_T0_S4_S3_>
 80081be:	4602      	mov	r2, r0
 80081c0:	1d3b      	adds	r3, r7, #4
 80081c2:	4611      	mov	r1, r2
 80081c4:	4618      	mov	r0, r3
 80081c6:	f000 f81c 	bl	8008202 <_ZSt12__niter_wrapIPP12QAS_LCD_FontET_RKS3_S3_>
 80081ca:	4603      	mov	r3, r0
    }
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bdb0      	pop	{r4, r5, r7, pc}

080081d4 <_ZNKSt13move_iteratorIPP12QAS_LCD_FontE4baseEv>:
      base() const
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4618      	mov	r0, r3
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <_ZSt12__miter_baseIPP12QAS_LCD_FontET_S3_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
    { return __it; }
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4618      	mov	r0, r3
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr

08008202 <_ZSt12__niter_wrapIPP12QAS_LCD_FontET_RKS3_S3_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8008202:	b480      	push	{r7}
 8008204:	b083      	sub	sp, #12
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	6039      	str	r1, [r7, #0]
    { return __res; }
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	4618      	mov	r0, r3
 8008210:	370c      	adds	r7, #12
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <_ZN19QAS_Serial_Dev_Base4initEPv>:
//
//System Class initialization method
//Calls imp_init() pure virtual function, which is to be implemented by inheriting class
//p - void pointer containing a pointer to any data that may be needed by the imp_init method of the inheriting class
//Returns QA_OK if initialization successful, or QA_Fail or other QA_Result error if initialization fails
QA_Result QAS_Serial_Dev_Base::init(void* p) {
 800821a:	b580      	push	{r7, lr}
 800821c:	b084      	sub	sp, #16
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	6039      	str	r1, [r7, #0]
  if (m_eInitState)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	7b1b      	ldrb	r3, [r3, #12]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <_ZN19QAS_Serial_Dev_Base4initEPv+0x16>
  	return QA_OK;
 800822c:	2300      	movs	r3, #0
 800822e:	e010      	b.n	8008252 <_ZN19QAS_Serial_Dev_Base4initEPv+0x38>

  QA_Result eRes = imp_init(p);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6839      	ldr	r1, [r7, #0]
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	4798      	blx	r3
 800823c:	4603      	mov	r3, r0
 800823e:	73fb      	strb	r3, [r7, #15]
  if (eRes)
 8008240:	7bfb      	ldrb	r3, [r7, #15]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d001      	beq.n	800824a <_ZN19QAS_Serial_Dev_Base4initEPv+0x30>
  	return eRes;
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	e003      	b.n	8008252 <_ZN19QAS_Serial_Dev_Base4initEPv+0x38>

  //
  m_eInitState = QA_Initialized;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2201      	movs	r2, #1
 800824e:	731a      	strb	r2, [r3, #12]
  return QA_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3710      	adds	r7, #16
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}

0800825a <_ZN19QAS_Serial_Dev_Base7handlerEPv>:
//QAS_Serial_Dev_Base::handler
//QAS_Serial_Dev_Base Handler Method
//
//Interrupt Handler method to be called by system IRQ handler
//Calls imp_handler() pure virtual function, which is to be implemented by inheriting class
void QAS_Serial_Dev_Base::handler(void* p) {
 800825a:	b580      	push	{r7, lr}
 800825c:	b082      	sub	sp, #8
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
 8008262:	6039      	str	r1, [r7, #0]
  imp_handler(p);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3308      	adds	r3, #8
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6839      	ldr	r1, [r7, #0]
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	4798      	blx	r3
}
 8008272:	bf00      	nop
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>:
//QAS_Serial_Dev_Base Transmit Method
//
//Used to transmit a c-style string, followed by a carriage return character (ASCII #13)
//Calls imp_txStart() pure virtual function to begin transmission, which is to be implemented by the inheriting class
//str - the null terminated c-style string to be transmitted
void QAS_Serial_Dev_Base::txStringCR(const char* str) {
 800827a:	b580      	push	{r7, lr}
 800827c:	b084      	sub	sp, #16
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
 8008282:	6039      	str	r1, [r7, #0]
  uint16_t uLen = strlen(str);
 8008284:	6838      	ldr	r0, [r7, #0]
 8008286:	f7f7 ffd7 	bl	8000238 <strlen>
 800828a:	4603      	mov	r3, r0
 800828c:	81bb      	strh	r3, [r7, #12]
  for (uint16_t i=0; i<uLen; i++) {
 800828e:	2300      	movs	r3, #0
 8008290:	81fb      	strh	r3, [r7, #14]
 8008292:	89fa      	ldrh	r2, [r7, #14]
 8008294:	89bb      	ldrh	r3, [r7, #12]
 8008296:	429a      	cmp	r2, r3
 8008298:	d20f      	bcs.n	80082ba <_ZN19QAS_Serial_Dev_Base10txStringCREPKc+0x40>
  	m_pTXFIFO->push(str[i]);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	3304      	adds	r3, #4
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 f81f 	bl	80082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 80082a4:	89fb      	ldrh	r3, [r7, #14]
 80082a6:	683a      	ldr	r2, [r7, #0]
 80082a8:	4413      	add	r3, r2
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	4619      	mov	r1, r3
 80082ae:	f000 f9c7 	bl	8008640 <_ZN14QAT_FIFOBuffer4pushEh>
  for (uint16_t i=0; i<uLen; i++) {
 80082b2:	89fb      	ldrh	r3, [r7, #14]
 80082b4:	3301      	adds	r3, #1
 80082b6:	81fb      	strh	r3, [r7, #14]
 80082b8:	e7eb      	b.n	8008292 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc+0x18>
  }
  m_pTXFIFO->push(13);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	3304      	adds	r3, #4
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 f80f 	bl	80082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 80082c4:	4603      	mov	r3, r0
 80082c6:	210d      	movs	r1, #13
 80082c8:	4618      	mov	r0, r3
 80082ca:	f000 f9b9 	bl	8008640 <_ZN14QAT_FIFOBuffer4pushEh>
  imp_txStart();
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	330c      	adds	r3, #12
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	4798      	blx	r3
}
 80082da:	bf00      	nop
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b082      	sub	sp, #8
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
	return get();
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 f805 	bl	80082fa <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EE3getEv>
 80082f0:	4603      	mov	r3, r0
      }
 80082f2:	4618      	mov	r0, r3
 80082f4:	3708      	adds	r7, #8
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b082      	sub	sp, #8
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4618      	mov	r0, r3
 8008306:	f000 f805 	bl	8008314 <_ZNKSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>
 800830a:	4603      	mov	r3, r0
 800830c:	4618      	mov	r0, r3
 800830e:	3708      	adds	r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <_ZNKSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4618      	mov	r0, r3
 8008320:	f000 f806 	bl	8008330 <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8008324:	4603      	mov	r3, r0
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4618      	mov	r0, r3
 800832a:	3708      	adds	r7, #8
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	4618      	mov	r0, r3
 800833c:	f000 f805 	bl	800834a <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008340:	4603      	mov	r3, r0
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800834a:	b580      	push	{r7, lr}
 800834c:	b082      	sub	sp, #8
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f805 	bl	8008362 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERKS4_>
 8008358:	4603      	mov	r3, r0
 800835a:	4618      	mov	r0, r3
 800835c:	3708      	adds	r7, #8
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4618      	mov	r0, r3
 800836e:	f000 f805 	bl	800837c <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERKS2_>
 8008372:	4603      	mov	r3, r0
 8008374:	4618      	mov	r0, r3
 8008376:	3708      	adds	r7, #8
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4618      	mov	r0, r3
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <_ZN19QAS_Serial_Dev_UART8imp_initEPv>:
//QAS_Serial_Dev_UART Initialization Method
//
//Used too initialize the UART peripheral driver
//p - Unused in this implementation
//Returns QA_OK if driver initialization is successful, or an error if not successful (a member of QA_Result as defined in setup.hpp)
QA_Result QAS_Serial_Dev_UART::imp_init(void* p) {
 8008392:	b580      	push	{r7, lr}
 8008394:	b082      	sub	sp, #8
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
 800839a:	6039      	str	r1, [r7, #0]
	return m_pUART->init();
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	3314      	adds	r3, #20
 80083a0:	4618      	mov	r0, r3
 80083a2:	f000 f8e2 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80083a6:	4603      	mov	r3, r0
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7fe f9e2 	bl	8006772 <_ZN8QAD_UART4initEv>
 80083ae:	4603      	mov	r3, r0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <_ZN19QAS_Serial_Dev_UART10imp_deinitEv>:

//QAS_Serial_Dev_UART::imp_deinit
//QAS_Serial_Dev_UART Initialization Method
//
//Used to deinitialize the UART peripheral driver
void QAS_Serial_Dev_UART::imp_deinit(void) {
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  m_pUART->deinit();
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3314      	adds	r3, #20
 80083c4:	4618      	mov	r0, r3
 80083c6:	f000 f8d0 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80083ca:	4603      	mov	r3, r0
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7fe f9fa 	bl	80067c6 <_ZN8QAD_UART6deinitEv>
}
 80083d2:	bf00      	nop
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv>:
//QAS_Serial_Dev_UART::imp_handler
//QAS_Serial_Dev_UART IRQ Handler Method
//
//This method is only to be called by the interrupt request handler function from handlers.cpp
//p - Unused in this implementation
void QAS_Serial_Dev_UART::imp_handler(void* p) {
 80083da:	b590      	push	{r4, r7, lr}
 80083dc:	b0a5      	sub	sp, #148	; 0x94
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
  UART_HandleTypeDef pHandle = m_pUART->getHandle();
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	3314      	adds	r3, #20
 80083e8:	4618      	mov	r0, r3
 80083ea:	f000 f8be 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80083ee:	4603      	mov	r3, r0
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fe f9fe 	bl	80067f2 <_ZN8QAD_UART9getHandleEv>
 80083f6:	4602      	mov	r2, r0
 80083f8:	f107 0308 	add.w	r3, r7, #8
 80083fc:	4611      	mov	r1, r2
 80083fe:	2284      	movs	r2, #132	; 0x84
 8008400:	4618      	mov	r0, r3
 8008402:	f000 fa5d 	bl	80088c0 <memcpy>

  //RX Register Not Empty (RXNE)
  if (__HAL_UART_GET_FLAG(&pHandle, UART_FLAG_RXNE)) {
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	f003 0320 	and.w	r3, r3, #32
 800840e:	2b20      	cmp	r3, #32
 8008410:	bf0c      	ite	eq
 8008412:	2301      	moveq	r3, #1
 8008414:	2300      	movne	r3, #0
 8008416:	b2db      	uxtb	r3, r3
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01e      	beq.n	800845a <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0x80>
  	uint8_t uData = m_pUART->dataRX();
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3314      	adds	r3, #20
 8008420:	4618      	mov	r0, r3
 8008422:	f000 f8a2 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8008426:	4603      	mov	r3, r0
 8008428:	4618      	mov	r0, r3
 800842a:	f7fe fa56 	bl	80068da <_ZN8QAD_UART6dataRXEv>
 800842e:	4603      	mov	r3, r0
 8008430:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  	if (m_eRXState)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7b9b      	ldrb	r3, [r3, #14]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0x7a>
  		m_pRXFIFO->push(uData);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3308      	adds	r3, #8
 8008440:	4618      	mov	r0, r3
 8008442:	f7ff ff4e 	bl	80082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 8008446:	4602      	mov	r2, r0
 8008448:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800844c:	4619      	mov	r1, r3
 800844e:	4610      	mov	r0, r2
 8008450:	f000 f8f6 	bl	8008640 <_ZN14QAT_FIFOBuffer4pushEh>
  	__HAL_UART_CLEAR_FLAG(&pHandle, UART_FLAG_RXNE);
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	2220      	movs	r2, #32
 8008458:	621a      	str	r2, [r3, #32]
  }

  //TX Register Empty (TXE)
  if (__HAL_UART_GET_FLAG(&pHandle, UART_FLAG_TXE)) {
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008462:	2b80      	cmp	r3, #128	; 0x80
 8008464:	bf0c      	ite	eq
 8008466:	2301      	moveq	r3, #1
 8008468:	2300      	movne	r3, #0
 800846a:	b2db      	uxtb	r3, r3
 800846c:	2b00      	cmp	r3, #0
 800846e:	d034      	beq.n	80084da <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0x100>
  	if (!m_pTXFIFO->empty()) {
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	3304      	adds	r3, #4
 8008474:	4618      	mov	r0, r3
 8008476:	f7ff ff34 	bl	80082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 800847a:	4603      	mov	r3, r0
 800847c:	4618      	mov	r0, r3
 800847e:	f000 f8cc 	bl	800861a <_ZN14QAT_FIFOBuffer5emptyEv>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	bf0c      	ite	eq
 8008488:	2301      	moveq	r3, #1
 800848a:	2300      	movne	r3, #0
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d014      	beq.n	80084bc <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0xe2>
  		m_pUART->dataTX(m_pTXFIFO->pop());
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	3314      	adds	r3, #20
 8008496:	4618      	mov	r0, r3
 8008498:	f000 f867 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 800849c:	4604      	mov	r4, r0
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	3304      	adds	r3, #4
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff ff1d 	bl	80082e2 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 80084a8:	4603      	mov	r3, r0
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 f8ec 	bl	8008688 <_ZN14QAT_FIFOBuffer3popEv>
 80084b0:	4603      	mov	r3, r0
 80084b2:	4619      	mov	r1, r3
 80084b4:	4620      	mov	r0, r4
 80084b6:	f7fe fa00 	bl	80068ba <_ZN8QAD_UART6dataTXEh>
 80084ba:	e00b      	b.n	80084d4 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0xfa>
  	} else {
      m_pUART->stopTX();
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	3314      	adds	r3, #20
 80084c0:	4618      	mov	r0, r3
 80084c2:	f000 f852 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80084c6:	4603      	mov	r3, r0
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fe f9b4 	bl	8006836 <_ZN8QAD_UART6stopTXEv>
      m_eTXState = QA_Inactive;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	735a      	strb	r2, [r3, #13]
  	}
  	__HAL_UART_CLEAR_FLAG(&pHandle, UART_FLAG_TXE);
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2280      	movs	r2, #128	; 0x80
 80084d8:	621a      	str	r2, [r3, #32]
  }
}
 80084da:	bf00      	nop
 80084dc:	3794      	adds	r7, #148	; 0x94
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd90      	pop	{r4, r7, pc}

080084e2 <_ZN19QAS_Serial_Dev_UART11imp_txStartEv>:

//QAS_Serial_Dev_UART::imp_txStart
//QAS_Serial_Dev_UART Control Method
//
//Used to start transmission of the UART peripheral
void QAS_Serial_Dev_UART::imp_txStart(void) {
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  m_pUART->startTX();
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	3314      	adds	r3, #20
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 f83b 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80084f4:	4603      	mov	r3, r0
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fe f987 	bl	800680a <_ZN8QAD_UART7startTXEv>
}
 80084fc:	bf00      	nop
 80084fe:	3708      	adds	r7, #8
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <_ZN19QAS_Serial_Dev_UART10imp_txStopEv>:

//QAS_Serial_Dev_UART::imp_txStop
//QAS_Serial_Dev_UART Control Method
//
//Used to stop transmission of the UART peripheral
void QAS_Serial_Dev_UART::imp_txStop(void) {
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  m_pUART->stopTX();
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	3314      	adds	r3, #20
 8008510:	4618      	mov	r0, r3
 8008512:	f000 f82a 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8008516:	4603      	mov	r3, r0
 8008518:	4618      	mov	r0, r3
 800851a:	f7fe f98c 	bl	8006836 <_ZN8QAD_UART6stopTXEv>
}
 800851e:	bf00      	nop
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <_ZN19QAS_Serial_Dev_UART11imp_rxStartEv>:

//QAS_Serial_Dev_UART::imp_rxStart
//QAS_Serial_Dev_UART Control Method
//
//Used to start receive of the UART peripheral
void QAS_Serial_Dev_UART::imp_rxStart(void) {
 8008526:	b580      	push	{r7, lr}
 8008528:	b082      	sub	sp, #8
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  m_pUART->startRX();
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	3314      	adds	r3, #20
 8008532:	4618      	mov	r0, r3
 8008534:	f000 f819 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8008538:	4603      	mov	r3, r0
 800853a:	4618      	mov	r0, r3
 800853c:	f7fe f991 	bl	8006862 <_ZN8QAD_UART7startRXEv>
}
 8008540:	bf00      	nop
 8008542:	3708      	adds	r7, #8
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <_ZN19QAS_Serial_Dev_UART10imp_rxStopEv>:

//QAS_Serial_Dev_UART::imp_rxStop
//QAS_Serial_Dev_UART Control Method
//
//Used to stop receive of the UART peripheral
void QAS_Serial_Dev_UART::imp_rxStop(void) {
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  m_pUART->stopRX();
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	3314      	adds	r3, #20
 8008554:	4618      	mov	r0, r3
 8008556:	f000 f808 	bl	800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 800855a:	4603      	mov	r3, r0
 800855c:	4618      	mov	r0, r3
 800855e:	f7fe f996 	bl	800688e <_ZN8QAD_UART6stopRXEv>
}
 8008562:	bf00      	nop
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800856a:	b580      	push	{r7, lr}
 800856c:	b082      	sub	sp, #8
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
	return get();
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f805 	bl	8008582 <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EE3getEv>
 8008578:	4603      	mov	r3, r0
      }
 800857a:	4618      	mov	r0, r3
 800857c:	3708      	adds	r7, #8
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4618      	mov	r0, r3
 800858e:	f000 f805 	bl	800859c <_ZNKSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>
 8008592:	4603      	mov	r3, r0
 8008594:	4618      	mov	r0, r3
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <_ZNKSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f000 f806 	bl	80085b8 <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 80085ac:	4603      	mov	r3, r0
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4618      	mov	r0, r3
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 f805 	bl	80085d2 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80085c8:	4603      	mov	r3, r0
 80085ca:	4618      	mov	r0, r3
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b082      	sub	sp, #8
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f805 	bl	80085ea <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERKS4_>
 80085e0:	4603      	mov	r3, r0
 80085e2:	4618      	mov	r0, r3
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4618      	mov	r0, r3
 80085f6:	f000 f805 	bl	8008604 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERKS2_>
 80085fa:	4603      	mov	r3, r0
 80085fc:	4618      	mov	r0, r3
 80085fe:	3708      	adds	r7, #8
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4618      	mov	r0, r3
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <_ZN14QAT_FIFOBuffer5emptyEv>:
//QAT_FIFOBuffer::empty
//QAT_FIFOBuffer Data Method
//
//Used to check if FIFO buffer is empty, or if it has data pending
//Returns a member of QAT_FIFOState enum as defined in QAT_FIFO.hpp
QAT_FIFOState QAT_FIFOBuffer::empty(void) {
 800861a:	b480      	push	{r7}
 800861c:	b083      	sub	sp, #12
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
	return (m_uReadIdx == m_uWriteIdx) ? QAT_FIFOState_Empty : QAT_FIFOState_NotEmpty;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	88da      	ldrh	r2, [r3, #6]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	891b      	ldrh	r3, [r3, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	d101      	bne.n	8008632 <_ZN14QAT_FIFOBuffer5emptyEv+0x18>
 800862e:	2301      	movs	r3, #1
 8008630:	e000      	b.n	8008634 <_ZN14QAT_FIFOBuffer5emptyEv+0x1a>
 8008632:	2300      	movs	r3, #0
}
 8008634:	4618      	mov	r0, r3
 8008636:	370c      	adds	r7, #12
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <_ZN14QAT_FIFOBuffer4pushEh>:
//QAT_FIFOBuffer::push
//QAT_FIFOBuffer Data Method
//
//Used to push a byte of data into the FIFO buffer
//uData - The byte to be pushed into the buffer
void QAT_FIFOBuffer::push(uint8_t uData) {
 8008640:	b580      	push	{r7, lr}
 8008642:	b082      	sub	sp, #8
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	460b      	mov	r3, r1
 800864a:	70fb      	strb	r3, [r7, #3]
	m_pBuffer[m_uWriteIdx] = uData;
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	891b      	ldrh	r3, [r3, #8]
 8008652:	4619      	mov	r1, r3
 8008654:	4610      	mov	r0, r2
 8008656:	f000 f847 	bl	80086e8 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>
 800865a:	4602      	mov	r2, r0
 800865c:	78fb      	ldrb	r3, [r7, #3]
 800865e:	7013      	strb	r3, [r2, #0]
	if (m_uWriteIdx <= (m_uSize-1))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	889a      	ldrh	r2, [r3, #4]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	891b      	ldrh	r3, [r3, #8]
 8008668:	429a      	cmp	r2, r3
 800866a:	d906      	bls.n	800867a <_ZN14QAT_FIFOBuffer4pushEh+0x3a>
		m_uWriteIdx++; else
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	891b      	ldrh	r3, [r3, #8]
 8008670:	3301      	adds	r3, #1
 8008672:	b29a      	uxth	r2, r3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	811a      	strh	r2, [r3, #8]
		m_uWriteIdx = 0;
}
 8008678:	e002      	b.n	8008680 <_ZN14QAT_FIFOBuffer4pushEh+0x40>
		m_uWriteIdx = 0;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	811a      	strh	r2, [r3, #8]
}
 8008680:	bf00      	nop
 8008682:	3708      	adds	r7, #8
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <_ZN14QAT_FIFOBuffer3popEv>:
//QAT_FIFOBuffer::pop
//QAT_FIFOBuffer Data Method
//
//Used to pull a byte of data from the FIFO buffer
//Returns the byte of data pulled from the buffer
uint8_t QAT_FIFOBuffer::pop(void) {
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
	if (!empty()) {
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f7ff ffc2 	bl	800861a <_ZN14QAT_FIFOBuffer5emptyEv>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	bf0c      	ite	eq
 800869c:	2301      	moveq	r3, #1
 800869e:	2300      	movne	r3, #0
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d01b      	beq.n	80086de <_ZN14QAT_FIFOBuffer3popEv+0x56>
		uint8_t uData = m_pBuffer[m_uReadIdx];
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	88db      	ldrh	r3, [r3, #6]
 80086ac:	4619      	mov	r1, r3
 80086ae:	4610      	mov	r0, r2
 80086b0:	f000 f81a 	bl	80086e8 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>
 80086b4:	4603      	mov	r3, r0
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	73fb      	strb	r3, [r7, #15]
		if (m_uReadIdx <= (m_uSize-1))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	889a      	ldrh	r2, [r3, #4]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	88db      	ldrh	r3, [r3, #6]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d906      	bls.n	80086d4 <_ZN14QAT_FIFOBuffer3popEv+0x4c>
			m_uReadIdx++; else
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	88db      	ldrh	r3, [r3, #6]
 80086ca:	3301      	adds	r3, #1
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	80da      	strh	r2, [r3, #6]
 80086d2:	e002      	b.n	80086da <_ZN14QAT_FIFOBuffer3popEv+0x52>
			m_uReadIdx = 0;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	80da      	strh	r2, [r3, #6]
		return uData;
 80086da:	7bfb      	ldrb	r3, [r7, #15]
 80086dc:	e000      	b.n	80086e0 <_ZN14QAT_FIFOBuffer3popEv+0x58>
	}
	return 0;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>:
      operator[](size_t __i) const
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
	return get()[__i];
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f807 	bl	8008706 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EE3getEv>
 80086f8:	4602      	mov	r2, r0
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	4413      	add	r3, r2
      }
 80086fe:	4618      	mov	r0, r3
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8008706:	b580      	push	{r7, lr}
 8008708:	b082      	sub	sp, #8
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4618      	mov	r0, r3
 8008712:	f000 f805 	bl	8008720 <_ZNKSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>
 8008716:	4603      	mov	r3, r0
 8008718:	4618      	mov	r0, r3
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <_ZNKSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4618      	mov	r0, r3
 800872c:	f000 f806 	bl	800873c <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8008730:	4603      	mov	r3, r0
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4618      	mov	r0, r3
 8008736:	3708      	adds	r7, #8
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4618      	mov	r0, r3
 8008748:	f000 f805 	bl	8008756 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800874c:	4603      	mov	r3, r0
 800874e:	4618      	mov	r0, r3
 8008750:	3708      	adds	r7, #8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008756:	b580      	push	{r7, lr}
 8008758:	b082      	sub	sp, #8
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f805 	bl	800876e <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERKS4_>
 8008764:	4603      	mov	r3, r0
 8008766:	4618      	mov	r0, r3
 8008768:	3708      	adds	r7, #8
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800876e:	b580      	push	{r7, lr}
 8008770:	b082      	sub	sp, #8
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4618      	mov	r0, r3
 800877a:	f000 f805 	bl	8008788 <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERKS1_>
 800877e:	4603      	mov	r3, r0
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERKS1_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4618      	mov	r0, r3
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <_ZdlPv>:
 800879e:	f000 b887 	b.w	80088b0 <free>

080087a2 <_ZdlPvj>:
 80087a2:	f7ff bffc 	b.w	800879e <_ZdlPv>

080087a6 <__cxa_guard_acquire>:
 80087a6:	6803      	ldr	r3, [r0, #0]
 80087a8:	07db      	lsls	r3, r3, #31
 80087aa:	d406      	bmi.n	80087ba <__cxa_guard_acquire+0x14>
 80087ac:	7843      	ldrb	r3, [r0, #1]
 80087ae:	b103      	cbz	r3, 80087b2 <__cxa_guard_acquire+0xc>
 80087b0:	deff      	udf	#255	; 0xff
 80087b2:	2301      	movs	r3, #1
 80087b4:	7043      	strb	r3, [r0, #1]
 80087b6:	4618      	mov	r0, r3
 80087b8:	4770      	bx	lr
 80087ba:	2000      	movs	r0, #0
 80087bc:	4770      	bx	lr

080087be <__cxa_guard_release>:
 80087be:	2301      	movs	r3, #1
 80087c0:	6003      	str	r3, [r0, #0]
 80087c2:	4770      	bx	lr

080087c4 <_Znwj>:
 80087c4:	2801      	cmp	r0, #1
 80087c6:	bf38      	it	cc
 80087c8:	2001      	movcc	r0, #1
 80087ca:	b510      	push	{r4, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	4620      	mov	r0, r4
 80087d0:	f000 f866 	bl	80088a0 <malloc>
 80087d4:	b930      	cbnz	r0, 80087e4 <_Znwj+0x20>
 80087d6:	f000 f823 	bl	8008820 <_ZSt15get_new_handlerv>
 80087da:	b908      	cbnz	r0, 80087e0 <_Znwj+0x1c>
 80087dc:	f000 f828 	bl	8008830 <abort>
 80087e0:	4780      	blx	r0
 80087e2:	e7f4      	b.n	80087ce <_Znwj+0xa>
 80087e4:	bd10      	pop	{r4, pc}

080087e6 <_Znaj>:
 80087e6:	f7ff bfed 	b.w	80087c4 <_Znwj>

080087ea <__cxa_pure_virtual>:
 80087ea:	b508      	push	{r3, lr}
 80087ec:	f000 f812 	bl	8008814 <_ZSt9terminatev>

080087f0 <_ZSt17__throw_bad_allocv>:
 80087f0:	b508      	push	{r3, lr}
 80087f2:	f000 f81d 	bl	8008830 <abort>

080087f6 <_ZSt20__throw_length_errorPKc>:
 80087f6:	b508      	push	{r3, lr}
 80087f8:	f000 f81a 	bl	8008830 <abort>

080087fc <_ZN10__cxxabiv111__terminateEPFvvE>:
 80087fc:	b508      	push	{r3, lr}
 80087fe:	4780      	blx	r0
 8008800:	f000 f816 	bl	8008830 <abort>

08008804 <_ZSt13get_terminatev>:
 8008804:	4b02      	ldr	r3, [pc, #8]	; (8008810 <_ZSt13get_terminatev+0xc>)
 8008806:	6818      	ldr	r0, [r3, #0]
 8008808:	f3bf 8f5b 	dmb	ish
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	2000000c 	.word	0x2000000c

08008814 <_ZSt9terminatev>:
 8008814:	b508      	push	{r3, lr}
 8008816:	f7ff fff5 	bl	8008804 <_ZSt13get_terminatev>
 800881a:	f7ff ffef 	bl	80087fc <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08008820 <_ZSt15get_new_handlerv>:
 8008820:	4b02      	ldr	r3, [pc, #8]	; (800882c <_ZSt15get_new_handlerv+0xc>)
 8008822:	6818      	ldr	r0, [r3, #0]
 8008824:	f3bf 8f5b 	dmb	ish
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	200002f4 	.word	0x200002f4

08008830 <abort>:
 8008830:	b508      	push	{r3, lr}
 8008832:	2006      	movs	r0, #6
 8008834:	f000 f956 	bl	8008ae4 <raise>
 8008838:	2001      	movs	r0, #1
 800883a:	f7f9 f996 	bl	8001b6a <_exit>

0800883e <atexit>:
 800883e:	2300      	movs	r3, #0
 8008840:	4601      	mov	r1, r0
 8008842:	461a      	mov	r2, r3
 8008844:	4618      	mov	r0, r3
 8008846:	f000 b971 	b.w	8008b2c <__register_exitproc>
	...

0800884c <__errno>:
 800884c:	4b01      	ldr	r3, [pc, #4]	; (8008854 <__errno+0x8>)
 800884e:	6818      	ldr	r0, [r3, #0]
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	20000010 	.word	0x20000010

08008858 <__libc_init_array>:
 8008858:	b570      	push	{r4, r5, r6, lr}
 800885a:	4d0d      	ldr	r5, [pc, #52]	; (8008890 <__libc_init_array+0x38>)
 800885c:	4c0d      	ldr	r4, [pc, #52]	; (8008894 <__libc_init_array+0x3c>)
 800885e:	1b64      	subs	r4, r4, r5
 8008860:	10a4      	asrs	r4, r4, #2
 8008862:	2600      	movs	r6, #0
 8008864:	42a6      	cmp	r6, r4
 8008866:	d109      	bne.n	800887c <__libc_init_array+0x24>
 8008868:	4d0b      	ldr	r5, [pc, #44]	; (8008898 <__libc_init_array+0x40>)
 800886a:	4c0c      	ldr	r4, [pc, #48]	; (800889c <__libc_init_array+0x44>)
 800886c:	f000 f9d0 	bl	8008c10 <_init>
 8008870:	1b64      	subs	r4, r4, r5
 8008872:	10a4      	asrs	r4, r4, #2
 8008874:	2600      	movs	r6, #0
 8008876:	42a6      	cmp	r6, r4
 8008878:	d105      	bne.n	8008886 <__libc_init_array+0x2e>
 800887a:	bd70      	pop	{r4, r5, r6, pc}
 800887c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008880:	4798      	blx	r3
 8008882:	3601      	adds	r6, #1
 8008884:	e7ee      	b.n	8008864 <__libc_init_array+0xc>
 8008886:	f855 3b04 	ldr.w	r3, [r5], #4
 800888a:	4798      	blx	r3
 800888c:	3601      	adds	r6, #1
 800888e:	e7f2      	b.n	8008876 <__libc_init_array+0x1e>
 8008890:	0800adac 	.word	0x0800adac
 8008894:	0800adac 	.word	0x0800adac
 8008898:	0800adac 	.word	0x0800adac
 800889c:	0800adb0 	.word	0x0800adb0

080088a0 <malloc>:
 80088a0:	4b02      	ldr	r3, [pc, #8]	; (80088ac <malloc+0xc>)
 80088a2:	4601      	mov	r1, r0
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	f000 b88b 	b.w	80089c0 <_malloc_r>
 80088aa:	bf00      	nop
 80088ac:	20000010 	.word	0x20000010

080088b0 <free>:
 80088b0:	4b02      	ldr	r3, [pc, #8]	; (80088bc <free+0xc>)
 80088b2:	4601      	mov	r1, r0
 80088b4:	6818      	ldr	r0, [r3, #0]
 80088b6:	f000 b833 	b.w	8008920 <_free_r>
 80088ba:	bf00      	nop
 80088bc:	20000010 	.word	0x20000010

080088c0 <memcpy>:
 80088c0:	440a      	add	r2, r1
 80088c2:	4291      	cmp	r1, r2
 80088c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80088c8:	d100      	bne.n	80088cc <memcpy+0xc>
 80088ca:	4770      	bx	lr
 80088cc:	b510      	push	{r4, lr}
 80088ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088d6:	4291      	cmp	r1, r2
 80088d8:	d1f9      	bne.n	80088ce <memcpy+0xe>
 80088da:	bd10      	pop	{r4, pc}

080088dc <memmove>:
 80088dc:	4288      	cmp	r0, r1
 80088de:	b510      	push	{r4, lr}
 80088e0:	eb01 0402 	add.w	r4, r1, r2
 80088e4:	d902      	bls.n	80088ec <memmove+0x10>
 80088e6:	4284      	cmp	r4, r0
 80088e8:	4623      	mov	r3, r4
 80088ea:	d807      	bhi.n	80088fc <memmove+0x20>
 80088ec:	1e43      	subs	r3, r0, #1
 80088ee:	42a1      	cmp	r1, r4
 80088f0:	d008      	beq.n	8008904 <memmove+0x28>
 80088f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088fa:	e7f8      	b.n	80088ee <memmove+0x12>
 80088fc:	4402      	add	r2, r0
 80088fe:	4601      	mov	r1, r0
 8008900:	428a      	cmp	r2, r1
 8008902:	d100      	bne.n	8008906 <memmove+0x2a>
 8008904:	bd10      	pop	{r4, pc}
 8008906:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800890a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800890e:	e7f7      	b.n	8008900 <memmove+0x24>

08008910 <memset>:
 8008910:	4402      	add	r2, r0
 8008912:	4603      	mov	r3, r0
 8008914:	4293      	cmp	r3, r2
 8008916:	d100      	bne.n	800891a <memset+0xa>
 8008918:	4770      	bx	lr
 800891a:	f803 1b01 	strb.w	r1, [r3], #1
 800891e:	e7f9      	b.n	8008914 <memset+0x4>

08008920 <_free_r>:
 8008920:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008922:	2900      	cmp	r1, #0
 8008924:	d048      	beq.n	80089b8 <_free_r+0x98>
 8008926:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800892a:	9001      	str	r0, [sp, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	f1a1 0404 	sub.w	r4, r1, #4
 8008932:	bfb8      	it	lt
 8008934:	18e4      	addlt	r4, r4, r3
 8008936:	f000 f95f 	bl	8008bf8 <__malloc_lock>
 800893a:	4a20      	ldr	r2, [pc, #128]	; (80089bc <_free_r+0x9c>)
 800893c:	9801      	ldr	r0, [sp, #4]
 800893e:	6813      	ldr	r3, [r2, #0]
 8008940:	4615      	mov	r5, r2
 8008942:	b933      	cbnz	r3, 8008952 <_free_r+0x32>
 8008944:	6063      	str	r3, [r4, #4]
 8008946:	6014      	str	r4, [r2, #0]
 8008948:	b003      	add	sp, #12
 800894a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800894e:	f000 b959 	b.w	8008c04 <__malloc_unlock>
 8008952:	42a3      	cmp	r3, r4
 8008954:	d90b      	bls.n	800896e <_free_r+0x4e>
 8008956:	6821      	ldr	r1, [r4, #0]
 8008958:	1862      	adds	r2, r4, r1
 800895a:	4293      	cmp	r3, r2
 800895c:	bf04      	itt	eq
 800895e:	681a      	ldreq	r2, [r3, #0]
 8008960:	685b      	ldreq	r3, [r3, #4]
 8008962:	6063      	str	r3, [r4, #4]
 8008964:	bf04      	itt	eq
 8008966:	1852      	addeq	r2, r2, r1
 8008968:	6022      	streq	r2, [r4, #0]
 800896a:	602c      	str	r4, [r5, #0]
 800896c:	e7ec      	b.n	8008948 <_free_r+0x28>
 800896e:	461a      	mov	r2, r3
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	b10b      	cbz	r3, 8008978 <_free_r+0x58>
 8008974:	42a3      	cmp	r3, r4
 8008976:	d9fa      	bls.n	800896e <_free_r+0x4e>
 8008978:	6811      	ldr	r1, [r2, #0]
 800897a:	1855      	adds	r5, r2, r1
 800897c:	42a5      	cmp	r5, r4
 800897e:	d10b      	bne.n	8008998 <_free_r+0x78>
 8008980:	6824      	ldr	r4, [r4, #0]
 8008982:	4421      	add	r1, r4
 8008984:	1854      	adds	r4, r2, r1
 8008986:	42a3      	cmp	r3, r4
 8008988:	6011      	str	r1, [r2, #0]
 800898a:	d1dd      	bne.n	8008948 <_free_r+0x28>
 800898c:	681c      	ldr	r4, [r3, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	6053      	str	r3, [r2, #4]
 8008992:	4421      	add	r1, r4
 8008994:	6011      	str	r1, [r2, #0]
 8008996:	e7d7      	b.n	8008948 <_free_r+0x28>
 8008998:	d902      	bls.n	80089a0 <_free_r+0x80>
 800899a:	230c      	movs	r3, #12
 800899c:	6003      	str	r3, [r0, #0]
 800899e:	e7d3      	b.n	8008948 <_free_r+0x28>
 80089a0:	6825      	ldr	r5, [r4, #0]
 80089a2:	1961      	adds	r1, r4, r5
 80089a4:	428b      	cmp	r3, r1
 80089a6:	bf04      	itt	eq
 80089a8:	6819      	ldreq	r1, [r3, #0]
 80089aa:	685b      	ldreq	r3, [r3, #4]
 80089ac:	6063      	str	r3, [r4, #4]
 80089ae:	bf04      	itt	eq
 80089b0:	1949      	addeq	r1, r1, r5
 80089b2:	6021      	streq	r1, [r4, #0]
 80089b4:	6054      	str	r4, [r2, #4]
 80089b6:	e7c7      	b.n	8008948 <_free_r+0x28>
 80089b8:	b003      	add	sp, #12
 80089ba:	bd30      	pop	{r4, r5, pc}
 80089bc:	200002f8 	.word	0x200002f8

080089c0 <_malloc_r>:
 80089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c2:	1ccd      	adds	r5, r1, #3
 80089c4:	f025 0503 	bic.w	r5, r5, #3
 80089c8:	3508      	adds	r5, #8
 80089ca:	2d0c      	cmp	r5, #12
 80089cc:	bf38      	it	cc
 80089ce:	250c      	movcc	r5, #12
 80089d0:	2d00      	cmp	r5, #0
 80089d2:	4606      	mov	r6, r0
 80089d4:	db01      	blt.n	80089da <_malloc_r+0x1a>
 80089d6:	42a9      	cmp	r1, r5
 80089d8:	d903      	bls.n	80089e2 <_malloc_r+0x22>
 80089da:	230c      	movs	r3, #12
 80089dc:	6033      	str	r3, [r6, #0]
 80089de:	2000      	movs	r0, #0
 80089e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e2:	f000 f909 	bl	8008bf8 <__malloc_lock>
 80089e6:	4921      	ldr	r1, [pc, #132]	; (8008a6c <_malloc_r+0xac>)
 80089e8:	680a      	ldr	r2, [r1, #0]
 80089ea:	4614      	mov	r4, r2
 80089ec:	b99c      	cbnz	r4, 8008a16 <_malloc_r+0x56>
 80089ee:	4f20      	ldr	r7, [pc, #128]	; (8008a70 <_malloc_r+0xb0>)
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	b923      	cbnz	r3, 80089fe <_malloc_r+0x3e>
 80089f4:	4621      	mov	r1, r4
 80089f6:	4630      	mov	r0, r6
 80089f8:	f000 f83c 	bl	8008a74 <_sbrk_r>
 80089fc:	6038      	str	r0, [r7, #0]
 80089fe:	4629      	mov	r1, r5
 8008a00:	4630      	mov	r0, r6
 8008a02:	f000 f837 	bl	8008a74 <_sbrk_r>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	d123      	bne.n	8008a52 <_malloc_r+0x92>
 8008a0a:	230c      	movs	r3, #12
 8008a0c:	6033      	str	r3, [r6, #0]
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f000 f8f8 	bl	8008c04 <__malloc_unlock>
 8008a14:	e7e3      	b.n	80089de <_malloc_r+0x1e>
 8008a16:	6823      	ldr	r3, [r4, #0]
 8008a18:	1b5b      	subs	r3, r3, r5
 8008a1a:	d417      	bmi.n	8008a4c <_malloc_r+0x8c>
 8008a1c:	2b0b      	cmp	r3, #11
 8008a1e:	d903      	bls.n	8008a28 <_malloc_r+0x68>
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	441c      	add	r4, r3
 8008a24:	6025      	str	r5, [r4, #0]
 8008a26:	e004      	b.n	8008a32 <_malloc_r+0x72>
 8008a28:	6863      	ldr	r3, [r4, #4]
 8008a2a:	42a2      	cmp	r2, r4
 8008a2c:	bf0c      	ite	eq
 8008a2e:	600b      	streq	r3, [r1, #0]
 8008a30:	6053      	strne	r3, [r2, #4]
 8008a32:	4630      	mov	r0, r6
 8008a34:	f000 f8e6 	bl	8008c04 <__malloc_unlock>
 8008a38:	f104 000b 	add.w	r0, r4, #11
 8008a3c:	1d23      	adds	r3, r4, #4
 8008a3e:	f020 0007 	bic.w	r0, r0, #7
 8008a42:	1ac2      	subs	r2, r0, r3
 8008a44:	d0cc      	beq.n	80089e0 <_malloc_r+0x20>
 8008a46:	1a1b      	subs	r3, r3, r0
 8008a48:	50a3      	str	r3, [r4, r2]
 8008a4a:	e7c9      	b.n	80089e0 <_malloc_r+0x20>
 8008a4c:	4622      	mov	r2, r4
 8008a4e:	6864      	ldr	r4, [r4, #4]
 8008a50:	e7cc      	b.n	80089ec <_malloc_r+0x2c>
 8008a52:	1cc4      	adds	r4, r0, #3
 8008a54:	f024 0403 	bic.w	r4, r4, #3
 8008a58:	42a0      	cmp	r0, r4
 8008a5a:	d0e3      	beq.n	8008a24 <_malloc_r+0x64>
 8008a5c:	1a21      	subs	r1, r4, r0
 8008a5e:	4630      	mov	r0, r6
 8008a60:	f000 f808 	bl	8008a74 <_sbrk_r>
 8008a64:	3001      	adds	r0, #1
 8008a66:	d1dd      	bne.n	8008a24 <_malloc_r+0x64>
 8008a68:	e7cf      	b.n	8008a0a <_malloc_r+0x4a>
 8008a6a:	bf00      	nop
 8008a6c:	200002f8 	.word	0x200002f8
 8008a70:	200002fc 	.word	0x200002fc

08008a74 <_sbrk_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d06      	ldr	r5, [pc, #24]	; (8008a90 <_sbrk_r+0x1c>)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	602b      	str	r3, [r5, #0]
 8008a80:	f7f9 f87e 	bl	8001b80 <_sbrk>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_sbrk_r+0x1a>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_sbrk_r+0x1a>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	200003a0 	.word	0x200003a0

08008a94 <_raise_r>:
 8008a94:	291f      	cmp	r1, #31
 8008a96:	b538      	push	{r3, r4, r5, lr}
 8008a98:	4604      	mov	r4, r0
 8008a9a:	460d      	mov	r5, r1
 8008a9c:	d904      	bls.n	8008aa8 <_raise_r+0x14>
 8008a9e:	2316      	movs	r3, #22
 8008aa0:	6003      	str	r3, [r0, #0]
 8008aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa6:	bd38      	pop	{r3, r4, r5, pc}
 8008aa8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008aaa:	b112      	cbz	r2, 8008ab2 <_raise_r+0x1e>
 8008aac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ab0:	b94b      	cbnz	r3, 8008ac6 <_raise_r+0x32>
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f000 f830 	bl	8008b18 <_getpid_r>
 8008ab8:	462a      	mov	r2, r5
 8008aba:	4601      	mov	r1, r0
 8008abc:	4620      	mov	r0, r4
 8008abe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ac2:	f000 b817 	b.w	8008af4 <_kill_r>
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d00a      	beq.n	8008ae0 <_raise_r+0x4c>
 8008aca:	1c59      	adds	r1, r3, #1
 8008acc:	d103      	bne.n	8008ad6 <_raise_r+0x42>
 8008ace:	2316      	movs	r3, #22
 8008ad0:	6003      	str	r3, [r0, #0]
 8008ad2:	2001      	movs	r0, #1
 8008ad4:	e7e7      	b.n	8008aa6 <_raise_r+0x12>
 8008ad6:	2400      	movs	r4, #0
 8008ad8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008adc:	4628      	mov	r0, r5
 8008ade:	4798      	blx	r3
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	e7e0      	b.n	8008aa6 <_raise_r+0x12>

08008ae4 <raise>:
 8008ae4:	4b02      	ldr	r3, [pc, #8]	; (8008af0 <raise+0xc>)
 8008ae6:	4601      	mov	r1, r0
 8008ae8:	6818      	ldr	r0, [r3, #0]
 8008aea:	f7ff bfd3 	b.w	8008a94 <_raise_r>
 8008aee:	bf00      	nop
 8008af0:	20000010 	.word	0x20000010

08008af4 <_kill_r>:
 8008af4:	b538      	push	{r3, r4, r5, lr}
 8008af6:	4d07      	ldr	r5, [pc, #28]	; (8008b14 <_kill_r+0x20>)
 8008af8:	2300      	movs	r3, #0
 8008afa:	4604      	mov	r4, r0
 8008afc:	4608      	mov	r0, r1
 8008afe:	4611      	mov	r1, r2
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	f7f9 f822 	bl	8001b4a <_kill>
 8008b06:	1c43      	adds	r3, r0, #1
 8008b08:	d102      	bne.n	8008b10 <_kill_r+0x1c>
 8008b0a:	682b      	ldr	r3, [r5, #0]
 8008b0c:	b103      	cbz	r3, 8008b10 <_kill_r+0x1c>
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	bd38      	pop	{r3, r4, r5, pc}
 8008b12:	bf00      	nop
 8008b14:	200003a0 	.word	0x200003a0

08008b18 <_getpid_r>:
 8008b18:	f7f9 b80f 	b.w	8001b3a <_getpid>

08008b1c <strcpy>:
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b22:	f803 2b01 	strb.w	r2, [r3], #1
 8008b26:	2a00      	cmp	r2, #0
 8008b28:	d1f9      	bne.n	8008b1e <strcpy+0x2>
 8008b2a:	4770      	bx	lr

08008b2c <__register_exitproc>:
 8008b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b30:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8008bec <__register_exitproc+0xc0>
 8008b34:	4606      	mov	r6, r0
 8008b36:	f8d8 0000 	ldr.w	r0, [r8]
 8008b3a:	461f      	mov	r7, r3
 8008b3c:	460d      	mov	r5, r1
 8008b3e:	4691      	mov	r9, r2
 8008b40:	f000 f856 	bl	8008bf0 <__retarget_lock_acquire_recursive>
 8008b44:	4b25      	ldr	r3, [pc, #148]	; (8008bdc <__register_exitproc+0xb0>)
 8008b46:	681c      	ldr	r4, [r3, #0]
 8008b48:	b934      	cbnz	r4, 8008b58 <__register_exitproc+0x2c>
 8008b4a:	4c25      	ldr	r4, [pc, #148]	; (8008be0 <__register_exitproc+0xb4>)
 8008b4c:	601c      	str	r4, [r3, #0]
 8008b4e:	4b25      	ldr	r3, [pc, #148]	; (8008be4 <__register_exitproc+0xb8>)
 8008b50:	b113      	cbz	r3, 8008b58 <__register_exitproc+0x2c>
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8008b58:	6863      	ldr	r3, [r4, #4]
 8008b5a:	2b1f      	cmp	r3, #31
 8008b5c:	dd07      	ble.n	8008b6e <__register_exitproc+0x42>
 8008b5e:	f8d8 0000 	ldr.w	r0, [r8]
 8008b62:	f000 f847 	bl	8008bf4 <__retarget_lock_release_recursive>
 8008b66:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b6e:	b34e      	cbz	r6, 8008bc4 <__register_exitproc+0x98>
 8008b70:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8008b74:	b988      	cbnz	r0, 8008b9a <__register_exitproc+0x6e>
 8008b76:	4b1c      	ldr	r3, [pc, #112]	; (8008be8 <__register_exitproc+0xbc>)
 8008b78:	b923      	cbnz	r3, 8008b84 <__register_exitproc+0x58>
 8008b7a:	f8d8 0000 	ldr.w	r0, [r8]
 8008b7e:	f000 f838 	bl	8008bf2 <__retarget_lock_release>
 8008b82:	e7f0      	b.n	8008b66 <__register_exitproc+0x3a>
 8008b84:	f44f 7084 	mov.w	r0, #264	; 0x108
 8008b88:	f7ff fe8a 	bl	80088a0 <malloc>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	d0f4      	beq.n	8008b7a <__register_exitproc+0x4e>
 8008b90:	2300      	movs	r3, #0
 8008b92:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 8008b96:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8008b9a:	6863      	ldr	r3, [r4, #4]
 8008b9c:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	409a      	lsls	r2, r3
 8008ba4:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8008ba8:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8008bac:	4313      	orrs	r3, r2
 8008bae:	2e02      	cmp	r6, #2
 8008bb0:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8008bb4:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 8008bb8:	bf02      	ittt	eq
 8008bba:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8008bbe:	431a      	orreq	r2, r3
 8008bc0:	f8c0 2104 	streq.w	r2, [r0, #260]	; 0x104
 8008bc4:	6863      	ldr	r3, [r4, #4]
 8008bc6:	f8d8 0000 	ldr.w	r0, [r8]
 8008bca:	1c5a      	adds	r2, r3, #1
 8008bcc:	3302      	adds	r3, #2
 8008bce:	6062      	str	r2, [r4, #4]
 8008bd0:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8008bd4:	f000 f80e 	bl	8008bf4 <__retarget_lock_release_recursive>
 8008bd8:	2000      	movs	r0, #0
 8008bda:	e7c6      	b.n	8008b6a <__register_exitproc+0x3e>
 8008bdc:	2000038c 	.word	0x2000038c
 8008be0:	20000300 	.word	0x20000300
 8008be4:	00000000 	.word	0x00000000
 8008be8:	080088a1 	.word	0x080088a1
 8008bec:	20000074 	.word	0x20000074

08008bf0 <__retarget_lock_acquire_recursive>:
 8008bf0:	4770      	bx	lr

08008bf2 <__retarget_lock_release>:
 8008bf2:	4770      	bx	lr

08008bf4 <__retarget_lock_release_recursive>:
 8008bf4:	4770      	bx	lr
	...

08008bf8 <__malloc_lock>:
 8008bf8:	4801      	ldr	r0, [pc, #4]	; (8008c00 <__malloc_lock+0x8>)
 8008bfa:	f7ff bff9 	b.w	8008bf0 <__retarget_lock_acquire_recursive>
 8008bfe:	bf00      	nop
 8008c00:	20000398 	.word	0x20000398

08008c04 <__malloc_unlock>:
 8008c04:	4801      	ldr	r0, [pc, #4]	; (8008c0c <__malloc_unlock+0x8>)
 8008c06:	f7ff bff5 	b.w	8008bf4 <__retarget_lock_release_recursive>
 8008c0a:	bf00      	nop
 8008c0c:	20000398 	.word	0x20000398

08008c10 <_init>:
 8008c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c12:	bf00      	nop
 8008c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c16:	bc08      	pop	{r3}
 8008c18:	469e      	mov	lr, r3
 8008c1a:	4770      	bx	lr

08008c1c <_fini>:
 8008c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1e:	bf00      	nop
 8008c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c22:	bc08      	pop	{r3}
 8008c24:	469e      	mov	lr, r3
 8008c26:	4770      	bx	lr
