
*** Running vivado
    with args -log microzed_axi_dma_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microzed_axi_dma_auto_us_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microzed_axi_dma_auto_us_1.tcl -notrace
Command: synth_design -top microzed_axi_dma_auto_us_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7543 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1272.855 ; gain = 94.996 ; free physical = 844 ; free virtual = 6665
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microzed_axi_dma_auto_us_1' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/synth/microzed_axi_dma_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' (1#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (2#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (2#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (2#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (2#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (3#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (4#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (5#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (6#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (7#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' (8#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (9#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'microzed_axi_dma_auto_us_1' (10#1) [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/synth/microzed_axi_dma_auto_us_1.v:58]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_a_upsizer has unconnected port cmd_id_ready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_a_upsizer has unconnected port S_AXI_AID[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[15]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[14]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[13]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[12]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[11]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[10]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[9]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[8]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wdata[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_wvalid
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_bready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_aresetn
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_aclk
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_awready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_wready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_axi_upsizer has unconnected port m_axi_bvalid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1395.387 ; gain = 217.527 ; free physical = 1410 ; free virtual = 7258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:03 . Memory (MB): peak = 1395.387 ; gain = 217.527 ; free physical = 1397 ; free virtual = 7245
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{m_axi_aclk}'. [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_ooc.xdc:49]
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/microzed_axi_dma_auto_us_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/microzed_axi_dma_auto_us_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1665.512 ; gain = 0.000 ; free physical = 866 ; free virtual = 6716
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:02:46 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 875 ; free virtual = 6727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:02:46 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 874 ; free virtual = 6727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/microzed_axi_dma_auto_us_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:46 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 879 ; free virtual = 6732
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_ADDR.addr_q_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[31] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[30] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[29] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[28] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[27] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[26] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[25] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[24] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[23] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[22] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[21] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[20] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[19] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[18] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[17] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[16] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[15] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[14] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[13] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[12] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[11] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[10] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[9] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[8] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[7] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[6] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[5] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[4] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[3] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[2] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[1] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[0] was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:47 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 865 ; free virtual = 6718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 3     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_15_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/aw.aw_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/skid_buffer_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/b.b_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/ar.ar_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/skid_buffer_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/b.b_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/skid_buffer_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/m_payload_i_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-6014] Unused sequential element gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg was removed.  [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[21]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[20]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[19]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[18]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[17]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[16]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[15]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[14]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[67]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/aw.aw_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/aw.aw_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/w.w_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/b.b_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/b.b_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/b.b_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/b.b_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/ar.ar_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/ar.ar_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[53]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/w.w_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/b.b_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/b.b_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/b.b_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/b.b_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/m_valid_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
INFO: [Synth 8-3332] Sequential element (gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/r.r_pipe/s_ready_i_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_15_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:49 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 848 ; free virtual = 6701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:03:02 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 713 ; free virtual = 6566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:03:02 . Memory (MB): peak = 1665.512 ; gain = 487.652 ; free physical = 705 ; free virtual = 6559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:03:03 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:03:03 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:03:03 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     3|
|2     |LUT2    |    15|
|3     |LUT3    |    88|
|4     |LUT4    |    21|
|5     |LUT5    |    31|
|6     |LUT6    |    97|
|7     |SRLC32E |    28|
|8     |FDRE    |   320|
|9     |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                       |Module                                                         |Cells |
+------+---------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                            |                                                               |   605|
|2     |  inst                                                         |axi_dwidth_converter_v2_1_15_top                               |   605|
|3     |    \gen_upsizer.gen_full_upsizer.axi_upsizer_inst             |axi_dwidth_converter_v2_1_15_axi_upsizer                       |   605|
|4     |      \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst  |axi_register_slice_v2_1_15_axi_register_slice                  |   205|
|5     |        \r.r_pipe                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |   205|
|6     |      \USE_READ.gen_non_fifo_r_upsizer.read_data_inst          |axi_dwidth_converter_v2_1_15_r_upsizer                         |   148|
|7     |      \USE_READ.read_addr_inst                                 |axi_dwidth_converter_v2_1_15_a_upsizer                         |   101|
|8     |        \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo                         |   100|
|9     |      si_register_slice_inst                                   |axi_register_slice_v2_1_15_axi_register_slice__parameterized0  |   151|
|10    |        \ar.ar_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice                 |   151|
+------+---------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.520 ; gain = 489.660 ; free physical = 703 ; free virtual = 6557
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:06 ; elapsed = 00:02:32 . Memory (MB): peak = 1667.520 ; gain = 219.535 ; free physical = 761 ; free virtual = 6615
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1667.527 ; gain = 489.660 ; free physical = 761 ; free virtual = 6615
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:03:05 . Memory (MB): peak = 1667.527 ; gain = 503.043 ; free physical = 760 ; free virtual = 6614
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/microzed_axi_dma_auto_us_1_synth_1/microzed_axi_dma_auto_us_1.dcp' has been generated.
