# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do gray_code_to_binary_convertor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor {C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:02 on Feb 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor" C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor.sv 
# -- Compiling module gray_code_to_binary_convertor
# 
# Top level modules:
# 	gray_code_to_binary_convertor
# End time: 13:07:02 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:08 on Feb 13,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor.sv 
# -- Compiling module gray_code_to_binary_convertor
# 
# Top level modules:
# 	gray_code_to_binary_convertor
# End time: 13:07:09 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:09 on Feb 13,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor_testbench.sv 
# -- Compiling module gray_to_binary_convertor_testbench
# 
# Top level modules:
# 	gray_to_binary_convertor_testbench
# End time: 13:07:09 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.gray_to_binary_convertor_testbench
# vsim work.gray_to_binary_convertor_testbench 
# Start time: 13:07:13 on Feb 13,2022
# Loading sv_std.std
# Loading work.gray_to_binary_convertor_testbench
# Loading work.gray_code_to_binary_convertor
add wave -r sim:/gray_to_binary_convertor_testbench/design_instance/*
run -all
# ** Note: $finish    : C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor_testbench.sv(35)
#    Time: 360 ns  Iteration: 0  Instance: /gray_to_binary_convertor_testbench
# 1
# Break in Module gray_to_binary_convertor_testbench at C:/Repos/ECE-111/Quartus-Projects/HW5/Lab5/gray_code_to_binary_convertor/gray_code_to_binary_convertor_testbench.sv line 35
# End time: 14:06:38 on Feb 13,2022, Elapsed time: 0:59:25
# Errors: 0, Warnings: 0
