FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Qualcomm SDX55 APCS clock controller driver
 *
 * Copyright (c) 2020, Linaro Limited
 * Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/cpu.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/regmap.h>
#include <linux/slab.h>
/* bench 856.3.0 4989e8b1221c */
/* bench 856.3.1 67da13394051 */
/* bench 856.3.2 d52f3b437dd4 */
/* bench 856.3.3 dcaddea4f969 */
/* bench 856.3.4 150cb02fe6f3 */
/* bench 856.3.5 b42bbf84c233 */
/* bench 856.3.6 7d018c79aa6f */

static const u32 apcs_mux_clk_parent_map[] = { 0, 1, 5 };

static const struct clk_parent_data pdata[] = {
/* bench 4237.1.0 d6636525d7e9 */
/* bench 4237.1.1 06e1767206da */
/* bench 4237.1.2 d9dbb9aa175a */
/* bench 4237.1.3 f2db0acca365 */
/* bench 4237.1.4 f0f85c0bee75 */
/* bench 4237.1.5 571be434f461 */
/* bench 4237.1.6 de5a26fe0064 */
/* bench 4237.1.7 2c652ac09db8 */
/* bench 4237.1.8 8097b95f7a10 */
};

/*
 * We use the notifier function for switching to a temporary safe configuration
 * (mux and divider), while the A7 PLL is reconfigured.
 */
static int a7cc_notifier_cb(struct notifier_block *nb, unsigned long event,
			    void *data)
{
	int ret = 0;
	struct clk_regmap_mux_div *md = container_of(nb,
						     struct clk_regmap_mux_div,
						     clk_nb);
	if (event == PRE_RATE_CHANGE)
		/* set the mux and divider to safe frequency (400mhz) */
		ret = mux_div_set_src_div(md, 1, 2);

	return notifier_from_errno(ret);
}

static int qcom_apcs_sdx55_clk_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device *parent = dev->parent;
	struct device *cpu_dev;
	struct clk_regmap_mux_div *a7cc;
	struct regmap *regmap;
	struct clk_init_data init = { };
	int ret;

	regmap = dev_get_regmap(parent, NULL);
	if (!regmap) {
		dev_err_probe(dev, -ENODEV, "Failed to get parent regmap\n");
		return -ENODEV;
	}

	a7cc = devm_kzalloc(dev, sizeof(*a7cc), GFP_KERNEL);
	if (!a7cc)
		return -ENOMEM;

	init.name = "a7mux";
	init.parent_data = pdata;
	init.num_parents = ARRAY_SIZE(pdata);
	init.ops = &clk_regmap_mux_div_ops;

/* bench 14176.2.0 a7b27baf13af */
/* bench 14176.2.1 7de5a3003e0e */
/* bench 14176.2.2 c73ddd14052c */
/* bench 14176.2.3 d28e6244f71f */
/* bench 14176.2.4 5dbbb4e57a78 */
/* bench 14176.2.5 ec5545a1cb09 */
	a7cc->reg_offset = 0x8;
	a7cc->hid_width = 5;
	a7cc->hid_shift = 0;
	a7cc->src_width = 3;
	a7cc->src_shift = 8;
	a7cc->parent_map = apcs_mux_clk_parent_map;

	a7cc->pclk = devm_clk_get(parent, "pll");
	if (IS_ERR(a7cc->pclk)) {
		ret = PTR_ERR(a7cc->pclk);
		if (ret != -EPROBE_DEFER)
			dev_err_probe(dev, ret, "Failed to get PLL clk\n");
		return ret;
	}

	a7cc->clk_nb.notifier_call = a7cc_notifier_cb;
	ret = clk_notifier_register(a7cc->pclk, &a7cc->clk_nb);
	if (ret) {
		dev_err_probe(dev, ret, "Failed to register clock notifier\n");
		return ret;
	}

	ret = devm_clk_register_regmap(dev, &a7cc->clkr);
	if (ret) {
		dev_err_probe(dev, ret, "Failed to register regmap clock\n");
		goto err;
	}

	ret = devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get,
					  &a7cc->clkr.hw);
	if (ret) {
		dev_err_probe(dev, ret, "Failed to add clock provider\n");
		goto err;
	}

	platform_set_drvdata(pdev, a7cc);

	/*
	 * Attach the power domain to cpudev. Since there is no dedicated driver
	 * for CPUs and the SDX55 platform lacks hardware specific CPUFreq
	 * driver, there seems to be no better place to do this. So do it here!
	 */
	cpu_dev = get_cpu_device(0);
	dev_pm_domain_attach(cpu_dev, true);

	return 0;

err:
	clk_notifier_unregister(a7cc->pclk, &a7cc->clk_nb);
	return ret;
}

static int qcom_apcs_sdx55_clk_remove(struct platform_device *pdev)
{
	struct device *cpu_dev = get_cpu_device(0);
	struct clk_regmap_mux_div *a7cc = platform_get_drvdata(pdev);

	clk_notifier_unregister(a7cc->pclk, &a7cc->clk_nb);
	dev_pm_domain_detach(cpu_dev, true);
/* bench 22380.2.0 e05266a31627 */
/* bench 22380.2.1 342c3504dbc7 */
/* bench 22380.2.2 d9ea9ca9f53c */
/* bench 22380.2.3 7de59d01345a */
/* bench 22380.2.4 fde305fc8a6f */
/* bench 22380.2.5 bb32b23b6f50 */
/* bench 22380.2.6 c0e445748f62 */
/* bench 22380.2.7 cfe06cf818be */
/* bench 22380.2.8 ad179a6d1641 */
/* bench 22380.2.9 3b8bf97b3af8 */
/* bench 22380.2.10 96c21f03d2b3 */
/* bench 22380.2.11 185d5e8cb92a */
/* bench 22380.2.12 088c19e7da0c */
/* bench 22380.2.13 3d15f71031b6 */
/* bench 22380.2.14 c88a564cac36 */
}

static struct platform_driver qcom_apcs_sdx55_clk_driver = {
	.probe = qcom_apcs_sdx55_clk_probe,
	.remove = qcom_apcs_sdx55_clk_remove,
	.driver = {
		.name = "qcom-sdx55-acps-clk",
	},
};
module_platform_driver(qcom_apcs_sdx55_clk_driver);

MODULE_AUTHOR("Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>");
MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("Qualcomm SDX55 APCS clock driver");
