--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
iRX         |    3.704(R)|      SLOW  |   -1.161(R)|      SLOW  |iCLK_BUFGP        |   0.000|
inRST       |   10.764(R)|      SLOW  |   -2.810(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
oLED_DATA<0>|        10.247(R)|      SLOW  |         4.293(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<1>|        11.803(R)|      SLOW  |         5.183(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<2>|        10.344(R)|      SLOW  |         4.374(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<3>|        10.161(R)|      SLOW  |         4.259(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<4>|        10.421(R)|      SLOW  |         4.460(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<5>|        10.728(R)|      SLOW  |         4.604(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<6>|        11.067(R)|      SLOW  |         4.817(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<7>|        11.094(R)|      SLOW  |         4.806(R)|      FAST  |iCLK_BUFGP        |   0.000|
oTX         |        13.063(R)|      SLOW  |         5.340(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    4.981|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 23 12:25:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



