#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000090c8f0 .scope module, "RAM_tp" "RAM_tp" 2 4;
 .timescale 0 0;
P_0000000000ecbaa0 .param/l "STEP" 0 2 11, +C4<00000000000000000010011100010000>;
L_0000000000edfa50 .functor NOT 1, v0000000000f32ad0_0, C4<0>, C4<0>, C4<0>;
v0000000000f32210_0 .net *"_ivl_0", 0 0, L_0000000000edfa50;  1 drivers
o0000000000ee1588 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000f33250_0 name=_ivl_2
v0000000000f33bb0_0 .var "addr", 14 0;
v0000000000f33890_0 .var "ceb", 0 0;
RS_0000000000ee13d8 .resolv tri, L_0000000000f33110, L_0000000000f32fd0;
v0000000000f33390_0 .net8 "data", 7 0, RS_0000000000ee13d8;  2 drivers
v0000000000f33ed0_0 .var "dataW", 7 0;
v0000000000f33c50_0 .var "oeb", 0 0;
v0000000000f32ad0_0 .var "web", 0 0;
L_0000000000f32fd0 .functor MUXZ 8, o0000000000ee1588, v0000000000f33ed0_0, L_0000000000edfa50, C4<>;
S_000000000090ca80 .scope module, "RAM" "RAM" 2 13, 3 3 0, S_000000000090c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 15 "addr";
    .port_info 1 /INOUT 8 "data";
    .port_info 2 /INPUT 1 "ceb";
    .port_info 3 /INPUT 1 "web";
    .port_info 4 /INPUT 1 "oeb";
P_0000000000ea33f0 .param/l "RDELAY" 0 3 11, +C4<00000000000000000000010111011100>;
P_0000000000ea3428 .param/l "WDELAY" 0 3 11, +C4<00000000000000000000001111101000>;
L_0000000000edfb30 .functor AND 1, L_0000000000f336b0, L_0000000000f337f0, C4<1>, C4<1>;
L_0000000000edf7b0 .functor AND 1, L_0000000000f32b70, L_0000000000f320d0, C4<1>, C4<1>;
v0000000000ec7ca0_0 .net "READ", 0 0, L_0000000000edfb30;  1 drivers
v0000000000ec7d40_0 .net "WRITE", 0 0, L_0000000000edf7b0;  1 drivers
v0000000000ec7f20_0 .net *"_ivl_0", 31 0, L_0000000000f328f0;  1 drivers
L_0000000000f34898 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ec8100_0 .net *"_ivl_11", 30 0, L_0000000000f34898;  1 drivers
L_0000000000f348e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ec81a0_0 .net/2u *"_ivl_12", 31 0, L_0000000000f348e0;  1 drivers
v0000000000f33e30_0 .net *"_ivl_14", 0 0, L_0000000000f337f0;  1 drivers
v0000000000f322b0_0 .net *"_ivl_18", 31 0, L_0000000000f32030;  1 drivers
L_0000000000f34928 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f33430_0 .net *"_ivl_21", 30 0, L_0000000000f34928;  1 drivers
L_0000000000f34970 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f32850_0 .net/2u *"_ivl_22", 31 0, L_0000000000f34970;  1 drivers
v0000000000f332f0_0 .net *"_ivl_24", 0 0, L_0000000000f32b70;  1 drivers
v0000000000f32350_0 .net *"_ivl_26", 31 0, L_0000000000f32170;  1 drivers
L_0000000000f349b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f32d50_0 .net *"_ivl_29", 30 0, L_0000000000f349b8;  1 drivers
L_0000000000f34808 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f33070_0 .net *"_ivl_3", 30 0, L_0000000000f34808;  1 drivers
L_0000000000f34a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f339d0_0 .net/2u *"_ivl_30", 31 0, L_0000000000f34a00;  1 drivers
v0000000000f334d0_0 .net *"_ivl_32", 0 0, L_0000000000f320d0;  1 drivers
v0000000000f33cf0_0 .net *"_ivl_36", 7 0, L_0000000000f32670;  1 drivers
v0000000000f327b0_0 .net *"_ivl_38", 16 0, L_0000000000f32c10;  1 drivers
L_0000000000f34850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000f32df0_0 .net/2u *"_ivl_4", 31 0, L_0000000000f34850;  1 drivers
L_0000000000f34a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000f33610_0 .net *"_ivl_41", 1 0, L_0000000000f34a48;  1 drivers
o0000000000ee12e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000f33a70_0 name=_ivl_42
v0000000000f32990_0 .net *"_ivl_6", 0 0, L_0000000000f336b0;  1 drivers
v0000000000f33930_0 .net *"_ivl_8", 31 0, L_0000000000f33d90;  1 drivers
v0000000000f32a30_0 .net "addr", 14 0, v0000000000f33bb0_0;  1 drivers
v0000000000f331b0_0 .net "ceb", 0 0, v0000000000f33890_0;  1 drivers
v0000000000f33b10_0 .net8 "data", 7 0, RS_0000000000ee13d8;  alias, 2 drivers
v0000000000f33750 .array "mem", 32767 0, 7 0;
v0000000000f32530_0 .net "oeb", 0 0, v0000000000f33c50_0;  1 drivers
v0000000000f33570_0 .net "web", 0 0, v0000000000f32ad0_0;  1 drivers
E_0000000000ecc4a0 .event edge, v0000000000f33b10_0, v0000000000ec7d40_0;
L_0000000000f328f0 .concat [ 1 31 0 0], v0000000000f33c50_0, L_0000000000f34808;
L_0000000000f336b0 .cmp/eq 32, L_0000000000f328f0, L_0000000000f34850;
L_0000000000f33d90 .concat [ 1 31 0 0], v0000000000f33890_0, L_0000000000f34898;
L_0000000000f337f0 .cmp/eq 32, L_0000000000f33d90, L_0000000000f348e0;
L_0000000000f32030 .concat [ 1 31 0 0], v0000000000f32ad0_0, L_0000000000f34928;
L_0000000000f32b70 .cmp/eq 32, L_0000000000f32030, L_0000000000f34970;
L_0000000000f32170 .concat [ 1 31 0 0], v0000000000f33890_0, L_0000000000f349b8;
L_0000000000f320d0 .cmp/eq 32, L_0000000000f32170, L_0000000000f34a00;
L_0000000000f32670 .array/port v0000000000f33750, L_0000000000f32c10;
L_0000000000f32c10 .concat [ 15 2 0 0], v0000000000f33bb0_0, L_0000000000f34a48;
L_0000000000f33110 .delay 8 (1500,1500,1500) L_0000000000f33110/d;
L_0000000000f33110/d .functor MUXZ 8, o0000000000ee12e8, L_0000000000f32670, L_0000000000edfb30, C4<>;
    .scope S_000000000090ca80;
T_0 ;
    %wait E_0000000000ecc4a0;
    %delay 1000, 0;
    %load/vec4 v0000000000ec7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000f33b10_0;
    %load/vec4 v0000000000f32a30_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f33750, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000090c8f0;
T_1 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000f33ed0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000000f33ed0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000000000f33ed0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000000000f33ed0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 15;
    %store/vec4 v0000000000f33bb0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f33c50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000090c8f0;
T_2 ;
    %vpi_call 2 31 "$monitor", $stime, " addr=%h ceb=%b web=%b oeb=%b data=%h ", v0000000000f33bb0_0, v0000000000f33890_0, v0000000000f32ad0_0, v0000000000f33c50_0, v0000000000f33390_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM_tp.v";
    "RAM.v";
