$comment
	File created using the following command:
		vcd file Aula9.msim.vcd -direction
$end
$date
	Fri Oct 07 12:21:16 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula9_vhd_vec_tst $end
$var wire 1 ! ADD_OUT [7] $end
$var wire 1 " ADD_OUT [6] $end
$var wire 1 # ADD_OUT [5] $end
$var wire 1 $ ADD_OUT [4] $end
$var wire 1 % ADD_OUT [3] $end
$var wire 1 & ADD_OUT [2] $end
$var wire 1 ' ADD_OUT [1] $end
$var wire 1 ( ADD_OUT [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * EQUAL_FLAG $end
$var wire 1 + FPGA_RESET_N $end
$var wire 1 , HabilitaRAM $end
$var wire 1 - HEX0 [6] $end
$var wire 1 . HEX0 [5] $end
$var wire 1 / HEX0 [4] $end
$var wire 1 0 HEX0 [3] $end
$var wire 1 1 HEX0 [2] $end
$var wire 1 2 HEX0 [1] $end
$var wire 1 3 HEX0 [0] $end
$var wire 1 4 HEX1 [6] $end
$var wire 1 5 HEX1 [5] $end
$var wire 1 6 HEX1 [4] $end
$var wire 1 7 HEX1 [3] $end
$var wire 1 8 HEX1 [2] $end
$var wire 1 9 HEX1 [1] $end
$var wire 1 : HEX1 [0] $end
$var wire 1 ; HEX2 [6] $end
$var wire 1 < HEX2 [5] $end
$var wire 1 = HEX2 [4] $end
$var wire 1 > HEX2 [3] $end
$var wire 1 ? HEX2 [2] $end
$var wire 1 @ HEX2 [1] $end
$var wire 1 A HEX2 [0] $end
$var wire 1 B HEX3 [6] $end
$var wire 1 C HEX3 [5] $end
$var wire 1 D HEX3 [4] $end
$var wire 1 E HEX3 [3] $end
$var wire 1 F HEX3 [2] $end
$var wire 1 G HEX3 [1] $end
$var wire 1 H HEX3 [0] $end
$var wire 1 I HEX4 [6] $end
$var wire 1 J HEX4 [5] $end
$var wire 1 K HEX4 [4] $end
$var wire 1 L HEX4 [3] $end
$var wire 1 M HEX4 [2] $end
$var wire 1 N HEX4 [1] $end
$var wire 1 O HEX4 [0] $end
$var wire 1 P HEX5 [6] $end
$var wire 1 Q HEX5 [5] $end
$var wire 1 R HEX5 [4] $end
$var wire 1 S HEX5 [3] $end
$var wire 1 T HEX5 [2] $end
$var wire 1 U HEX5 [1] $end
$var wire 1 V HEX5 [0] $end
$var wire 1 W KEY [3] $end
$var wire 1 X KEY [2] $end
$var wire 1 Y KEY [1] $end
$var wire 1 Z KEY [0] $end
$var wire 1 [ LEDR [9] $end
$var wire 1 \ LEDR [8] $end
$var wire 1 ] LEDR [7] $end
$var wire 1 ^ LEDR [6] $end
$var wire 1 _ LEDR [5] $end
$var wire 1 ` LEDR [4] $end
$var wire 1 a LEDR [3] $end
$var wire 1 b LEDR [2] $end
$var wire 1 c LEDR [1] $end
$var wire 1 d LEDR [0] $end
$var wire 1 e MEM_ADDRESS [8] $end
$var wire 1 f MEM_ADDRESS [7] $end
$var wire 1 g MEM_ADDRESS [6] $end
$var wire 1 h MEM_ADDRESS [5] $end
$var wire 1 i MEM_ADDRESS [4] $end
$var wire 1 j MEM_ADDRESS [3] $end
$var wire 1 k MEM_ADDRESS [2] $end
$var wire 1 l MEM_ADDRESS [1] $end
$var wire 1 m MEM_ADDRESS [0] $end
$var wire 1 n Palavra [12] $end
$var wire 1 o Palavra [11] $end
$var wire 1 p Palavra [10] $end
$var wire 1 q Palavra [9] $end
$var wire 1 r Palavra [8] $end
$var wire 1 s Palavra [7] $end
$var wire 1 t Palavra [6] $end
$var wire 1 u Palavra [5] $end
$var wire 1 v Palavra [4] $end
$var wire 1 w Palavra [3] $end
$var wire 1 x Palavra [2] $end
$var wire 1 y Palavra [1] $end
$var wire 1 z Palavra [0] $end
$var wire 1 { PC_OUT [8] $end
$var wire 1 | PC_OUT [7] $end
$var wire 1 } PC_OUT [6] $end
$var wire 1 ~ PC_OUT [5] $end
$var wire 1 !! PC_OUT [4] $end
$var wire 1 "! PC_OUT [3] $end
$var wire 1 #! PC_OUT [2] $end
$var wire 1 $! PC_OUT [1] $end
$var wire 1 %! PC_OUT [0] $end
$var wire 1 &! REGA_OUT [7] $end
$var wire 1 '! REGA_OUT [6] $end
$var wire 1 (! REGA_OUT [5] $end
$var wire 1 )! REGA_OUT [4] $end
$var wire 1 *! REGA_OUT [3] $end
$var wire 1 +! REGA_OUT [2] $end
$var wire 1 ,! REGA_OUT [1] $end
$var wire 1 -! REGA_OUT [0] $end
$var wire 1 .! SW [9] $end
$var wire 1 /! SW [8] $end
$var wire 1 0! SW [7] $end
$var wire 1 1! SW [6] $end
$var wire 1 2! SW [5] $end
$var wire 1 3! SW [4] $end
$var wire 1 4! SW [3] $end
$var wire 1 5! SW [2] $end
$var wire 1 6! SW [1] $end
$var wire 1 7! SW [0] $end

$scope module i1 $end
$var wire 1 8! gnd $end
$var wire 1 9! vcc $end
$var wire 1 :! unknown $end
$var wire 1 ;! devoe $end
$var wire 1 <! devclrn $end
$var wire 1 =! devpor $end
$var wire 1 >! ww_devoe $end
$var wire 1 ?! ww_devclrn $end
$var wire 1 @! ww_devpor $end
$var wire 1 A! ww_CLOCK_50 $end
$var wire 1 B! ww_KEY [3] $end
$var wire 1 C! ww_KEY [2] $end
$var wire 1 D! ww_KEY [1] $end
$var wire 1 E! ww_KEY [0] $end
$var wire 1 F! ww_SW [9] $end
$var wire 1 G! ww_SW [8] $end
$var wire 1 H! ww_SW [7] $end
$var wire 1 I! ww_SW [6] $end
$var wire 1 J! ww_SW [5] $end
$var wire 1 K! ww_SW [4] $end
$var wire 1 L! ww_SW [3] $end
$var wire 1 M! ww_SW [2] $end
$var wire 1 N! ww_SW [1] $end
$var wire 1 O! ww_SW [0] $end
$var wire 1 P! ww_FPGA_RESET_N $end
$var wire 1 Q! ww_PC_OUT [8] $end
$var wire 1 R! ww_PC_OUT [7] $end
$var wire 1 S! ww_PC_OUT [6] $end
$var wire 1 T! ww_PC_OUT [5] $end
$var wire 1 U! ww_PC_OUT [4] $end
$var wire 1 V! ww_PC_OUT [3] $end
$var wire 1 W! ww_PC_OUT [2] $end
$var wire 1 X! ww_PC_OUT [1] $end
$var wire 1 Y! ww_PC_OUT [0] $end
$var wire 1 Z! ww_LEDR [9] $end
$var wire 1 [! ww_LEDR [8] $end
$var wire 1 \! ww_LEDR [7] $end
$var wire 1 ]! ww_LEDR [6] $end
$var wire 1 ^! ww_LEDR [5] $end
$var wire 1 _! ww_LEDR [4] $end
$var wire 1 `! ww_LEDR [3] $end
$var wire 1 a! ww_LEDR [2] $end
$var wire 1 b! ww_LEDR [1] $end
$var wire 1 c! ww_LEDR [0] $end
$var wire 1 d! ww_REGA_OUT [7] $end
$var wire 1 e! ww_REGA_OUT [6] $end
$var wire 1 f! ww_REGA_OUT [5] $end
$var wire 1 g! ww_REGA_OUT [4] $end
$var wire 1 h! ww_REGA_OUT [3] $end
$var wire 1 i! ww_REGA_OUT [2] $end
$var wire 1 j! ww_REGA_OUT [1] $end
$var wire 1 k! ww_REGA_OUT [0] $end
$var wire 1 l! ww_Palavra [12] $end
$var wire 1 m! ww_Palavra [11] $end
$var wire 1 n! ww_Palavra [10] $end
$var wire 1 o! ww_Palavra [9] $end
$var wire 1 p! ww_Palavra [8] $end
$var wire 1 q! ww_Palavra [7] $end
$var wire 1 r! ww_Palavra [6] $end
$var wire 1 s! ww_Palavra [5] $end
$var wire 1 t! ww_Palavra [4] $end
$var wire 1 u! ww_Palavra [3] $end
$var wire 1 v! ww_Palavra [2] $end
$var wire 1 w! ww_Palavra [1] $end
$var wire 1 x! ww_Palavra [0] $end
$var wire 1 y! ww_EQUAL_FLAG $end
$var wire 1 z! ww_HabilitaRAM $end
$var wire 1 {! ww_MEM_ADDRESS [8] $end
$var wire 1 |! ww_MEM_ADDRESS [7] $end
$var wire 1 }! ww_MEM_ADDRESS [6] $end
$var wire 1 ~! ww_MEM_ADDRESS [5] $end
$var wire 1 !" ww_MEM_ADDRESS [4] $end
$var wire 1 "" ww_MEM_ADDRESS [3] $end
$var wire 1 #" ww_MEM_ADDRESS [2] $end
$var wire 1 $" ww_MEM_ADDRESS [1] $end
$var wire 1 %" ww_MEM_ADDRESS [0] $end
$var wire 1 &" ww_ADD_OUT [7] $end
$var wire 1 '" ww_ADD_OUT [6] $end
$var wire 1 (" ww_ADD_OUT [5] $end
$var wire 1 )" ww_ADD_OUT [4] $end
$var wire 1 *" ww_ADD_OUT [3] $end
$var wire 1 +" ww_ADD_OUT [2] $end
$var wire 1 ," ww_ADD_OUT [1] $end
$var wire 1 -" ww_ADD_OUT [0] $end
$var wire 1 ." ww_HEX0 [6] $end
$var wire 1 /" ww_HEX0 [5] $end
$var wire 1 0" ww_HEX0 [4] $end
$var wire 1 1" ww_HEX0 [3] $end
$var wire 1 2" ww_HEX0 [2] $end
$var wire 1 3" ww_HEX0 [1] $end
$var wire 1 4" ww_HEX0 [0] $end
$var wire 1 5" ww_HEX1 [6] $end
$var wire 1 6" ww_HEX1 [5] $end
$var wire 1 7" ww_HEX1 [4] $end
$var wire 1 8" ww_HEX1 [3] $end
$var wire 1 9" ww_HEX1 [2] $end
$var wire 1 :" ww_HEX1 [1] $end
$var wire 1 ;" ww_HEX1 [0] $end
$var wire 1 <" ww_HEX2 [6] $end
$var wire 1 =" ww_HEX2 [5] $end
$var wire 1 >" ww_HEX2 [4] $end
$var wire 1 ?" ww_HEX2 [3] $end
$var wire 1 @" ww_HEX2 [2] $end
$var wire 1 A" ww_HEX2 [1] $end
$var wire 1 B" ww_HEX2 [0] $end
$var wire 1 C" ww_HEX3 [6] $end
$var wire 1 D" ww_HEX3 [5] $end
$var wire 1 E" ww_HEX3 [4] $end
$var wire 1 F" ww_HEX3 [3] $end
$var wire 1 G" ww_HEX3 [2] $end
$var wire 1 H" ww_HEX3 [1] $end
$var wire 1 I" ww_HEX3 [0] $end
$var wire 1 J" ww_HEX4 [6] $end
$var wire 1 K" ww_HEX4 [5] $end
$var wire 1 L" ww_HEX4 [4] $end
$var wire 1 M" ww_HEX4 [3] $end
$var wire 1 N" ww_HEX4 [2] $end
$var wire 1 O" ww_HEX4 [1] $end
$var wire 1 P" ww_HEX4 [0] $end
$var wire 1 Q" ww_HEX5 [6] $end
$var wire 1 R" ww_HEX5 [5] $end
$var wire 1 S" ww_HEX5 [4] $end
$var wire 1 T" ww_HEX5 [3] $end
$var wire 1 U" ww_HEX5 [2] $end
$var wire 1 V" ww_HEX5 [1] $end
$var wire 1 W" ww_HEX5 [0] $end
$var wire 1 X" \SW[0]~input_o\ $end
$var wire 1 Y" \SW[8]~input_o\ $end
$var wire 1 Z" \SW[9]~input_o\ $end
$var wire 1 [" \KEY[1]~input_o\ $end
$var wire 1 \" \KEY[2]~input_o\ $end
$var wire 1 ]" \KEY[3]~input_o\ $end
$var wire 1 ^" \FPGA_RESET_N~input_o\ $end
$var wire 1 _" \SW[1]~input_o\ $end
$var wire 1 `" \SW[2]~input_o\ $end
$var wire 1 a" \SW[3]~input_o\ $end
$var wire 1 b" \SW[4]~input_o\ $end
$var wire 1 c" \SW[5]~input_o\ $end
$var wire 1 d" \SW[6]~input_o\ $end
$var wire 1 e" \SW[7]~input_o\ $end
$var wire 1 f" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 g" \KEY[0]~input_o\ $end
$var wire 1 h" \CLOCK_50~input_o\ $end
$var wire 1 i" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 j" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 k" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 l" \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 m" \processador|incrementaPC|Add0~26\ $end
$var wire 1 n" \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 o" \processador|incrementaPC|Add0~2\ $end
$var wire 1 p" \processador|incrementaPC|Add0~6\ $end
$var wire 1 q" \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 r" \ROM1|memROM~13_combout\ $end
$var wire 1 s" \ROM1|memROM~14_combout\ $end
$var wire 1 t" \processador|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 u" \processador|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v" \ROM1|memROM~0_combout\ $end
$var wire 1 w" \ROM1|memROM~3_combout\ $end
$var wire 1 x" \processador|decoderInstru1|saida[9]~3_combout\ $end
$var wire 1 y" \processador|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 z" \processador|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 {" \processador|incrementaPC|Add0~30\ $end
$var wire 1 |" \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 }" \processador|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 ~" \ROM1|memROM~9_combout\ $end
$var wire 1 !# \ROM1|memROM~10_combout\ $end
$var wire 1 "# \processador|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 ## \processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 $# \ROM1|memROM~2_combout\ $end
$var wire 1 %# \ROM1|memROM~6_combout\ $end
$var wire 1 &# \processador|decoderInstru1|Equal11~2_combout\ $end
$var wire 1 '# \ROM1|memROM~7_combout\ $end
$var wire 1 (# \ROM1|memROM~5_combout\ $end
$var wire 1 )# \processador|decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 *# \processador|decoderInstru1|saida[1]~0_combout\ $end
$var wire 1 +# \processador|decoderInstru1|saida[6]~2_combout\ $end
$var wire 1 ,# \processador|REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 -# \ROM1|memROM~11_combout\ $end
$var wire 1 .# \ROM1|memROM~12_combout\ $end
$var wire 1 /# \processador|decoderInstru1|Equal11~0_combout\ $end
$var wire 1 0# \RAM1|ram~159_combout\ $end
$var wire 1 1# \RAM1|ram~21_q\ $end
$var wire 1 2# \RAM1|ram~155_combout\ $end
$var wire 1 3# \RAM1|ram~156_combout\ $end
$var wire 1 4# \RAM1|dado_out[6]~10_combout\ $end
$var wire 1 5# \processador|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 6# \RAM1|ram~20_q\ $end
$var wire 1 7# \RAM1|ram~153_combout\ $end
$var wire 1 8# \RAM1|ram~154_combout\ $end
$var wire 1 9# \RAM1|dado_out[5]~9_combout\ $end
$var wire 1 :# \processador|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ;# \ROM1|memROM~15_combout\ $end
$var wire 1 <# \ROM1|memROM~20_combout\ $end
$var wire 1 =# \ROM1|memROM~19_combout\ $end
$var wire 1 ># \ROM1|memROM~18_combout\ $end
$var wire 1 ?# \RAM1|dado_out[0]~12_combout\ $end
$var wire 1 @# \ROM1|memROM~17_combout\ $end
$var wire 1 A# \processador|ULA1|Add1~34_cout\ $end
$var wire 1 B# \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 C# \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 D# \processador|ULA1|saida[0]~1_combout\ $end
$var wire 1 E# \processador|REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 F# \processador|ULA1|Add0~2_cout\ $end
$var wire 1 G# \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 H# \processador|ULA1|Add1~2\ $end
$var wire 1 I# \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 J# \processador|ULA1|saida[1]~2_combout\ $end
$var wire 1 K# \processador|ULA1|saida[1]~3_combout\ $end
$var wire 1 L# \RAM1|ram~16_q\ $end
$var wire 1 M# \RAM1|ram~145_combout\ $end
$var wire 1 N# \RAM1|ram~146_combout\ $end
$var wire 1 O# \RAM1|dado_out[1]~13_combout\ $end
$var wire 1 P# \processador|ULA1|Add0~6\ $end
$var wire 1 Q# \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 R# \processador|ULA1|saida[2]~4_combout\ $end
$var wire 1 S# \processador|ULA1|Add1~6\ $end
$var wire 1 T# \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 U# \processador|ULA1|saida[2]~5_combout\ $end
$var wire 1 V# \processador|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 W# \RAM1|ram~17_q\ $end
$var wire 1 X# \RAM1|ram~147_combout\ $end
$var wire 1 Y# \RAM1|ram~148_combout\ $end
$var wire 1 Z# \RAM1|dado_out[2]~14_combout\ $end
$var wire 1 [# \processador|ULA1|Add0~10\ $end
$var wire 1 \# \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 ]# \processador|ULA1|Add1~10\ $end
$var wire 1 ^# \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 _# \processador|ULA1|saida[3]~6_combout\ $end
$var wire 1 `# \processador|ULA1|saida[3]~7_combout\ $end
$var wire 1 a# \RAM1|ram~18_q\ $end
$var wire 1 b# \RAM1|ram~149_combout\ $end
$var wire 1 c# \RAM1|ram~150_combout\ $end
$var wire 1 d# \RAM1|dado_out[3]~15_combout\ $end
$var wire 1 e# \processador|ULA1|Add0~14\ $end
$var wire 1 f# \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 g# \processador|ULA1|Add1~14\ $end
$var wire 1 h# \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 i# \processador|ULA1|saida[4]~8_combout\ $end
$var wire 1 j# \RAM1|ram~19_q\ $end
$var wire 1 k# \RAM1|ram~151_combout\ $end
$var wire 1 l# \RAM1|ram~152_combout\ $end
$var wire 1 m# \RAM1|dado_out[4]~8_combout\ $end
$var wire 1 n# \processador|ULA1|Add0~18\ $end
$var wire 1 o# \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 p# \processador|ULA1|Add1~18\ $end
$var wire 1 q# \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 r# \processador|ULA1|saida[5]~9_combout\ $end
$var wire 1 s# \processador|ULA1|Add0~22\ $end
$var wire 1 t# \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 u# \processador|ULA1|saida[6]~10_combout\ $end
$var wire 1 v# \processador|ULA1|Add1~22\ $end
$var wire 1 w# \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 x# \processador|decoderInstru1|Equal11~1_combout\ $end
$var wire 1 y# \processador|ULA1|Add0~26\ $end
$var wire 1 z# \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 {# \processador|ULA1|saida[7]~11_combout\ $end
$var wire 1 |# \RAM1|ram~22_q\ $end
$var wire 1 }# \RAM1|ram~157_combout\ $end
$var wire 1 ~# \RAM1|ram~158_combout\ $end
$var wire 1 !$ \RAM1|dado_out[7]~11_combout\ $end
$var wire 1 "$ \processador|ULA1|Add1~26\ $end
$var wire 1 #$ \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 $$ \processador|FLAG|DOUT~1_combout\ $end
$var wire 1 %$ \processador|FLAG|DOUT~0_combout\ $end
$var wire 1 &$ \processador|FLAG|DOUT~q\ $end
$var wire 1 '$ \processador|LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 ($ \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 )$ \processador|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 *$ \processador|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 +$ \ROM1|memROM~4_combout\ $end
$var wire 1 ,$ \ROM1|memROM~8_combout\ $end
$var wire 1 -$ \processador|LOG_DESVIO|comb~0_combout\ $end
$var wire 1 .$ \processador|incrementaPC|Add0~10\ $end
$var wire 1 /$ \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 0$ \processador|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 1$ \processador|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 2$ \processador|incrementaPC|Add0~14\ $end
$var wire 1 3$ \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 4$ \processador|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 5$ \processador|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 6$ \processador|incrementaPC|Add0~18\ $end
$var wire 1 7$ \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 8$ \processador|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 9$ \processador|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 :$ \processador|incrementaPC|Add0~22\ $end
$var wire 1 ;$ \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 <$ \processador|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 =$ \processador|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 >$ \ROM1|memROM~1_combout\ $end
$var wire 1 ?$ \ROM1|memROM~16_combout\ $end
$var wire 1 @$ \RAM1|ram~15_q\ $end
$var wire 1 A$ \RAM1|ram~143_combout\ $end
$var wire 1 B$ \RAM1|ram~144_combout\ $end
$var wire 1 C$ \processador|decoderInstru1|Equal11~3_combout\ $end
$var wire 1 D$ \processador|decoderInstru1|saida[10]~4_combout\ $end
$var wire 1 E$ \processador|decoderInstru1|Equal11~4_combout\ $end
$var wire 1 F$ \processador|PC|DOUT\ [8] $end
$var wire 1 G$ \processador|PC|DOUT\ [7] $end
$var wire 1 H$ \processador|PC|DOUT\ [6] $end
$var wire 1 I$ \processador|PC|DOUT\ [5] $end
$var wire 1 J$ \processador|PC|DOUT\ [4] $end
$var wire 1 K$ \processador|PC|DOUT\ [3] $end
$var wire 1 L$ \processador|PC|DOUT\ [2] $end
$var wire 1 M$ \processador|PC|DOUT\ [1] $end
$var wire 1 N$ \processador|PC|DOUT\ [0] $end
$var wire 1 O$ \processador|REGA|DOUT\ [7] $end
$var wire 1 P$ \processador|REGA|DOUT\ [6] $end
$var wire 1 Q$ \processador|REGA|DOUT\ [5] $end
$var wire 1 R$ \processador|REGA|DOUT\ [4] $end
$var wire 1 S$ \processador|REGA|DOUT\ [3] $end
$var wire 1 T$ \processador|REGA|DOUT\ [2] $end
$var wire 1 U$ \processador|REGA|DOUT\ [1] $end
$var wire 1 V$ \processador|REGA|DOUT\ [0] $end
$var wire 1 W$ \processador|REG_RET|DOUT\ [8] $end
$var wire 1 X$ \processador|REG_RET|DOUT\ [7] $end
$var wire 1 Y$ \processador|REG_RET|DOUT\ [6] $end
$var wire 1 Z$ \processador|REG_RET|DOUT\ [5] $end
$var wire 1 [$ \processador|REG_RET|DOUT\ [4] $end
$var wire 1 \$ \processador|REG_RET|DOUT\ [3] $end
$var wire 1 ]$ \processador|REG_RET|DOUT\ [2] $end
$var wire 1 ^$ \processador|REG_RET|DOUT\ [1] $end
$var wire 1 _$ \processador|REG_RET|DOUT\ [0] $end
$var wire 1 `$ \processador|REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 a$ \processador|REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 b$ \processador|REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 c$ \processador|REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 d$ \processador|REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 e$ \processador|REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 f$ \processador|REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 g$ \processador|REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 h$ \processador|REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 i$ \processador|LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$var wire 1 j$ \processador|LOG_DESVIO|ALT_INV_comb~0_combout\ $end
$var wire 1 k$ \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 l$ \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 m$ \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 n$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 o$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 p$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 q$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 r$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 s$ \processador|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 t$ \processador|decoderInstru1|ALT_INV_Equal11~2_combout\ $end
$var wire 1 u$ \processador|decoderInstru1|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 v$ \processador|decoderInstru1|ALT_INV_Equal11~1_combout\ $end
$var wire 1 w$ \processador|decoderInstru1|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 x$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 y$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 z$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 {$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 |$ \processador|decoderInstru1|ALT_INV_Equal11~0_combout\ $end
$var wire 1 }$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ~$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 !% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 "% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 #% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 $% \processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 %% \processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 &% \processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 '% \processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 (% \processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 )% \processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 *% \processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 +% \processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ,% \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 -% \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 .% \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 /% \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 0% \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 1% \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 2% \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 3% \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 4% \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 5% \processador|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 6% \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 7% \processador|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 8% \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 9% \processador|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :% \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ;% \processador|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 <% \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 =% \processador|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 >% \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 ?% \processador|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 @% \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 A% \processador|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 B% \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 C% \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 D% \processador|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 E% \processador|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 F% \processador|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 G% \processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 H% \processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 I% \processador|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 J% \processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 K% \processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 L% \processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 M% \processador|REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 N% \processador|REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 O% \processador|REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 P% \processador|REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 Q% \processador|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 R% \processador|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 S% \processador|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 T% \processador|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 U% \processador|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 V% \processador|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 W% \processador|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 X% \processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 Y% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 Z% \processador|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 [% \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 \% \RAM1|ALT_INV_dado_out[3]~15_combout\ $end
$var wire 1 ]% \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 ^% \RAM1|ALT_INV_dado_out[2]~14_combout\ $end
$var wire 1 _% \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 `% \RAM1|ALT_INV_dado_out[1]~13_combout\ $end
$var wire 1 a% \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 b% \RAM1|ALT_INV_dado_out[0]~12_combout\ $end
$var wire 1 c% \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 d% \RAM1|ALT_INV_dado_out[7]~11_combout\ $end
$var wire 1 e% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 f% \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 g% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 h% \RAM1|ALT_INV_dado_out[6]~10_combout\ $end
$var wire 1 i% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 j% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 k% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 l% \RAM1|ALT_INV_dado_out[5]~9_combout\ $end
$var wire 1 m% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 n% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 o% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 p% \RAM1|ALT_INV_dado_out[4]~8_combout\ $end
$var wire 1 q% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 r% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 s% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 t% \processador|ULA1|ALT_INV_saida[3]~6_combout\ $end
$var wire 1 u% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 v% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 w% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 x% \processador|ULA1|ALT_INV_saida[2]~4_combout\ $end
$var wire 1 y% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 z% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 {% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 |% \processador|ULA1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 }% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 ~% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 !& \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 "& \processador|ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 #& \RAM1|ALT_INV_ram~144_combout\ $end
$var wire 1 $& \RAM1|ALT_INV_ram~143_combout\ $end
$var wire 1 %& \RAM1|ALT_INV_ram~15_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0*
0+
1,
08!
19!
x:!
1;!
1<!
1=!
1>!
1?!
1@!
xA!
0P!
0y!
1z!
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
xf"
1g"
xh"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
1r"
1s"
1t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
1.#
0/#
00#
01#
02#
03#
14#
05#
06#
07#
08#
19#
0:#
1;#
1<#
1=#
1>#
1?#
0@#
1A#
1B#
0C#
1D#
0E#
0F#
1G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
1\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
1d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
1m#
0n#
1o#
0p#
0q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
1'$
0($
1)$
0*$
1+$
1,$
0-$
0.$
0/$
10$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
1>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0i$
1j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
0x$
1y$
0z$
1{$
1|$
0}$
1~$
0!%
0"%
1#%
05%
16%
07%
18%
09%
1:%
0;%
1<%
0=%
1>%
0?%
1@%
0A%
1B%
0C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
0L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
0Y%
1Z%
0[%
0\%
0]%
0^%
0_%
0`%
1a%
0b%
1c%
0d%
1e%
1f%
1g%
0h%
1i%
1j%
1k%
0l%
1m%
1n%
1o%
0p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
0W
0X
0Y
1Z
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0{!
0|!
0}!
0~!
0!"
1""
1#"
1$"
0%"
z&"
z'"
z("
z)"
z*"
z+"
z,"
z-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
z!
z"
z#
z$
z%
z&
z'
z(
1-
0.
0/
00
01
02
03
14
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
1k
1l
0m
1n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
$end
#20000
0Z
0E!
0g"
1Y%
1i"
1k"
1L$
1M$
1u"
1K$
1_$
1*$
11$
0U%
0W%
0h$
01%
0V%
03%
02%
1q"
1($
0+$
0r"
0$#
0-#
0;#
1/$
0I%
1l$
1p$
1!%
1n$
1}$
0K%
0J%
1V!
1X!
1W!
0,$
0s"
0=#
0x"
0%#
0.#
0>#
0<#
0?$
1$!
1#!
1"!
1k$
1[%
1_%
1o$
1z$
1]%
1m$
1x$
0t"
0'$
0)$
00$
1i$
0""
0$"
0o!
0l!
0#"
1t"
1"#
1)$
10$
0l
0k
0j
0q
0n
#40000
1Z
1E!
1g"
0Y%
0i"
0k"
#60000
0Z
0E!
0g"
1Y%
1i"
1k"
1N$
1##
0X%
04%
0l"
1o"
1v"
1+$
0}$
0#%
1L%
1Y!
0($
1p"
0"#
1(#
1,$
1D$
1K%
1%!
0q"
1.$
0x$
0{$
0)$
1J%
1-$
0/$
12$
0t"
1I%
0j$
1n!
13$
1"#
00$
0H%
1p
#80000
1Z
1E!
1g"
0Y%
0i"
0k"
#100000
0Z
0E!
0g"
1Y%
1i"
1k"
0L$
0M$
0u"
0K$
0*$
01$
1U%
1W%
11%
1V%
13%
12%
1q"
0.$
1($
0p"
1w"
1~"
0+$
1r"
1/$
02$
0I%
0n$
1}$
0r$
0~$
0K%
0J%
0V!
0X!
0W!
03$
0q"
0/$
1'#
1!#
1@#
0,$
0D$
1E$
1s"
1=#
1I%
1J%
1H%
0$!
0#!
0"!
0]%
0m$
1x$
0a%
0q$
0y$
1'$
0-$
1j$
0i$
1#"
1m!
0n!
1%"
1t"
1m
1k
0p
1o
#120000
1Z
1E!
1g"
0Y%
0i"
0k"
#140000
0Z
0E!
0g"
1Y%
1i"
1k"
1L$
1u"
0V%
02%
1q"
0v"
1#%
0J%
1W!
1&#
0(#
0E$
1#!
1{$
0t$
0G#
1I#
1J#
0\#
1^#
1_#
0f#
1h#
0o#
1q#
0t#
1w#
0z#
1#$
1)#
1+#
0'$
1i$
0u$
06%
15%
08%
17%
0:%
19%
0<%
1;%
0t%
0>%
1=%
0|%
0B%
1A%
0m!
1q!
1U#
0"#
1)$
1s
0o
1r!
1t!
1v
1t
#160000
1Z
1E!
1g"
0Y%
0i"
0k"
#180000
0Z
0E!
0g"
1Y%
1i"
1k"
0N$
1M$
0##
1T$
1V$
1E#
1V#
1*$
0W%
0O%
0P%
0+%
0)%
1X%
03%
14%
1l"
0o"
0r"
1$#
0Q#
1[#
0B#
1H#
1F#
1T#
0($
1p"
0~"
1r$
1K%
0@%
1C%
1?%
0!%
1n$
0L%
1X!
1i!
1k!
0Y!
0q"
1.$
1G#
0I#
1S#
1\#
1($
0p"
1"#
0s"
0=#
1%#
0&#
1/#
0)$
0!#
0@#
0K%
0=%
1B%
0A%
1J%
0%!
1$!
1-!
1+!
1q"
0.$
0T#
1]#
1/$
1a%
1q$
0|$
1t$
0z$
1]%
1m$
0t"
1)$
0I%
1@%
0J%
0)#
0+#
0G#
1P#
1I#
0S#
0J#
0\#
1e#
0_#
1f#
0h#
1i#
1o#
0q#
1r#
1t#
1u#
0w#
1z#
1{#
0#$
10#
0/$
1t"
10$
1I%
16%
05%
18%
07%
1:%
09%
1<%
0;%
1t%
1=%
1|%
0B%
1A%
1u$
0%"
1x!
0q!
0#"
0f#
1n#
1T#
0]#
1Q#
0D#
0U#
1K#
1`#
0i#
0r#
0u#
0{#
00$
0?%
0@%
1;%
0m
0k
1z
0s
0^#
0o#
1s#
0r!
0t!
1U#
19%
1>%
0t#
1y#
0v
0t
0`#
17%
0z#
15%
#200000
1Z
1E!
1g"
0Y%
0i"
0k"
#220000
0Z
0E!
0g"
1Y%
1i"
1k"
1N$
1##
1W#
1@$
0%&
0{%
0X%
04%
0l"
1o"
0w"
0$#
1+$
1X#
1A$
0$&
0z%
0}$
1!%
1~$
1L%
1Y!
0($
1p"
0"#
0'#
0%#
0/#
1x#
1,$
1Y#
1B$
1K%
1%!
0q"
1.$
0#&
0y%
0x$
0v$
1|$
1z$
1y$
0)$
1J%
00#
1*#
1/$
0t"
0I%
0w$
1v!
0x!
04#
09#
1J#
0O#
1_#
0d#
0m#
0!$
10$
0z
1x
1d%
1p%
1\%
0t%
1`%
0|%
1l%
1h%
1-"
0,"
1+"
0*"
0)"
0("
0'"
0&"
1w!
1t#
0y#
1w#
1o#
0s#
1q#
1G#
0P#
0I#
1S#
1\#
0e#
1^#
1f#
0n#
1h#
1z#
1#$
1(
0'
1&
0%
0$
0#
0"
0!
1y
06%
05%
0<%
0;%
0>%
0=%
1B%
0A%
0:%
09%
08%
07%
0o#
0f#
0T#
1]#
0Q#
0t#
0z#
1u#
1r#
0K#
1`#
1i#
1{#
15%
17%
1?%
1@%
1;%
19%
0^#
1g#
0U#
1>%
0h#
1p#
0`#
1$$
1<%
0q#
1v#
0Z%
0i#
1:%
0w#
1"$
0r#
18%
0#$
0u#
16%
0{#
1%$
#240000
1Z
1E!
1g"
0Y%
0i"
0k"
#260000
0Z
0E!
0g"
1Y%
1i"
1k"
0N$
0L$
0M$
0u"
1K$
0##
1&$
0*$
11$
0U%
1W%
0s$
1X%
01%
1V%
13%
12%
14%
1l"
0o"
1q"
0.$
1($
0p"
1v"
1w"
0+$
1-#
0/$
12$
1I%
0p$
1}$
0~$
0#%
0K%
0J%
0L%
1V!
0X!
1y!
0Y!
0W!
13$
0q"
1/$
02$
0($
1"#
1t"
1)$
1(#
1'#
0x#
0,$
1E$
1.#
1>#
00$
1K%
0I%
1J%
0H%
0%!
0$!
0#!
1"!
1*
03$
0_%
0o$
1x$
1v$
0y$
0{$
14$
0t"
10$
0)$
1H%
0*#
1'$
0X#
0A$
04$
1$&
1z%
0i$
1w$
1$"
1m!
0v!
14#
19#
0J#
1O#
0_#
1d#
1m#
1!$
0"#
1)$
00$
0Y#
0B$
1l
0x
1o
1#&
1y%
0d%
0p%
0\%
1t%
0`%
1|%
0l%
0h%
z-"
z,"
z+"
z*"
z)"
z("
z'"
z&"
0w!
1t#
1w#
0"$
1o#
1q#
0v#
0G#
1P#
1I#
0S#
0\#
1e#
1^#
0g#
1f#
1h#
0p#
1z#
1#$
z(
z'
z&
z%
z$
z#
z"
z!
0y
06%
05%
0<%
0;%
0>%
1=%
0B%
1A%
0:%
09%
08%
07%
0q#
0h#
0f#
1n#
1T#
0]#
1Q#
0w#
0#$
1u#
1r#
1K#
1`#
1i#
1{#
16%
18%
0?%
0@%
1;%
1<%
1:%
0^#
0o#
1s#
0r#
0i#
1U#
0u#
0{#
19%
1>%
0t#
1y#
0`#
17%
0z#
15%
#280000
1Z
1E!
1g"
0Y%
0i"
0k"
#300000
0Z
0E!
0g"
1Y%
1i"
1k"
1M$
0K$
1*$
01$
1U%
0W%
11%
03%
1($
1~"
1$#
0-#
1;#
0/$
1I%
0l$
1p$
0!%
0r$
0K%
0V!
1X!
1!#
1@#
1%#
1C$
0E$
0.#
0>#
1<#
1?$
1$!
0"!
0k$
0[%
1_%
1o$
0z$
0a%
0q$
1"#
0)$
10$
1""
0$"
0m!
1p!
1%"
1m
0l
1j
1r
0o
#320000
1Z
1E!
1g"
0Y%
0i"
0k"
#340000
0Z
0E!
0g"
1Y%
1i"
1k"
1N$
0M$
1K$
1##
0*$
11$
0U%
1W%
0X%
01%
13%
04%
0l"
1o"
0($
0v"
0w"
0~"
0$#
0;#
1/$
0I%
1l$
1!%
1r$
1~$
1#%
1K%
1L%
1V!
0X!
1Y!
1($
0(#
0'#
0!#
0@#
0%#
0C$
0<#
0?$
0K%
1%!
0$!
1"!
1k$
1[%
1z$
1a%
1q$
1y$
1{$
0"#
1X#
1A$
0'$
00$
1i$
0$&
0z%
0""
0p!
0%"
1Y#
1B$
1)$
10$
0m
0j
0r
0#&
0y%
#360000
1Z
1E!
1g"
0Y%
0i"
0k"
#380000
0Z
0E!
0g"
1Y%
1i"
1k"
0N$
1M$
0##
1*$
0W%
1X%
03%
14%
1l"
0o"
1r"
0($
1p"
1w"
0~$
1K%
0n$
0L%
1X!
0Y!
1q"
1($
0p"
1"#
1s"
1=#
0)$
1&#
1'#
0K%
0J%
0%!
1$!
0q"
0y$
0t$
0]%
0m$
1t"
1)$
1J%
0Y#
0B$
1B#
1C#
0F#
1G#
0P#
0I#
1S#
1J#
1\#
0e#
1^#
1_#
1f#
0n#
1h#
1o#
0s#
1q#
1t#
0y#
1w#
1z#
1#$
1)#
1+#
0t"
0u$
06%
05%
08%
07%
0:%
09%
0<%
0;%
0t%
0>%
0=%
0|%
1B%
0A%
0"&
0C%
1#&
1y%
1q!
1#"
0z#
0t#
0o#
0f#
0T#
1]#
0Q#
0G#
0K#
1A%
1?%
1@%
1;%
19%
17%
15%
1s
1k
0^#
1g#
1r!
1t!
1>%
0h#
1p#
1v
1t
1<%
0q#
1v#
1:%
0w#
1"$
18%
0#$
16%
#400000
1Z
1E!
1g"
0Y%
0i"
0k"
#420000
0Z
0E!
0g"
1Y%
1i"
1k"
1N$
1##
0V$
0E#
1P%
1+%
0X%
04%
0l"
1o"
0w"
0r"
1+$
0B#
1C%
0}$
1n$
1~$
1L%
0k!
1Y!
0($
1p"
0"#
0'#
0s"
0=#
0&#
1x#
1,$
1K%
0-!
1%!
1q"
0x$
0v$
1t$
1]%
1m$
1y$
0)$
0J%
1Y#
1B$
1B#
0H#
0C#
1G#
1I#
0S#
0J#
0\#
1e#
1^#
0g#
0_#
1f#
1h#
0p#
1i#
1o#
1q#
0v#
1r#
1t#
1u#
1w#
0"$
1z#
1{#
1#$
0)#
1*#
0+#
1t"
0w$
1u$
06%
05%
08%
07%
0:%
09%
0<%
0;%
1t%
0>%
1=%
1|%
0B%
0A%
1"&
0C%
0#&
0y%
1v!
0q!
0#"
0#$
0w#
0q#
0h#
0f#
1n#
1T#
0]#
0I#
0$$
0%$
1D#
1K#
0U#
1`#
04#
09#
1J#
0O#
1_#
0d#
0m#
0!$
1B%
0@%
1;%
1<%
1:%
18%
16%
1x
0s
0k
0^#
0o#
1s#
1d%
1p%
1\%
0t%
1`%
0|%
1l%
1h%
1Z%
0r!
0,"
0*"
0)"
0("
0'"
0&"
1w!
0t!
1-"
1+"
0{#
0u#
0r#
1%$
0i#
1U#
0K#
19%
1>%
0%$
1w#
1o#
0s#
1q#
0G#
1I#
1\#
0e#
1^#
1f#
0n#
1h#
0z#
1#$
1y
0v
0t
1(
0'
1&
0%
0$
0#
0"
0!
0`#
06%
15%
0<%
0;%
0>%
0=%
0B%
1A%
0:%
09%
08%
0o#
0f#
0t#
1u#
1r#
1K#
1`#
1i#
1{#
17%
1;%
19%
#440000
1Z
1E!
1g"
0Y%
0i"
0k"
#460000
0Z
0E!
0g"
1Y%
1i"
1k"
0N$
1L$
0M$
1u"
0##
0&$
0*$
1W%
1s$
1X%
0V%
13%
02%
14%
1l"
0o"
0q"
1.$
1$#
1-#
1($
0p"
1v"
1w"
1~"
0+$
1}$
0r$
0~$
0#%
0K%
0p$
0!%
1J%
0L%
0X!
0y!
0Y!
1W!
1q"
0.$
0/$
12$
0($
1"#
0t"
1%#
1.#
1>#
1)$
1(#
1'#
1!#
1@#
0x#
0,$
1C$
1K%
1I%
0J%
0%!
0$!
1#!
0*
13$
1/$
02$
1x$
1v$
0a%
0q$
0y$
0{$
0_%
0o$
0z$
1t"
00$
0)$
0I%
0H%
0X#
0A$
0*#
03$
14$
10$
1H%
1w$
1$&
1z%
1p!
0v!
1%"
1$"
0Y#
0B$
14#
19#
0J#
1O#
0_#
1d#
1m#
1!$
04$
0x
1r
1m
1l
0d%
0p%
0\%
1t%
0`%
1|%
0l%
0h%
1#&
1y%
z-"
z,"
z+"
z*"
z)"
z("
z'"
z&"
0w!
1t#
0w#
1o#
0q#
1G#
0I#
0\#
1e#
0^#
1f#
0h#
1z#
0#$
z(
z'
z&
z%
z$
z#
z"
z!
0y
16%
05%
1<%
0;%
1>%
1=%
1B%
0A%
1:%
09%
18%
07%
0f#
1n#
0u#
0r#
0K#
0`#
0i#
0{#
1;%
0o#
1s#
19%
0t#
1y#
17%
0z#
15%
#480000
1Z
1E!
1g"
0Y%
0i"
0k"
#500000
0Z
0E!
0g"
1Y%
1i"
1k"
1N$
1##
0X%
04%
0l"
1o"
1r"
0$#
0-#
1;#
0l$
1p$
1!%
0n$
1L%
1Y!
1($
0"#
1s"
1=#
0%#
0C$
1E$
0.#
0>#
1<#
1?$
0K%
1%!
0k$
0[%
1_%
1o$
1z$
0]%
0m$
1)$
1'$
0i$
1""
0$"
1m!
0p!
1#"
1"#
0)$
0l
1k
1j
0r
1o
#520000
1Z
1E!
1g"
0Y%
0i"
0k"
#540000
0Z
0E!
0g"
1Y%
1i"
1k"
#560000
1Z
1E!
1g"
0Y%
0i"
0k"
#580000
0Z
0E!
0g"
1Y%
1i"
1k"
#600000
1Z
1E!
1g"
0Y%
0i"
0k"
#620000
0Z
0E!
0g"
1Y%
1i"
1k"
#640000
1Z
1E!
1g"
0Y%
0i"
0k"
#660000
0Z
0E!
0g"
1Y%
1i"
1k"
#680000
1Z
1E!
1g"
0Y%
0i"
0k"
#700000
0Z
0E!
0g"
1Y%
1i"
1k"
#720000
1Z
1E!
1g"
0Y%
0i"
0k"
#740000
0Z
0E!
0g"
1Y%
1i"
1k"
#760000
1Z
1E!
1g"
0Y%
0i"
0k"
#780000
0Z
0E!
0g"
1Y%
1i"
1k"
#800000
1Z
1E!
1g"
0Y%
0i"
0k"
#820000
0Z
0E!
0g"
1Y%
1i"
1k"
#840000
1Z
1E!
1g"
0Y%
0i"
0k"
#860000
0Z
0E!
0g"
1Y%
1i"
1k"
#880000
1Z
1E!
1g"
0Y%
0i"
0k"
#900000
0Z
0E!
0g"
1Y%
1i"
1k"
#920000
1Z
1E!
1g"
0Y%
0i"
0k"
#940000
0Z
0E!
0g"
1Y%
1i"
1k"
#960000
1Z
1E!
1g"
0Y%
0i"
0k"
#980000
0Z
0E!
0g"
1Y%
1i"
1k"
#1000000
