xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../platform/virtex6 -sd ../../../modules/position_calc/generated/virtex6 -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../platform/virtex6 -sd ../../../modules/position_calc/generated/virtex6 -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
xst -intstyle ise -ifn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.xst" -ofn "/home/aylons/projetos/dsp-cores/hdl/syn/ml605/bpm_dsp_example/bpm_dsp_example.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../modules/position_calc/generated/virtex6 -sd ../../../platform/virtex6/chipscope/icon_1_port -sd ../../../platform/virtex6/chipscope/icon_2_port -sd ../../../platform/virtex6/chipscope/ila -sd ../../../platform/virtex6/chipscope/vio -sd ../../../platform/virtex6/ip_cores -nt timestamp -uc /home/aylons/projetos/dsp-cores/hdl/top/ml605/bpm_dsp_example/dbe_bpm_dsp.ucf -p xc6vlx240t-ff1156-1 bpm_dsp_example.ngc bpm_dsp_example.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o bpm_dsp_example_map.ncd bpm_dsp_example.ngd bpm_dsp_example.pcf 
par -w -intstyle ise -ol high -mt off bpm_dsp_example_map.ncd bpm_dsp_example.ncd bpm_dsp_example.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o bpm_dsp_example.twr bpm_dsp_example.pcf 
bitgen -intstyle ise -f bpm_dsp_example.ut bpm_dsp_example.ncd 
