

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_167_10'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.802 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_10  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     186|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     186|     205|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_V_10_fu_192_p2         |         +|   0|  0|  12|           4|           2|
    |ret_fu_148_p2            |         +|   0|  0|  10|           3|           2|
    |addr_cmp6_fu_167_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_181_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_fu_138_p2    |      icmp|   0|  0|   9|           4|           1|
    |reuse_select7_fu_206_p3  |    select|   0|  0|  21|           1|          22|
    |reuse_select_fu_222_p3   |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 133|         142|         179|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |lhs_fu_50                |   9|          2|    4|          8|
    |reuse_addr_reg3_fu_34    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_42     |   9|          2|   64|        128|
    |reuse_reg2_fu_38         |   9|          2|   22|         44|
    |reuse_reg_fu_46          |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  179|        358|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp6_reg_284        |   1|   0|    1|          0|
    |addr_cmp_reg_294         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |lhs_fu_50                |   4|   0|    4|          0|
    |reuse_addr_reg3_fu_34    |  64|   0|   64|          0|
    |reuse_addr_reg_fu_42     |  64|   0|   64|          0|
    |reuse_reg2_fu_38         |  22|   0|   22|          0|
    |reuse_reg_fu_46          |  22|   0|   22|          0|
    |zext_ln573_3_reg_273     |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 186|   0|  246|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|i_V                      |   in|    4|     ap_none|                                     i_V|        scalar|
|x_real_6taps_V_address0  |  out|    3|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_ce0       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_we0       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_d0        |  out|   22|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_address1  |  out|    3|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_ce1       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_q1        |   in|   22|   ap_memory|                          x_real_6taps_V|         array|
|x_imag_6taps_V_address0  |  out|    3|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_ce0       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_we0       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_d0        |  out|   22|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_address1  |  out|    3|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_ce1       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_q1        |   in|   22|   ap_memory|                          x_imag_6taps_V|         array|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

