<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dense_int8.cpp:103:24" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" BundleName="gmem" VarName="output_scores" LoopLoc="dense_int8.cpp:103:24" LoopName="VITIS_LOOP_103_12" ParentFunc="dense_int8(float const*, float*)" Length="10" Direction="write" AccessID="output_scores3seq" OrigID="for.inc197.store.4" OrigAccess-DebugLoc="dense_int8.cpp:122:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="dense_int8.cpp:44:38" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="input_image" LoopLoc="dense_int8.cpp:44:38" LoopName="VITIS_LOOP_44_5" ParentFunc="dense_int8(float const*, float*)" OrigID="if.then.load.2" OrigAccess-DebugLoc="dense_int8.cpp:54:50" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="dense_int8.cpp:103:24" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output_scores" LoopLoc="dense_int8.cpp:103:24" LoopName="VITIS_LOOP_103_12" ParentFunc="dense_int8(float const*, float*)" OrigID="output_scores3seq" OrigAccess-DebugLoc="dense_int8.cpp:103:24" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="dense_int8.cpp:103:24" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_103_12' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="dense_int8.cpp:103:24" LoopName="VITIS_LOOP_103_12" Length="10" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>
