{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743035243839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743035243844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 00:27:23 2025 " "Processing started: Thu Mar 27 00:27:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743035243844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035243844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035243844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743035245719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743035245719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "output_files/output_files/synthesis/dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER " "Found entity 1: TOUCH_SPI_MASTER" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_LCD " "Found entity 1: RUBIKS_CUBE_STATE_LCD" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_master_improved.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_master_improved.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_MASTER_IMPROVED " "Found entity 1: LCD_SPI_MASTER_IMPROVED" {  } { { "LCD_SPI_MASTER_IMPROVED.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_MASTER_IMPROVED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_controller_rubik.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_controller_rubik.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_CONTROLLER_RUBIK " "Found entity 1: LCD_SPI_CONTROLLER_RUBIK" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rubiks_cube_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_rubiks_cube_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RUBIKS_CUBE_DISPLAY " "Found entity 1: LCD_RUBIKS_CUBE_DISPLAY" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_CONTROLLER " "Found entity 1: TOUCH_SPI_CONTROLLER" {  } { { "TOUCH_SPI_CONTROLLER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE " "Found entity 1: SQUARE_STATE" {  } { { "SQUARE_STATE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_calibration.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_calibration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_CALIBRATION " "Found entity 1: TOUCH_CALIBRATION" {  } { { "TOUCH_CALIBRATION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_choice_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file colour_choice_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOUR_CHOICE_LCD " "Found entity 1: COLOUR_CHOICE_LCD" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH " "Found entity 1: SQUARE_TOUCH" {  } { { "SQUARE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RUBIKS_CUBE_STATE_TOUCH.sv(94) " "Verilog HDL information at RUBIKS_CUBE_STATE_TOUCH.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743035253523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_TOUCH " "Found entity 1: RUBIKS_CUBE_STATE_TOUCH" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH_tb " "Found entity 1: SQUARE_TOUCH_tb" {  } { { "SQUARE_TOUCH_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER_tb " "Found entity 1: TOUCH_SPI_MASTER_tb" {  } { { "TOUCH_SPI_MASTER_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION " "Found entity 1: STEP_CONVERSION" {  } { { "STEP_CONVERSION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION_tb " "Found entity 1: STEP_CONVERSION_tb" {  } { { "STEP_CONVERSION_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB " "Found entity 1: OV7670_SCCB" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB_tb " "Found entity 1: OV7670_SCCB_tb" {  } { { "OV7670_SCCB_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT " "Found entity 1: OV7670_INIT" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT_tb " "Found entity 1: OV7670_INIT_tb" {  } { { "OV7670_INIT_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OV7670_Cam.sv(277) " "Verilog HDL information at OV7670_Cam.sv(277): always construct contains both blocking and non-blocking assignments" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 277 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743035253648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_Cam " "Found entity 1: OV7670_Cam" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ASYNC_FIFO.sv(42) " "Verilog HDL information at ASYNC_FIFO.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "ASYNC_FIFO.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743035253662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO " "Found entity 1: ASYNC_FIFO" {  } { { "ASYNC_FIFO.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_tb " "Found entity 1: ASYNC_FIFO_tb" {  } { { "ASYNC_FIFO_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SWITCH_DEBOUNCE " "Found entity 1: SWITCH_DEBOUNCE" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE.sv(57) " "Verilog HDL information at DETECT_SWITCH_EDGE.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743035253706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_switch_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_switch_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE " "Found entity 1: DETECT_SWITCH_EDGE" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinate_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file coordinate_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COORDINATE_COUNTER " "Found entity 1: COORDINATE_COUNTER" {  } { { "COORDINATE_COUNTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skid_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file skid_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER " "Found entity 1: SKID_BUFFER" {  } { { "SKID_BUFFER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skid_buffer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file skid_buffer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER_tb " "Found entity 1: SKID_BUFFER_tb" {  } { { "SKID_BUFFER_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE_NOISY.sv(49) " "Verilog HDL information at DETECT_SWITCH_EDGE_NOISY.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743035253763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_switch_edge_noisy.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_switch_edge_noisy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE_NOISY " "Found entity 1: DETECT_SWITCH_EDGE_NOISY" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_full_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo_full_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_FULL_FRAME " "Found entity 1: ASYNC_FIFO_FULL_FRAME" {  } { { "ASYNC_FIFO_FULL_FRAME.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_FULL_FRAME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_A FONT_a FONT_DEFINITION.sv(135) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(135): object \"FONT_A\" differs only in case from object \"FONT_a\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_B FONT_b FONT_DEFINITION.sv(136) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(136): object \"FONT_B\" differs only in case from object \"FONT_b\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_C FONT_c FONT_DEFINITION.sv(137) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(137): object \"FONT_C\" differs only in case from object \"FONT_c\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_D FONT_d FONT_DEFINITION.sv(138) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(138): object \"FONT_D\" differs only in case from object \"FONT_d\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_E FONT_e FONT_DEFINITION.sv(139) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(139): object \"FONT_E\" differs only in case from object \"FONT_e\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_F FONT_f FONT_DEFINITION.sv(140) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(140): object \"FONT_F\" differs only in case from object \"FONT_f\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_G FONT_g FONT_DEFINITION.sv(141) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(141): object \"FONT_G\" differs only in case from object \"FONT_g\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_H FONT_h FONT_DEFINITION.sv(142) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(142): object \"FONT_H\" differs only in case from object \"FONT_h\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_I FONT_i FONT_DEFINITION.sv(143) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(143): object \"FONT_I\" differs only in case from object \"FONT_i\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_J FONT_j FONT_DEFINITION.sv(144) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(144): object \"FONT_J\" differs only in case from object \"FONT_j\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_K FONT_k FONT_DEFINITION.sv(145) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(145): object \"FONT_K\" differs only in case from object \"FONT_k\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_L FONT_l FONT_DEFINITION.sv(146) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(146): object \"FONT_L\" differs only in case from object \"FONT_l\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_M FONT_m FONT_DEFINITION.sv(147) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(147): object \"FONT_M\" differs only in case from object \"FONT_m\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 147 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_N FONT_n FONT_DEFINITION.sv(148) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(148): object \"FONT_N\" differs only in case from object \"FONT_n\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_O FONT_o FONT_DEFINITION.sv(149) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(149): object \"FONT_O\" differs only in case from object \"FONT_o\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_P FONT_p FONT_DEFINITION.sv(150) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(150): object \"FONT_P\" differs only in case from object \"FONT_p\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Q FONT_q FONT_DEFINITION.sv(151) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(151): object \"FONT_Q\" differs only in case from object \"FONT_q\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_R FONT_r FONT_DEFINITION.sv(152) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(152): object \"FONT_R\" differs only in case from object \"FONT_r\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_S FONT_s FONT_DEFINITION.sv(153) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(153): object \"FONT_S\" differs only in case from object \"FONT_s\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_T FONT_t FONT_DEFINITION.sv(154) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(154): object \"FONT_T\" differs only in case from object \"FONT_t\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_U FONT_u FONT_DEFINITION.sv(155) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(155): object \"FONT_U\" differs only in case from object \"FONT_u\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_V FONT_v FONT_DEFINITION.sv(156) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(156): object \"FONT_V\" differs only in case from object \"FONT_v\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_W FONT_w FONT_DEFINITION.sv(157) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(157): object \"FONT_W\" differs only in case from object \"FONT_w\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_X FONT_x FONT_DEFINITION.sv(158) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(158): object \"FONT_X\" differs only in case from object \"FONT_x\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Y FONT_y FONT_DEFINITION.sv(159) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(159): object \"FONT_Y\" differs only in case from object \"FONT_y\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Z FONT_z FONT_DEFINITION.sv(160) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(160): object \"FONT_Z\" differs only in case from object \"FONT_z\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743035253795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_definition.sv 1 0 " "Found 1 design units, including 0 entities, in source file font_definition.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FONT_DEFINITION (SystemVerilog) " "Found design unit 1: FONT_DEFINITION (SystemVerilog)" {  } { { "FONT_DEFINITION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file text_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEXT_GENERATOR " "Found entity 1: TEXT_GENERATOR" {  } { { "TEXT_GENERATOR.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TEXT_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file letter_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LETTER_GENERATOR " "Found entity 1: LETTER_GENERATOR" {  } { { "LETTER_GENERATOR.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LETTER_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_generator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file text_generator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEXT_GENERATOR_tb " "Found entity 1: TEXT_GENERATOR_tb" {  } { { "TEXT_GENERATOR_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TEXT_GENERATOR_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp2807_colours.sv 1 0 " "Found 1 design units, including 0 entities, in source file msp2807_colours.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSP2807_COLOURS (SystemVerilog) " "Found design unit 1: MSP2807_COLOURS (SystemVerilog)" {  } { { "MSP2807_COLOURS.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/MSP2807_COLOURS.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_filter_rgb565.sv 1 1 " "Found 1 design units, including 1 entities, in source file sobel_filter_rgb565.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565 " "Found entity 1: SOBEL_FILTER_RGB565" {  } { { "SOBEL_FILTER_RGB565.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_filter_rgb565_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sobel_filter_rgb565_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565_tb " "Found entity 1: SOBEL_FILTER_RGB565_tb" {  } { { "SOBEL_FILTER_RGB565_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harris_corner_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file harris_corner_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HARRIS_CORNER_DETECTOR " "Found entity 1: HARRIS_CORNER_DETECTOR" {  } { { "HARRIS_CORNER_DETECTOR.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mem/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/mem/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "ip/mem/mem.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/mem/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harris_corner_detector_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file harris_corner_detector_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HARRIS_CORNER_DETECTOR_V2 " "Found entity 1: HARRIS_CORNER_DETECTOR_V2" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_filter_rgb565_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sobel_filter_rgb565_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565_V2 " "Found entity 1: SOBEL_FILTER_RGB565_V2" {  } { { "SOBEL_FILTER_RGB565_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_frame_buffer_corner_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_frame_buffer_corner_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FRAME_BUFFER_CORNER_DETECTION " "Found entity 1: ASYNC_FRAME_BUFFER_CORNER_DETECTION" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinate_average.sv 1 1 " "Found 1 design units, including 1 entities, in source file coordinate_average.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COORDINATE_AVERAGE " "Found entity 1: COORDINATE_AVERAGE" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035253985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035253985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_state_movable.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_state_movable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE_MOVABLE " "Found entity 1: SQUARE_STATE_MOVABLE" {  } { { "SQUARE_STATE_MOVABLE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE_MOVABLE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035254001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035254001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "track_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file track_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TRACK_OBJECT " "Found entity 1: TRACK_OBJECT" {  } { { "TRACK_OBJECT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TRACK_OBJECT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035254018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035254018 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(70) " "Verilog HDL Expression warning at CORNER_TEST.sv(70): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254025 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(72) " "Verilog HDL Expression warning at CORNER_TEST.sv(72): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(75) " "Verilog HDL Expression warning at CORNER_TEST.sv(75): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(77) " "Verilog HDL Expression warning at CORNER_TEST.sv(77): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(79) " "Verilog HDL Expression warning at CORNER_TEST.sv(79): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(81) " "Verilog HDL Expression warning at CORNER_TEST.sv(81): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(82) " "Verilog HDL Expression warning at CORNER_TEST.sv(82): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(84) " "Verilog HDL Expression warning at CORNER_TEST.sv(84): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743035254026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corner_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file corner_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CORNER_TEST " "Found entity 1: CORNER_TEST" {  } { { "CORNER_TEST.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035254035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035254035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/multiplier/mult_9x9_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/multiplier/mult_9x9_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9x9_signed " "Found entity 1: mult_9x9_signed" {  } { { "output_files/Multiplier/mult_9x9_signed.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/Multiplier/mult_9x9_signed.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035254052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035254052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_RUBIKS_CUBE_DISPLAY " "Elaborating entity \"LCD_RUBIKS_CUBE_DISPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743035254495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding none LCD_RUBIKS_CUBE_DISPLAY.sv(305) " "Invalid value \"none\" for synthesis attribute \"syn_encoding\" at LCD_RUBIKS_CUBE_DISPLAY.sv(305)" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 305 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035254496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:u0 " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:u0\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "u0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254787 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035254787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035254835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035254835 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035254835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255103 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035255103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_d7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035255212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035255212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "rst_controller" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP_CONVERSION STEP_CONVERSION:convert " "Elaborating entity \"STEP_CONVERSION\" for hierarchy \"STEP_CONVERSION:convert\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "convert" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "pll_inst" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125 " "Parameter \"clk2_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 104167 " "Parameter \"clk3_phase_shift\" = \"104167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035255507 ""}  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035255507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035255605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035255605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE SWITCH_DEBOUNCE:vsync_debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"SWITCH_DEBOUNCE:vsync_debounce\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "vsync_debounce" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE DETECT_SWITCH_EDGE:sw0_det " "Elaborating entity \"DETECT_SWITCH_EDGE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "sw0_det" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce\"" {  } { { "DETECT_SWITCH_EDGE.sv" "debounce" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_LCD RUBIKS_CUBE_STATE_LCD:cube " "Elaborating entity \"RUBIKS_CUBE_STATE_LCD\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cube" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035255997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_CONTROLLER_RUBIK LCD_SPI_CONTROLLER_RUBIK:lcd " "Elaborating entity \"LCD_SPI_CONTROLLER_RUBIK\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "lcd" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COORDINATE_COUNTER LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords " "Elaborating entity \"COORDINATE_COUNTER\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "coords" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_MASTER_IMPROVED LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi " "Elaborating entity \"LCD_SPI_MASTER_IMPROVED\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "spi" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_CONTROLLER TOUCH_SPI_CONTROLLER:touch " "Elaborating entity \"TOUCH_SPI_CONTROLLER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256371 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding none TOUCH_SPI_CONTROLLER.sv(45) " "Invalid value \"none\" for synthesis attribute \"syn_encoding\" at TOUCH_SPI_CONTROLLER.sv(45)" {  } { { "TOUCH_SPI_CONTROLLER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 45 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035256371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_MASTER TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch " "Elaborating entity \"TOUCH_SPI_MASTER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch\"" {  } { { "TOUCH_SPI_CONTROLLER.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_CALIBRATION TOUCH_CALIBRATION:calibration " "Elaborating entity \"TOUCH_CALIBRATION\" for hierarchy \"TOUCH_CALIBRATION:calibration\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "calibration" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOUR_CHOICE_LCD COLOUR_CHOICE_LCD:colour_choice " "Elaborating entity \"COLOUR_CHOICE_LCD\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "colour_choice" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256465 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "COLOUR_CHOICE_LCD.sv(107) " "Verilog HDL Case Statement information at COLOUR_CHOICE_LCD.sv(107): all case item expressions in this case statement are onehot" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743035256467 "|LCD_RUBIKS_CUBE_DISPLAY|COLOUR_CHOICE_LCD:colour_choice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq00" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq01" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq02" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch " "Elaborating entity \"RUBIKS_CUBE_STATE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "state_touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035256999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASYNC_FRAME_BUFFER_CORNER_DETECTION ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer " "Elaborating entity \"ASYNC_FRAME_BUFFER_CORNER_DETECTION\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "frame_buffer" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(84) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(84): truncated value with size 32 to match size of target (15)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035257491 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(85) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(85): truncated value with size 32 to match size of target (15)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035257492 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(87) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035257492 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(88) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035257492 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HARRIS_CORNER_DETECTOR_V2 ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection " "Elaborating entity \"HARRIS_CORNER_DETECTOR_V2\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "corner_detection" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035257951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_pixel HARRIS_CORNER_DETECTOR_V2.sv(160) " "Verilog HDL or VHDL warning at HARRIS_CORNER_DETECTOR_V2.sv(160): object \"output_pixel\" assigned a value but never read" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743035257952 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|HARRIS_CORNER_DETECTOR_V2:corner_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOBEL_FILTER_RGB565_V2 ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|SOBEL_FILTER_RGB565_V2:edge0 " "Elaborating entity \"SOBEL_FILTER_RGB565_V2\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|SOBEL_FILTER_RGB565_V2:edge0\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "edge0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRACK_OBJECT ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track " "Elaborating entity \"TRACK_OBJECT\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "track" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE_MOVABLE ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\|SQUARE_STATE_MOVABLE:sq " "Elaborating entity \"SQUARE_STATE_MOVABLE\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\|SQUARE_STATE_MOVABLE:sq\"" {  } { { "TRACK_OBJECT.sv" "sq" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TRACK_OBJECT.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COORDINATE_AVERAGE ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg " "Elaborating entity \"COORDINATE_AVERAGE\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "avg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 9 COORDINATE_AVERAGE.sv(153) " "Verilog HDL assignment warning at COORDINATE_AVERAGE.sv(153): truncated value with size 21 to match size of target (9)" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035258120 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 COORDINATE_AVERAGE.sv(154) " "Verilog HDL assignment warning at COORDINATE_AVERAGE.sv(154): truncated value with size 21 to match size of target (8)" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743035258120 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE_NOISY ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det " "Elaborating entity \"DETECT_SWITCH_EDGE_NOISY\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\"" {  } { { "COORDINATE_AVERAGE.sv" "rst_det" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_Cam OV7670_Cam:cam " "Elaborating entity \"OV7670_Cam\" for hierarchy \"OV7670_Cam:cam\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_INIT OV7670_Cam:cam\|OV7670_INIT:cam_init " "Elaborating entity \"OV7670_INIT\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\"" {  } { { "OV7670_Cam.sv" "cam_init" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258197 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 OV7670_INIT.sv(141) " "Net \"INIT_SEQ.data_a\" at OV7670_INIT.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743035258201 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 OV7670_INIT.sv(141) " "Net \"INIT_SEQ.waddr_a\" at OV7670_INIT.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743035258201 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 OV7670_INIT.sv(141) " "Net \"INIT_SEQ.we_a\" at OV7670_INIT.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743035258201 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_SCCB OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam " "Elaborating entity \"OV7670_SCCB\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\"" {  } { { "OV7670_INIT.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035258217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vl14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vl14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vl14 " "Found entity 1: altsyncram_vl14" {  } { { "db/altsyncram_vl14.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/altsyncram_vl14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035261395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035261395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035262086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035262086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035262442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035262442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6sh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6sh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6sh " "Found entity 1: cntr_6sh" {  } { { "db/cntr_6sh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_6sh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035262751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035262751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035262859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035262859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_cki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035263090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035263090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrh " "Found entity 1: cntr_mrh" {  } { { "db/cntr_mrh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_mrh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035263439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035263439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035263549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035263549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035263779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035263779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035263890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035263890 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035264757 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743035264858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.27.00:27:47 Progress: Loading sldcd96c5de/alt_sld_fab_wrapper_hw.tcl " "2025.03.27.00:27:47 Progress: Loading sldcd96c5de/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035267902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035270211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035270327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035273504 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743035274196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd96c5de/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcd96c5de/alt_sld_fab.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/ip/sldcd96c5de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035274808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035274808 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 78 C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif " "Memory depth (128) in the design file differs from memory depth (78) in the Memory Initialization File \"C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1743035278848 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743035278893 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743035278893 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743035278893 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743035278894 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743035278894 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ " "RAM logic \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ\" is uninferred because MIF is not supported for the selected family" {  } { { "OV7670_INIT.sv" "INIT_SEQ" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 141 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1743035278894 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743035278894 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743035282672 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743035282672 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "100 " "Inferred 100 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod0\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div0\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult88\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult88" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult89\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult89" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 400 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult87\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult87" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 398 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div0\"" {  } { { "COORDINATE_AVERAGE.sv" "Div0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div1\"" {  } { { "COORDINATE_AVERAGE.sv" "Div1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult84\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult84" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult83\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult83" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult86\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult86" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult85\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult85" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult82\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult82" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 388 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult81\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult81" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 388 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod2\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div2\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult38\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult11\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult65\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult65" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 364 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult47\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 340 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult20\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult74\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult74" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 374 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult29\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 320 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult2\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 286 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult56\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult56" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 354 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult37\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult36\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult44\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult43\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 335 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult10\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult9\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 294 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult17\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 302 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult16\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 301 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult64\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult64" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 363 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult63\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult63" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 362 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult71\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult71" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 370 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult70\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult70" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 369 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult46\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 339 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult45\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 338 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult53\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult52\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 345 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult19\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 305 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult18\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 304 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult26\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 312 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult25\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 311 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult73\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult73" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 373 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult72\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult72" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult80\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult80" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 380 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult79\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult79" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 379 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult28\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 319 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult27\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 318 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult35\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 326 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult34\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 325 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult1\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 285 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult0\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 284 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult8\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 292 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult7\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 291 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult55\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult55" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 353 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult54\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult54" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 352 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult62\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult62" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 360 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult61\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult61" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 359 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult42\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult41\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 333 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult40\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 332 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult39\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 331 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult15\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 300 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult14\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult13\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 298 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult12\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult69\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult69" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 368 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult68\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult68" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 367 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult67\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult67" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 366 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult66\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult66" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 365 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult51\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 344 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult50\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult49\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult48\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 341 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult24\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 310 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult23\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 309 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult22\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 308 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult21\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult78\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult78" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 378 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult77\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult77" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 377 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult76\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult76" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 376 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult75\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult75" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 375 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult33\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 324 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult32\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 323 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult31\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult30\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult6\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 290 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult5\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult4\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 288 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult3\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult60\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult60" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 358 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult59\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult59" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 357 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult58\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult58" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 356 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult57\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult57" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 355 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035282678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743035282678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035282747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15360 " "Parameter \"NUMWORDS_A\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 15360 " "Parameter \"NUMWORDS_B\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035282747 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035282747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igd1 " "Found entity 1: altsyncram_igd1" {  } { { "db/altsyncram_igd1.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/altsyncram_igd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035282865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035282865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035282969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035282969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_24b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_24b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_24b " "Found entity 1: mux_24b" {  } { { "db/mux_24b.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/mux_24b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035283087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035283087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035283856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035283856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035283856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035283856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035283856 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035283856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_anl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035283953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035283953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035284464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284464 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035284464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035284734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035284734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035284904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035284904 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035284904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ml.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1ml.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ml " "Found entity 1: lpm_divide_1ml" {  } { { "db/lpm_divide_1ml.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_1ml.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035285003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035285003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035285083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035285083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_aie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035285181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035285181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035285592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035285592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035285592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035285592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035285592 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035285592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035285688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035285688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035286301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286301 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035286301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ngs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ngs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ngs " "Found entity 1: mult_ngs" {  } { { "db/mult_ngs.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/mult_ngs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035286411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035286411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0\"" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035286666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035286666 ""}  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035286666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_9vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035286763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035286763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035286845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035286845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_0le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035286949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035286949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1\"" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035287150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287150 ""}  } { { "COORDINATE_AVERAGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035287150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035287385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035287385 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035287385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_igs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_igs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_igs " "Found entity 1: mult_igs" {  } { { "db/mult_igs.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/mult_igs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035287495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035287495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035288396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743035288396 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743035288396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1es.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1es.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1es " "Found entity 1: mult_1es" {  } { { "db/mult_1es.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/mult_1es.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743035288503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035288503 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1272 " "Ignored 1272 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1272 " "Ignored 1272 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1743035296084 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1743035296084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 19 -1 0 } } { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 11 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 89 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 195 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743035296157 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743035296157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_PWRN GND " "Pin \"c_PWRN\" is stuck at GND" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743035302880 "|LCD_RUBIKS_CUBE_DISPLAY|c_PWRN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743035302880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035303154 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OV7670_Cam:cam\|skip_pixel\[0\] High " "Register OV7670_Cam:cam\|skip_pixel\[0\] will power up to High" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743035303356 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1743035303356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743035306818 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743035306859 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1743035306859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg " "Generated suppressed messages file C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035307304 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 59 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1743035311197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743035311321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743035311321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11317 " "Implemented 11317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10949 " "Implemented 10949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_RAMS" "173 " "Implemented 173 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1743035311975 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "144 " "Implemented 144 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743035311975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743035311975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743035312055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 00:28:32 2025 " "Processing ended: Thu Mar 27 00:28:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743035312055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743035312055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743035312055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743035312055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743035313593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743035313597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 00:28:32 2025 " "Processing started: Thu Mar 27 00:28:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743035313597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743035313597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743035313597 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1743035313843 ""}
{ "Info" "0" "" "Project  = RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Project  = RUBIKS_CUBE_DISPLAY_INPUT" 0 0 "Fitter" 0 0 1743035313843 ""}
{ "Info" "0" "" "Revision = RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Revision = RUBIKS_CUBE_DISPLAY_INPUT" 0 0 "Fitter" 0 0 1743035313843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743035314171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743035314171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RUBIKS_CUBE_DISPLAY_INPUT 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"RUBIKS_CUBE_DISPLAY_INPUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743035314244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743035314283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743035314283 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743035314332 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743035314332 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743035314332 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 125 30 104063 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 30 degrees (104063 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743035314332 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743035314332 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1743035314332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743035314526 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743035314545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743035315433 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 34319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743035315447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 34321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743035315447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 34323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743035315447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 34325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743035315447 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743035315447 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743035315447 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743035315447 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743035315447 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743035315447 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743035315451 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743035316159 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743035317604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743035317604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1743035317604 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1743035317604 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/output_files/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/output_files/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1743035317632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock MAX10_CLK1_50 " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[10\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[10\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[0\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[0\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035317672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743035317672 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743035317673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1743035317673 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1743035317704 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035317704 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1743035317704 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1743035317704 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743035317704 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1743035317704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 34291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk  " "Automatically promoted node LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.01~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.01~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector0~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector0~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.11~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.11~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 20669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector1~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector1~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 26376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318347 ""}  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "Automatically promoted node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 10962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~5 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~5" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~6 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~6" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 26765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318348 ""}  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte  " "Automatically promoted node LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~1 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~1" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~2 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~2" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~3 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~3" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~1 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~1" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~4 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~4" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~5 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~5" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~6 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~6" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data~9 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data~9" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~4 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~4" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1743035318348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318348 ""}  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse  " "Automatically promoted node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 33709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 33734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 32243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 32689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|pos_edge_pulse  " "Automatically promoted node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|pos_edge_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|cam_rst_n  " "Automatically promoted node OV7670_Cam:cam\|cam_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|Selector0~0 " "Destination node OV7670_Cam:cam\|Selector0~0" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_corner  " "Automatically promoted node rst_corner " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector30~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector30~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SWITCH_DEBOUNCE:vsync_debounce\|sw_out  " "Automatically promoted node SWITCH_DEBOUNCE:vsync_debounce\|sw_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SWITCH_DEBOUNCE:vsync_debounce\|sw_out~5 " "Destination node SWITCH_DEBOUNCE:vsync_debounce\|sw_out~5" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SWITCH_DEBOUNCE:vsync_debounce\|always0~0 " "Destination node SWITCH_DEBOUNCE:vsync_debounce\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector29~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector29~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_corner " "Destination node rst_corner" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|skip_pixel\[1\]~0 " "Destination node OV7670_Cam:cam\|skip_pixel\[1\]~0" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|skip_pixel\[0\]~1 " "Destination node OV7670_Cam:cam\|skip_pixel\[0\]~1" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.11~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.11~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.01~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.01~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector1~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector1~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector0~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector0~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 20670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743035318349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1743035318349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743035318349 ""}  } { { "SWITCH_DEBOUNCE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 14 0 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH_DEBOUNCE:vsync_debounce\|sw_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318350 ""}  } { { "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|skip_pixel\[1\]~0  " "Automatically promoted node OV7670_Cam:cam\|skip_pixel\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743035318350 ""}  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743035318350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743035319231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743035319236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743035319236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743035319245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743035319253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743035319262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743035319456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743035319461 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743035319461 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743035320212 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743035320226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743035321511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743035322388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743035322509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743035324197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743035324197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743035325503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743035328601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743035328601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743035328987 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1743035328987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743035328987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743035328991 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743035329287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743035329354 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1743035329354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743035331334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743035331338 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1743035331338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743035333272 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743035334678 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1743035335692 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_SDATA 3.3-V LVTTL AB3 " "Pin c_SDATA uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_SDATA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_SDATA" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL B12 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL C10 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL D12 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL A12 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL C12 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL B14 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL F15 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL A14 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL C11 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL A13 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_VSYNC_noisy 3.3-V LVTTL Y4 " "Pin c_VSYNC_noisy uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_VSYNC_noisy } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_VSYNC_noisy" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3 V Schmitt Trigger B8 " "Pin rst_n uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_PCLK 3.3-V LVTTL Y5 " "Pin c_PCLK uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_PCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_PCLK" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_HREF 3.3-V LVTTL AA5 " "Pin c_HREF uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_HREF } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_HREF" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_irq 3.3-V LVTTL AB13 " "Pin t_irq uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { t_irq } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_irq" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_sdo 3.3-V LVTTL W12 " "Pin t_sdo uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { t_sdo } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_sdo" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[1\] 3.3-V LVTTL W9 " "Pin c_DOUT\[1\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[2\] 3.3-V LVTTL V8 " "Pin c_DOUT\[2\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[3\] 3.3-V LVTTL W8 " "Pin c_DOUT\[3\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[0\] 3.3-V LVTTL V9 " "Pin c_DOUT\[0\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[5\] 3.3-V LVTTL W7 " "Pin c_DOUT\[5\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[6\] 3.3-V LVTTL W6 " "Pin c_DOUT\[6\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[7\] 3.3-V LVTTL V5 " "Pin c_DOUT\[7\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[4\] 3.3-V LVTTL V7 " "Pin c_DOUT\[4\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743035335727 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1743035335727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg " "Generated suppressed messages file C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743035336129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6181 " "Peak virtual memory: 6181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743035338269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 00:28:58 2025 " "Processing ended: Thu Mar 27 00:28:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743035338269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743035338269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743035338269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743035338269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743035339312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743035339317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 00:28:59 2025 " "Processing started: Thu Mar 27 00:28:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743035339317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743035339317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743035339317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743035340068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743035341967 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743035342062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743035342580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 00:29:02 2025 " "Processing ended: Thu Mar 27 00:29:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743035342580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743035342580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743035342580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743035342580 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743035343221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743035344057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743035344062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 00:29:03 2025 " "Processing started: Thu Mar 27 00:29:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743035344062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035344062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035344062 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1743035344313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346206 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743035346788 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1743035346788 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1743035346788 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346788 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/output_files/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/output_files/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346815 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346851 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock MAX10_CLK1_50 " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346851 "|LCD_RUBIKS_CUBE_DISPLAY|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346851 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[0\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[0\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346851 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346852 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346852 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035346852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346852 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743035346852 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346852 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035346871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035346871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035346871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035346871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035346871 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346871 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035346871 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035346871 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346871 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1743035346871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743035346886 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1743035346892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.382 " "Worst-case setup slack is 45.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.382               0.000 altera_reserved_tck  " "   45.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 altera_reserved_tck  " "    0.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.277 " "Worst-case recovery slack is 94.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.277               0.000 altera_reserved_tck  " "   94.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.354 " "Worst-case removal slack is 1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354               0.000 altera_reserved_tck  " "    1.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.494 " "Worst-case minimum pulse width slack is 49.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 altera_reserved_tck  " "   49.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035346918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346918 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.963 ns " "Worst Case Available Settling Time: 342.963 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035346931 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743035346935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346963 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035346964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349053 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock MAX10_CLK1_50 " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[0\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[0\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349342 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743035349343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349343 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349346 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349346 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349346 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349346 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349346 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349346 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035349346 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035349346 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.794 " "Worst-case setup slack is 45.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.794               0.000 altera_reserved_tck  " "   45.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 altera_reserved_tck  " "    0.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.843 " "Worst-case recovery slack is 94.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.843               0.000 altera_reserved_tck  " "   94.843               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.256 " "Worst-case removal slack is 1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 altera_reserved_tck  " "    1.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.509 " "Worst-case minimum pulse width slack is 49.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.509               0.000 altera_reserved_tck  " "   49.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.594 ns " "Worst Case Available Settling Time: 343.594 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349394 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349394 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743035349398 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349637 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock MAX10_CLK1_50 " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349637 "|LCD_RUBIKS_CUBE_DISPLAY|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[6\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349637 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[0\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[0\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349637 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349637 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|x_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349638 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743035349638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349638 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743035349638 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349638 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743035349641 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349641 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035349641 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1743035349641 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.982 " "Worst-case setup slack is 47.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.982               0.000 altera_reserved_tck  " "   47.982               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 altera_reserved_tck  " "    0.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.949 " "Worst-case recovery slack is 96.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.949               0.000 altera_reserved_tck  " "   96.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.631 " "Worst-case removal slack is 0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 altera_reserved_tck  " "    0.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.393 " "Worst-case minimum pulse width slack is 49.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.393               0.000 altera_reserved_tck  " "   49.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743035349662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349662 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.923 ns " "Worst Case Available Settling Time: 346.923 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743035349675 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035349675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035350245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035350246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743035350334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 00:29:10 2025 " "Processing ended: Thu Mar 27 00:29:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743035350334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743035350334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743035350334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035350334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743035351348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743035351353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 00:29:11 2025 " "Processing started: Thu Mar 27 00:29:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743035351353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743035351353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743035351353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1743035352958 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1743035353458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RUBIKS_CUBE_DISPLAY_INPUT.vo C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/ simulation " "Generated file RUBIKS_CUBE_DISPLAY_INPUT.vo in folder \"C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743035355015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743035355985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 00:29:15 2025 " "Processing ended: Thu Mar 27 00:29:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743035355985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743035355985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743035355985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743035355985 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743035356660 ""}
