 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : RipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 20:38:58 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.20 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.20 f
  FA3/U2/ZN (INVX0)                        0.10       3.30 r
  FA3/U1/QN (NAND2X0)                      0.11       3.42 f
  FA3/Cout (FullAdder_0)                   0.00       3.42 f
  COUT (out)                               0.00       3.42 f
  data arrival time                                   3.42

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.34


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.55 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 f
  FA2/U1/Q (OR2X1)                         0.24       2.79 f
  FA2/Cout (FullAdder_1)                   0.00       2.79 f
  FA3/Cin (FullAdder_0)                    0.00       2.79 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.20 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.20 f
  FA3/U2/ZN (INVX0)                        0.10       3.30 r
  FA3/U1/QN (NAND2X0)                      0.11       3.41 f
  FA3/Cout (FullAdder_0)                   0.00       3.41 f
  COUT (out)                               0.00       3.41 f
  data arrival time                                   3.41

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.33


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.19 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.19 r
  FA3/U2/ZN (INVX0)                        0.10       3.30 f
  FA3/U1/QN (NAND2X0)                      0.10       3.39 r
  FA3/Cout (FullAdder_0)                   0.00       3.39 r
  COUT (out)                               0.00       3.39 r
  data arrival time                                   3.39

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.31


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.53 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 f
  FA2/U1/Q (OR2X1)                         0.24       2.77 f
  FA2/Cout (FullAdder_1)                   0.00       2.77 f
  FA3/Cin (FullAdder_0)                    0.00       2.77 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.18 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.18 f
  FA3/U2/ZN (INVX0)                        0.10       3.28 r
  FA3/U1/QN (NAND2X0)                      0.11       3.39 f
  FA3/Cout (FullAdder_0)                   0.00       3.39 f
  COUT (out)                               0.00       3.39 f
  data arrival time                                   3.39

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.31


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.55 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.19 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.19 r
  FA3/U2/ZN (INVX0)                        0.10       3.29 f
  FA3/U1/QN (NAND2X0)                      0.10       3.39 r
  FA3/Cout (FullAdder_0)                   0.00       3.39 r
  COUT (out)                               0.00       3.39 r
  data arrival time                                   3.39

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.31


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.52 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.52 f
  FA2/U1/Q (OR2X1)                         0.24       2.76 f
  FA2/Cout (FullAdder_1)                   0.00       2.76 f
  FA3/Cin (FullAdder_0)                    0.00       2.76 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.76 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.17 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.17 f
  FA3/U2/ZN (INVX0)                        0.10       3.27 r
  FA3/U1/QN (NAND2X0)                      0.11       3.38 f
  FA3/Cout (FullAdder_0)                   0.00       3.38 f
  COUT (out)                               0.00       3.38 f
  data arrival time                                   3.38

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.30


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.38 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.38 r
  FA3/S (FullAdder_0)                      0.00       3.38 r
  SUM[3] (out)                             0.00       3.38 r
  data arrival time                                   3.38

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.30


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.55 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 f
  FA2/U1/Q (OR2X1)                         0.24       2.79 f
  FA2/Cout (FullAdder_1)                   0.00       2.79 f
  FA3/Cin (FullAdder_0)                    0.00       2.79 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.37 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.37 r
  FA3/S (FullAdder_0)                      0.00       3.37 r
  SUM[3] (out)                             0.00       3.37 r
  data arrival time                                   3.37

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.29


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.16 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.16 r
  FA3/U2/ZN (INVX0)                        0.10       3.27 f
  FA3/U1/QN (NAND2X0)                      0.10       3.36 r
  FA3/Cout (FullAdder_0)                   0.00       3.36 r
  COUT (out)                               0.00       3.36 r
  data arrival time                                   3.36

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.28


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.16 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.16 r
  FA3/U2/ZN (INVX0)                        0.10       3.26 f
  FA3/U1/QN (NAND2X0)                      0.10       3.36 r
  FA3/Cout (FullAdder_0)                   0.00       3.36 r
  COUT (out)                               0.00       3.36 r
  data arrival time                                   3.36

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.28


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.35 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.35 f
  FA3/S (FullAdder_0)                      0.00       3.35 f
  SUM[3] (out)                             0.00       3.35 f
  data arrival time                                   3.35

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.27


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.53 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 f
  FA2/U1/Q (OR2X1)                         0.24       2.77 f
  FA2/Cout (FullAdder_1)                   0.00       2.77 f
  FA3/Cin (FullAdder_0)                    0.00       2.77 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.35 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.35 r
  FA3/S (FullAdder_0)                      0.00       3.35 r
  SUM[3] (out)                             0.00       3.35 r
  data arrival time                                   3.35

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.27


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.55 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.35 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.35 f
  FA3/S (FullAdder_0)                      0.00       3.35 f
  SUM[3] (out)                             0.00       3.35 f
  data arrival time                                   3.35

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.27


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.52 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.52 f
  FA2/U1/Q (OR2X1)                         0.24       2.76 f
  FA2/Cout (FullAdder_1)                   0.00       2.76 f
  FA3/Cin (FullAdder_0)                    0.00       2.76 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.76 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.35 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.35 r
  FA3/S (FullAdder_0)                      0.00       3.35 r
  SUM[3] (out)                             0.00       3.35 r
  data arrival time                                   3.35

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.27


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.48 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.48 f
  FA2/U1/Q (OR2X1)                         0.24       2.72 f
  FA2/Cout (FullAdder_1)                   0.00       2.72 f
  FA3/Cin (FullAdder_0)                    0.00       2.72 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.72 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.12 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.12 f
  FA3/U2/ZN (INVX0)                        0.10       3.22 r
  FA3/U1/QN (NAND2X0)                      0.11       3.34 f
  FA3/Cout (FullAdder_0)                   0.00       3.34 f
  COUT (out)                               0.00       3.34 f
  data arrival time                                   3.34

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.32 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.32 f
  FA3/S (FullAdder_0)                      0.00       3.32 f
  SUM[3] (out)                             0.00       3.32 f
  data arrival time                                   3.32

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.24


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.32 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.32 f
  FA3/S (FullAdder_0)                      0.00       3.32 f
  SUM[3] (out)                             0.00       3.32 f
  data arrival time                                   3.32

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.24


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.45 f
  FA2/U1/Q (OR2X1)                         0.24       2.69 f
  FA2/Cout (FullAdder_1)                   0.00       2.69 f
  FA3/Cin (FullAdder_0)                    0.00       2.69 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.69 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.10 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.10 f
  FA3/U2/ZN (INVX0)                        0.10       3.20 r
  FA3/U1/QN (NAND2X0)                      0.11       3.31 f
  FA3/Cout (FullAdder_0)                   0.00       3.31 f
  COUT (out)                               0.00       3.31 f
  data arrival time                                   3.31

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.23


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.30 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.30 f
  FA3/S (FullAdder_0)                      0.00       3.30 f
  SUM[3] (out)                             0.00       3.30 f
  data arrival time                                   3.30

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.22


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.48 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.48 f
  FA2/U1/Q (OR2X1)                         0.24       2.72 f
  FA2/Cout (FullAdder_1)                   0.00       2.72 f
  FA3/Cin (FullAdder_0)                    0.00       2.72 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.72 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.30 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.30 r
  FA3/S (FullAdder_0)                      0.00       3.30 r
  SUM[3] (out)                             0.00       3.30 r
  data arrival time                                   3.30

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.22


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.55 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 f
  FA2/U1/Q (OR2X1)                         0.24       2.79 f
  FA2/Cout (FullAdder_1)                   0.00       2.79 f
  FA3/Cin (FullAdder_0)                    0.00       2.79 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.30 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.30 f
  FA3/S (FullAdder_0)                      0.00       3.30 f
  SUM[3] (out)                             0.00       3.30 f
  data arrival time                                   3.30

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.22


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.28 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.28 f
  FA3/S (FullAdder_0)                      0.00       3.28 f
  SUM[3] (out)                             0.00       3.28 f
  data arrival time                                   3.28

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.20


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.53 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 f
  FA2/U1/Q (OR2X1)                         0.24       2.77 f
  FA2/Cout (FullAdder_1)                   0.00       2.77 f
  FA3/Cin (FullAdder_0)                    0.00       2.77 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.28 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.28 f
  FA3/S (FullAdder_0)                      0.00       3.28 f
  SUM[3] (out)                             0.00       3.28 f
  data arrival time                                   3.28

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.20


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.55 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.28 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.28 f
  FA3/S (FullAdder_0)                      0.00       3.28 f
  SUM[3] (out)                             0.00       3.28 f
  data arrival time                                   3.28

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.20


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.45 f
  FA2/U1/Q (OR2X1)                         0.24       2.69 f
  FA2/Cout (FullAdder_1)                   0.00       2.69 f
  FA3/Cin (FullAdder_0)                    0.00       2.69 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.69 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.28 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.28 r
  FA3/S (FullAdder_0)                      0.00       3.28 r
  SUM[3] (out)                             0.00       3.28 r
  data arrival time                                   3.28

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.20


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.52 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.52 f
  FA2/U1/Q (OR2X1)                         0.24       2.76 f
  FA2/Cout (FullAdder_1)                   0.00       2.76 f
  FA3/Cin (FullAdder_0)                    0.00       2.76 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.76 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.27 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.27 f
  FA3/S (FullAdder_0)                      0.00       3.27 f
  SUM[3] (out)                             0.00       3.27 f
  data arrival time                                   3.27

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.25 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 f
  FA3/S (FullAdder_0)                      0.00       3.25 f
  SUM[3] (out)                             0.00       3.25 f
  data arrival time                                   3.25

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.25 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 r
  FA3/S (FullAdder_0)                      0.00       3.25 r
  SUM[3] (out)                             0.00       3.25 r
  data arrival time                                   3.25

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/ZN (IBUFFX16)                 0.51       1.09 r
  FA0/HA1/U6/QN (NOR2X0)                   0.15       1.25 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.25 f
  FA0/U1/Q (OR2X1)                         0.26       1.50 f
  FA0/Cout (FullAdder_3)                   0.00       1.50 f
  FA1/Cin (FullAdder_2)                    0.00       1.50 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.50 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.82 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.82 f
  FA1/U1/Q (OR2X1)                         0.23       2.05 f
  FA1/Cout (FullAdder_2)                   0.00       2.05 f
  FA2/Cin (FullAdder_1)                    0.00       2.05 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.05 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.39 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 f
  FA2/U1/Q (OR2X1)                         0.24       2.63 f
  FA2/Cout (FullAdder_1)                   0.00       2.63 f
  FA3/Cin (FullAdder_0)                    0.00       2.63 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.63 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       3.04 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.04 f
  FA3/U2/ZN (INVX0)                        0.10       3.14 r
  FA3/U1/QN (NAND2X0)                      0.11       3.25 f
  FA3/Cout (FullAdder_0)                   0.00       3.25 f
  COUT (out)                               0.00       3.25 f
  data arrival time                                   3.25

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.17


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.25 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 f
  FA3/S (FullAdder_0)                      0.00       3.25 f
  SUM[3] (out)                             0.00       3.25 f
  data arrival time                                   3.25

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.55 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 f
  FA2/U1/Q (OR2X1)                         0.24       2.79 f
  FA2/Cout (FullAdder_1)                   0.00       2.79 f
  FA3/Cin (FullAdder_0)                    0.00       2.79 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.25 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 r
  FA3/S (FullAdder_0)                      0.00       3.25 r
  SUM[3] (out)                             0.00       3.25 r
  data arrival time                                   3.25

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.42       0.99 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.99 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.99 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.32 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.32 r
  FA0/U1/Q (OR2X1)                         0.20       1.53 r
  FA0/Cout (FullAdder_3)                   0.00       1.53 r
  FA1/Cin (FullAdder_2)                    0.00       1.53 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.53 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.41 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.41 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.04 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.04 r
  FA3/U2/ZN (INVX0)                        0.10       3.14 f
  FA3/U1/QN (NAND2X0)                      0.10       3.24 r
  FA3/Cout (FullAdder_0)                   0.00       3.24 r
  COUT (out)                               0.00       3.24 r
  data arrival time                                   3.24

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.16


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/ZN (IBUFFX16)                 0.53       1.10 f
  FA0/HA1/U6/QN (NOR2X0)                   0.17       1.27 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.27 r
  FA0/U1/Q (OR2X1)                         0.26       1.52 r
  FA0/Cout (FullAdder_3)                   0.00       1.52 r
  FA1/Cin (FullAdder_2)                    0.00       1.52 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.52 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.40 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.40 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.04 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.04 r
  FA3/U2/ZN (INVX0)                        0.10       3.14 f
  FA3/U1/QN (NAND2X0)                      0.10       3.24 r
  FA3/Cout (FullAdder_0)                   0.00       3.24 r
  COUT (out)                               0.00       3.24 r
  data arrival time                                   3.24

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.16


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.23 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.23 r
  FA3/S (FullAdder_0)                      0.00       3.23 r
  SUM[3] (out)                             0.00       3.23 r
  data arrival time                                   3.23

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.15


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.48 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.48 f
  FA2/U1/Q (OR2X1)                         0.24       2.72 f
  FA2/Cout (FullAdder_1)                   0.00       2.72 f
  FA3/Cin (FullAdder_0)                    0.00       2.72 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.72 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.23 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.23 f
  FA3/S (FullAdder_0)                      0.00       3.23 f
  SUM[3] (out)                             0.00       3.23 f
  data arrival time                                   3.23

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.15


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.55 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.55 r
  FA2/U1/Q (OR2X1)                         0.21       2.77 r
  FA2/Cout (FullAdder_1)                   0.00       2.77 r
  FA3/Cin (FullAdder_0)                    0.00       2.77 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.22 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.22 r
  FA3/S (FullAdder_0)                      0.00       3.22 r
  SUM[3] (out)                             0.00       3.22 r
  data arrival time                                   3.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.34       0.98 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.98 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.98 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.31 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.31 r
  FA0/U1/Q (OR2X1)                         0.20       1.51 r
  FA0/Cout (FullAdder_3)                   0.00       1.51 r
  FA1/Cin (FullAdder_2)                    0.00       1.51 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.51 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.84 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.84 r
  FA1/U1/Q (OR2X1)                         0.21       2.04 r
  FA1/Cout (FullAdder_2)                   0.00       2.04 r
  FA2/Cin (FullAdder_1)                    0.00       2.04 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.04 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.39 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 r
  FA2/U1/Q (OR2X1)                         0.21       2.61 r
  FA2/Cout (FullAdder_1)                   0.00       2.61 r
  FA3/Cin (FullAdder_0)                    0.00       2.61 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.61 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       3.02 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.02 r
  FA3/U2/ZN (INVX0)                        0.10       3.13 f
  FA3/U1/QN (NAND2X0)                      0.10       3.22 r
  FA3/Cout (FullAdder_0)                   0.00       3.22 r
  COUT (out)                               0.00       3.22 r
  data arrival time                                   3.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.53 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 f
  FA2/U1/Q (OR2X1)                         0.24       2.77 f
  FA2/Cout (FullAdder_1)                   0.00       2.77 f
  FA3/Cin (FullAdder_0)                    0.00       2.77 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.77 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.22 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.22 r
  FA3/S (FullAdder_0)                      0.00       3.22 r
  SUM[3] (out)                             0.00       3.22 r
  data arrival time                                   3.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.52 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.52 f
  FA2/U1/Q (OR2X1)                         0.24       2.76 f
  FA2/Cout (FullAdder_1)                   0.00       2.76 f
  FA3/Cin (FullAdder_0)                    0.00       2.76 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.76 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.22 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.22 r
  FA3/S (FullAdder_0)                      0.00       3.22 r
  SUM[3] (out)                             0.00       3.22 r
  data arrival time                                   3.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/ZN (IBUFFX16)                 0.51       1.09 r
  FA0/HA1/U6/QN (NOR2X0)                   0.15       1.25 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.25 f
  FA0/U1/Q (OR2X1)                         0.26       1.50 f
  FA0/Cout (FullAdder_3)                   0.00       1.50 f
  FA1/Cin (FullAdder_2)                    0.00       1.50 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.50 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.82 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.82 f
  FA1/U1/Q (OR2X1)                         0.23       2.05 f
  FA1/Cout (FullAdder_2)                   0.00       2.05 f
  FA2/Cin (FullAdder_1)                    0.00       2.05 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.05 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.39 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 f
  FA2/U1/Q (OR2X1)                         0.24       2.63 f
  FA2/Cout (FullAdder_1)                   0.00       2.63 f
  FA3/Cin (FullAdder_0)                    0.00       2.63 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.63 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.21 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.21 r
  FA3/S (FullAdder_0)                      0.00       3.21 r
  SUM[3] (out)                             0.00       3.21 r
  data arrival time                                   3.21

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.42       0.99 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.99 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.99 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.32 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.32 r
  FA0/U1/Q (OR2X1)                         0.20       1.53 r
  FA0/Cout (FullAdder_3)                   0.00       1.53 r
  FA1/Cin (FullAdder_2)                    0.00       1.53 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.53 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.41 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.41 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.20 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 f
  FA3/S (FullAdder_0)                      0.00       3.20 f
  SUM[3] (out)                             0.00       3.20 f
  data arrival time                                   3.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.45 f
  FA2/U1/Q (OR2X1)                         0.24       2.69 f
  FA2/Cout (FullAdder_1)                   0.00       2.69 f
  FA3/Cin (FullAdder_0)                    0.00       2.69 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.69 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.20 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 f
  FA3/S (FullAdder_0)                      0.00       3.20 f
  SUM[3] (out)                             0.00       3.20 f
  data arrival time                                   3.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.20 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 r
  FA3/S (FullAdder_0)                      0.00       3.20 r
  SUM[3] (out)                             0.00       3.20 r
  data arrival time                                   3.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/ZN (IBUFFX16)                 0.53       1.10 f
  FA0/HA1/U6/QN (NOR2X0)                   0.17       1.27 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.27 r
  FA0/U1/Q (OR2X1)                         0.26       1.52 r
  FA0/Cout (FullAdder_3)                   0.00       1.52 r
  FA1/Cin (FullAdder_2)                    0.00       1.52 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.52 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.40 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.40 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.20 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 f
  FA3/S (FullAdder_0)                      0.00       3.20 f
  SUM[3] (out)                             0.00       3.20 f
  data arrival time                                   3.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.53 r
  FA2/U1/Q (OR2X1)                         0.21       2.74 r
  FA2/Cout (FullAdder_1)                   0.00       2.74 r
  FA3/Cin (FullAdder_0)                    0.00       2.74 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.20 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 r
  FA3/S (FullAdder_0)                      0.00       3.20 r
  SUM[3] (out)                             0.00       3.20 r
  data arrival time                                   3.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.34       0.98 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.98 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.98 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.31 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.31 r
  FA0/U1/Q (OR2X1)                         0.20       1.51 r
  FA0/Cout (FullAdder_3)                   0.00       1.51 r
  FA1/Cin (FullAdder_2)                    0.00       1.51 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.51 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.84 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.84 r
  FA1/U1/Q (OR2X1)                         0.21       2.04 r
  FA1/Cout (FullAdder_2)                   0.00       2.04 r
  FA2/Cin (FullAdder_1)                    0.00       2.04 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.04 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.39 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 r
  FA2/U1/Q (OR2X1)                         0.21       2.61 r
  FA2/Cout (FullAdder_1)                   0.00       2.61 r
  FA3/Cin (FullAdder_0)                    0.00       2.61 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.61 r
  FA3/HA2/U2/Q (XOR2X2)                    0.58       3.19 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.19 f
  FA3/S (FullAdder_0)                      0.00       3.19 f
  SUM[3] (out)                             0.00       3.19 f
  data arrival time                                   3.19

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.48 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.48 f
  FA2/U1/Q (OR2X1)                         0.24       2.72 f
  FA2/Cout (FullAdder_1)                   0.00       2.72 f
  FA3/Cin (FullAdder_0)                    0.00       2.72 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.72 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.17 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.17 r
  FA3/S (FullAdder_0)                      0.00       3.17 r
  SUM[3] (out)                             0.00       3.17 r
  data arrival time                                   3.17

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.45 f
  FA2/U1/Q (OR2X1)                         0.24       2.69 f
  FA2/Cout (FullAdder_1)                   0.00       2.69 f
  FA3/Cin (FullAdder_0)                    0.00       2.69 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.69 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.15 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.15 r
  FA3/S (FullAdder_0)                      0.00       3.15 r
  SUM[3] (out)                             0.00       3.15 r
  data arrival time                                   3.15

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.07


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/ZN (IBUFFX16)                 0.51       1.09 r
  FA0/HA1/U6/QN (NOR2X0)                   0.15       1.25 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.25 f
  FA0/U1/Q (OR2X1)                         0.26       1.50 f
  FA0/Cout (FullAdder_3)                   0.00       1.50 f
  FA1/Cin (FullAdder_2)                    0.00       1.50 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.50 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.82 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.82 f
  FA1/U1/Q (OR2X1)                         0.23       2.05 f
  FA1/Cout (FullAdder_2)                   0.00       2.05 f
  FA2/Cin (FullAdder_1)                    0.00       2.05 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.05 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.39 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 f
  FA2/U1/Q (OR2X1)                         0.24       2.63 f
  FA2/Cout (FullAdder_1)                   0.00       2.63 f
  FA3/Cin (FullAdder_0)                    0.00       2.63 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.63 f
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.14 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.14 f
  FA3/S (FullAdder_0)                      0.00       3.14 f
  SUM[3] (out)                             0.00       3.14 f
  data arrival time                                   3.14

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.06


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.14 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.14 r
  FA2/S (FullAdder_1)                      0.00       3.14 r
  SUM[2] (out)                             0.00       3.14 r
  data arrival time                                   3.14

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.06


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.13 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.13 r
  FA2/S (FullAdder_1)                      0.00       3.13 r
  SUM[2] (out)                             0.00       3.13 r
  data arrival time                                   3.13

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.42       0.99 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.99 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.99 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.32 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.32 r
  FA0/U1/Q (OR2X1)                         0.20       1.53 r
  FA0/Cout (FullAdder_3)                   0.00       1.53 r
  FA1/Cin (FullAdder_2)                    0.00       1.53 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.53 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.41 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.41 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.13 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.13 f
  FA3/S (FullAdder_0)                      0.00       3.13 f
  SUM[3] (out)                             0.00       3.13 f
  data arrival time                                   3.13

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.71 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.13 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.13 r
  FA2/S (FullAdder_1)                      0.00       3.13 r
  SUM[2] (out)                             0.00       3.13 r
  data arrival time                                   3.13

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/ZN (IBUFFX16)                 0.53       1.10 f
  FA0/HA1/U6/QN (NOR2X0)                   0.17       1.27 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.27 r
  FA0/U1/Q (OR2X1)                         0.26       1.52 r
  FA0/Cout (FullAdder_3)                   0.00       1.52 r
  FA1/Cin (FullAdder_2)                    0.00       1.52 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.52 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.40 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.40 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.13 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.13 f
  FA3/S (FullAdder_0)                      0.00       3.13 f
  SUM[3] (out)                             0.00       3.13 f
  data arrival time                                   3.13

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.70 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.12 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.12 r
  FA2/S (FullAdder_1)                      0.00       3.12 r
  SUM[2] (out)                             0.00       3.12 r
  data arrival time                                   3.12

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.04


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.11 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 f
  FA2/S (FullAdder_1)                      0.00       3.11 f
  SUM[2] (out)                             0.00       3.11 f
  data arrival time                                   3.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.03


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.34       0.98 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.98 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.98 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.31 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.31 r
  FA0/U1/Q (OR2X1)                         0.20       1.51 r
  FA0/Cout (FullAdder_3)                   0.00       1.51 r
  FA1/Cin (FullAdder_2)                    0.00       1.51 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.51 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.84 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.84 r
  FA1/U1/Q (OR2X1)                         0.21       2.04 r
  FA1/Cout (FullAdder_2)                   0.00       2.04 r
  FA2/Cin (FullAdder_1)                    0.00       2.04 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.04 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.39 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 r
  FA2/U1/Q (OR2X1)                         0.21       2.61 r
  FA2/Cout (FullAdder_1)                   0.00       2.61 r
  FA3/Cin (FullAdder_0)                    0.00       2.61 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.61 r
  FA3/HA2/U2/Q (XOR2X2)                    0.51       3.11 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.11 f
  FA3/S (FullAdder_0)                      0.00       3.11 f
  SUM[3] (out)                             0.00       3.11 f
  data arrival time                                   3.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.03


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.11 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 f
  FA2/S (FullAdder_1)                      0.00       3.11 f
  SUM[2] (out)                             0.00       3.11 f
  data arrival time                                   3.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.03


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.71 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.11 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 f
  FA2/S (FullAdder_1)                      0.00       3.11 f
  SUM[2] (out)                             0.00       3.11 f
  data arrival time                                   3.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.03


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.11 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 r
  FA2/S (FullAdder_1)                      0.00       3.11 r
  SUM[2] (out)                             0.00       3.11 r
  data arrival time                                   3.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.03


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.68 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.10 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 r
  FA2/S (FullAdder_1)                      0.00       3.10 r
  SUM[2] (out)                             0.00       3.10 r
  data arrival time                                   3.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.02


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.98 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 f
  FA1/U1/Q (OR2X1)                         0.23       2.21 f
  FA1/Cout (FullAdder_2)                   0.00       2.21 f
  FA2/Cin (FullAdder_1)                    0.00       2.21 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.70 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.10 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 f
  FA2/S (FullAdder_1)                      0.00       3.10 f
  SUM[2] (out)                             0.00       3.10 f
  data arrival time                                   3.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.02


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.10 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 r
  FA2/S (FullAdder_1)                      0.00       3.10 r
  SUM[2] (out)                             0.00       3.10 r
  data arrival time                                   3.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.02


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.67 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.10 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 r
  FA2/S (FullAdder_1)                      0.00       3.10 r
  SUM[2] (out)                             0.00       3.10 r
  data arrival time                                   3.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.02


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.67 f
  FA1/HA2/U1/Q (XOR2X1)                    0.42       3.09 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.09 r
  FA1/S (FullAdder_2)                      0.00       3.09 r
  SUM[1] (out)                             0.00       3.09 r
  data arrival time                                   3.09

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/ZN (IBUFFX16)                 0.51       1.09 r
  FA0/HA1/U6/QN (NOR2X0)                   0.15       1.25 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.25 f
  FA0/U1/Q (OR2X1)                         0.26       1.50 f
  FA0/Cout (FullAdder_3)                   0.00       1.50 f
  FA1/Cin (FullAdder_2)                    0.00       1.50 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.50 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.82 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.82 f
  FA1/U1/Q (OR2X1)                         0.23       2.05 f
  FA1/Cout (FullAdder_2)                   0.00       2.05 f
  FA2/Cin (FullAdder_1)                    0.00       2.05 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.05 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.39 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 f
  FA2/U1/Q (OR2X1)                         0.24       2.63 f
  FA2/Cout (FullAdder_1)                   0.00       2.63 f
  FA3/Cin (FullAdder_0)                    0.00       2.63 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.63 f
  FA3/HA2/U2/Q (XOR2X2)                    0.45       3.09 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.09 r
  FA3/S (FullAdder_0)                      0.00       3.09 r
  SUM[3] (out)                             0.00       3.09 r
  data arrival time                                   3.09

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.08 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.08 f
  FA2/S (FullAdder_1)                      0.00       3.08 f
  SUM[2] (out)                             0.00       3.08 f
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.66 f
  FA1/HA2/U1/Q (XOR2X1)                    0.42       3.08 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.08 r
  FA1/S (FullAdder_2)                      0.00       3.08 r
  SUM[1] (out)                             0.00       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.96 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.96 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.68 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.08 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.08 f
  FA2/S (FullAdder_1)                      0.00       3.08 f
  SUM[2] (out)                             0.00       3.08 f
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.08 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.08 f
  FA2/S (FullAdder_1)                      0.00       3.08 f
  SUM[2] (out)                             0.00       3.08 f
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.42       0.99 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.99 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.99 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.32 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.32 r
  FA0/U1/Q (OR2X1)                         0.20       1.53 r
  FA0/Cout (FullAdder_3)                   0.00       1.53 r
  FA1/Cin (FullAdder_2)                    0.00       1.53 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.53 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.41 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.41 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.08 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.08 r
  FA3/S (FullAdder_0)                      0.00       3.08 r
  SUM[3] (out)                             0.00       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/ZN (IBUFFX16)                 0.53       1.10 f
  FA0/HA1/U6/QN (NOR2X0)                   0.17       1.27 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.27 r
  FA0/U1/Q (OR2X1)                         0.26       1.52 r
  FA0/Cout (FullAdder_3)                   0.00       1.52 r
  FA1/Cin (FullAdder_2)                    0.00       1.52 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.52 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.40 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.40 r
  FA2/U1/Q (OR2X1)                         0.21       2.62 r
  FA2/Cout (FullAdder_1)                   0.00       2.62 r
  FA3/Cin (FullAdder_0)                    0.00       2.62 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.62 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.07 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.07 r
  FA3/S (FullAdder_0)                      0.00       3.07 r
  SUM[3] (out)                             0.00       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.95 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.95 f
  FA1/U1/Q (OR2X1)                         0.23       2.19 f
  FA1/Cout (FullAdder_2)                   0.00       2.19 f
  FA2/Cin (FullAdder_1)                    0.00       2.19 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.19 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.67 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.07 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.07 f
  FA2/S (FullAdder_1)                      0.00       3.07 f
  SUM[2] (out)                             0.00       3.07 f
  data arrival time                                   3.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.34       0.98 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.98 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.98 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.31 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.31 r
  FA0/U1/Q (OR2X1)                         0.20       1.51 r
  FA0/Cout (FullAdder_3)                   0.00       1.51 r
  FA1/Cin (FullAdder_2)                    0.00       1.51 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.51 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.84 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.84 r
  FA1/U1/Q (OR2X1)                         0.21       2.04 r
  FA1/Cout (FullAdder_2)                   0.00       2.04 r
  FA2/Cin (FullAdder_1)                    0.00       2.04 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.04 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.39 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.39 r
  FA2/U1/Q (OR2X1)                         0.21       2.61 r
  FA2/Cout (FullAdder_1)                   0.00       2.61 r
  FA3/Cin (FullAdder_0)                    0.00       2.61 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.61 r
  FA3/HA2/U2/Q (XOR2X2)                    0.46       3.06 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.06 r
  FA3/S (FullAdder_0)                      0.00       3.06 r
  SUM[3] (out)                             0.00       3.06 r
  data arrival time                                   3.06

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.98


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.64 f
  FA1/HA2/U1/Q (XOR2X1)                    0.42       3.06 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.06 r
  FA1/S (FullAdder_2)                      0.00       3.06 r
  SUM[1] (out)                             0.00       3.06 r
  data arrival time                                   3.06

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.98


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.44       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.40 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  FA1/Cin (FullAdder_2)                    0.00       1.64 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.63 f
  FA1/HA2/U1/Q (XOR2X1)                    0.42       3.05 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.05 r
  FA1/S (FullAdder_2)                      0.00       3.05 r
  SUM[1] (out)                             0.00       3.05 r
  data arrival time                                   3.05

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.97


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.63 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.05 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.05 r
  FA2/S (FullAdder_1)                      0.00       3.05 r
  SUM[2] (out)                             0.00       3.05 r
  data arrival time                                   3.05

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.97


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.32       3.03 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.03 f
  FA2/S (FullAdder_1)                      0.00       3.03 f
  SUM[2] (out)                             0.00       3.03 f
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.91 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 f
  FA1/U1/Q (OR2X1)                         0.23       2.14 f
  FA1/Cout (FullAdder_2)                   0.00       2.14 f
  FA2/Cin (FullAdder_1)                    0.00       2.14 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.14 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.63 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.03 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.03 f
  FA2/S (FullAdder_1)                      0.00       3.03 f
  SUM[2] (out)                             0.00       3.03 f
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: CIN (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U3/Q (AND2X1)                    0.45       1.05 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.05 f
  FA0/U1/Q (OR2X1)                         0.23       1.28 f
  FA0/Cout (FullAdder_3)                   0.00       1.28 f
  FA1/Cin (FullAdder_2)                    0.00       1.28 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.28 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.60 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.60 f
  FA1/U1/Q (OR2X1)                         0.23       1.83 f
  FA1/Cout (FullAdder_2)                   0.00       1.83 f
  FA2/Cin (FullAdder_1)                    0.00       1.83 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.83 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.17 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.17 f
  FA2/U1/Q (OR2X1)                         0.24       2.41 f
  FA2/Cout (FullAdder_1)                   0.00       2.41 f
  FA3/Cin (FullAdder_0)                    0.00       2.41 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.41 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       2.82 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.82 f
  FA3/U2/ZN (INVX0)                        0.10       2.91 r
  FA3/U1/QN (NAND2X0)                      0.11       3.03 f
  FA3/Cout (FullAdder_0)                   0.00       3.03 f
  COUT (out)                               0.00       3.03 f
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       2.00 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.00 r
  FA1/U1/Q (OR2X1)                         0.21       2.21 r
  FA1/Cout (FullAdder_2)                   0.00       2.21 r
  FA2/Cin (FullAdder_1)                    0.00       2.21 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.21 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.71 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.32       3.03 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.03 f
  FA2/S (FullAdder_1)                      0.00       3.03 f
  SUM[2] (out)                             0.00       3.03 f
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Z (DELLN1X2)                  0.94       2.61 r
  FA1/HA2/U1/Q (XOR2X1)                    0.41       3.03 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.03 f
  FA1/S (FullAdder_2)                      0.00       3.03 f
  SUM[1] (out)                             0.00       3.03 f
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.61 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       3.03 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.03 r
  FA2/S (FullAdder_1)                      0.00       3.03 r
  SUM[2] (out)                             0.00       3.03 r
  data arrival time                                   3.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.57       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.47 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 r
  FA0/U1/Q (OR2X1)                         0.20       1.67 r
  FA0/Cout (FullAdder_3)                   0.00       1.67 r
  FA1/Cin (FullAdder_2)                    0.00       1.67 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 r
  FA1/HA2/U2/Z (DELLN1X2)                  0.94       2.61 r
  FA1/HA2/U1/Q (XOR2X1)                    0.41       3.02 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.02 f
  FA1/S (FullAdder_2)                      0.00       3.02 f
  SUM[1] (out)                             0.00       3.02 f
  data arrival time                                   3.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.94


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U3/Q (AND2X1)                    0.42       1.59 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.59 f
  FA1/U1/Q (OR2X1)                         0.23       1.82 f
  FA1/Cout (FullAdder_2)                   0.00       1.82 f
  FA2/Cin (FullAdder_1)                    0.00       1.82 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.82 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.16 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.16 f
  FA2/U1/Q (OR2X1)                         0.24       2.40 f
  FA2/Cout (FullAdder_1)                   0.00       2.40 f
  FA3/Cin (FullAdder_0)                    0.00       2.40 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.40 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       2.81 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.81 f
  FA3/U2/ZN (INVX0)                        0.10       2.91 r
  FA3/U1/QN (NAND2X0)                      0.11       3.02 f
  FA3/Cout (FullAdder_0)                   0.00       3.02 f
  COUT (out)                               0.00       3.02 f
  data arrival time                                   3.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.94


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.61       1.19 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.19 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.19 r
  FA1/HA2/U3/Q (AND2X1)                    0.43       1.62 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.62 r
  FA1/U1/Q (OR2X1)                         0.21       1.83 r
  FA1/Cout (FullAdder_2)                   0.00       1.83 r
  FA2/Cin (FullAdder_1)                    0.00       1.83 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.83 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.18 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.18 r
  FA2/U1/Q (OR2X1)                         0.21       2.39 r
  FA2/Cout (FullAdder_1)                   0.00       2.39 r
  FA3/Cin (FullAdder_0)                    0.00       2.39 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.39 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       2.81 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.81 r
  FA3/U2/ZN (INVX0)                        0.10       2.91 f
  FA3/U1/QN (NAND2X0)                      0.10       3.01 r
  FA3/Cout (FullAdder_0)                   0.00       3.01 r
  COUT (out)                               0.00       3.01 r
  data arrival time                                   3.01

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.93


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.46       1.04 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.36 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 f
  FA0/U1/Q (OR2X1)                         0.23       1.59 f
  FA0/Cout (FullAdder_3)                   0.00       1.59 f
  FA1/Cin (FullAdder_2)                    0.00       1.59 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.59 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.59 f
  FA1/HA2/U1/Q (XOR2X1)                    0.42       3.01 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.01 r
  FA1/S (FullAdder_2)                      0.00       3.01 r
  SUM[1] (out)                             0.00       3.01 r
  data arrival time                                   3.01

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.93


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.37       1.02 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.33 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.33 f
  FA0/U1/Q (OR2X1)                         0.23       1.57 f
  FA0/Cout (FullAdder_3)                   0.00       1.57 f
  FA1/Cin (FullAdder_2)                    0.00       1.57 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.57 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.88 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 f
  FA1/U1/Q (OR2X1)                         0.23       2.12 f
  FA1/Cout (FullAdder_2)                   0.00       2.12 f
  FA2/Cin (FullAdder_1)                    0.00       2.12 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 f
  FA2/HA2/U2/ZN (IBUFFX16)                 0.49       2.61 r
  FA2/HA2/U1/Q (XNOR2X2)                   0.40       3.00 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.00 f
  FA2/S (FullAdder_1)                      0.00       3.00 f
  SUM[2] (out)                             0.00       3.00 f
  data arrival time                                   3.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.98 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.98 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.32       3.00 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.00 f
  FA2/S (FullAdder_1)                      0.00       3.00 f
  SUM[2] (out)                             0.00       3.00 f
  data arrival time                                   3.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.97 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.97 r
  FA1/U1/Q (OR2X1)                         0.21       2.18 r
  FA1/Cout (FullAdder_2)                   0.00       2.18 r
  FA2/Cin (FullAdder_1)                    0.00       2.18 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.18 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.68 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.32       3.00 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.00 f
  FA2/S (FullAdder_1)                      0.00       3.00 f
  SUM[2] (out)                             0.00       3.00 f
  data arrival time                                   3.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.48       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.65 r
  FA0/Cout (FullAdder_3)                   0.00       1.65 r
  FA1/Cin (FullAdder_2)                    0.00       1.65 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.65 r
  FA1/HA2/U2/Z (DELLN1X2)                  0.94       2.58 r
  FA1/HA2/U1/Q (XOR2X1)                    0.41       3.00 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.00 f
  FA1/S (FullAdder_2)                      0.00       3.00 f
  SUM[1] (out)                             0.00       3.00 f
  data arrival time                                   3.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.67 f
  FA1/HA2/U1/Q (XOR2X1)                    0.33       3.00 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.00 f
  FA1/S (FullAdder_2)                      0.00       3.00 f
  SUM[1] (out)                             0.00       3.00 f
  data arrival time                                   3.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA0/HA1/U1/Q (XNOR2X2)                   0.47       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.44 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 r
  FA0/U1/Q (OR2X1)                         0.20       1.64 r
  FA0/Cout (FullAdder_3)                   0.00       1.64 r
  FA1/Cin (FullAdder_2)                    0.00       1.64 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.64 r
  FA1/HA2/U2/Z (DELLN1X2)                  0.94       2.58 r
  FA1/HA2/U1/Q (XOR2X1)                    0.41       2.99 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.99 f
  FA1/S (FullAdder_2)                      0.00       2.99 f
  SUM[1] (out)                             0.00       2.99 f
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: CIN (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U3/Q (AND2X1)                    0.47       1.07 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.07 r
  FA0/U1/Q (OR2X1)                         0.20       1.28 r
  FA0/Cout (FullAdder_3)                   0.00       1.28 r
  FA1/Cin (FullAdder_2)                    0.00       1.28 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.28 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.61 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.61 r
  FA1/U1/Q (OR2X1)                         0.21       1.81 r
  FA1/Cout (FullAdder_2)                   0.00       1.81 r
  FA2/Cin (FullAdder_1)                    0.00       1.81 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.81 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.16 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.16 r
  FA2/U1/Q (OR2X1)                         0.21       2.37 r
  FA2/Cout (FullAdder_1)                   0.00       2.37 r
  FA3/Cin (FullAdder_0)                    0.00       2.37 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.37 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       2.79 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.79 r
  FA3/U2/ZN (INVX0)                        0.10       2.90 f
  FA3/U1/QN (NAND2X0)                      0.10       2.99 r
  FA3/Cout (FullAdder_0)                   0.00       2.99 r
  COUT (out)                               0.00       2.99 r
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U1/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.57       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U3/Q (AND2X1)                    0.42       1.56 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.56 f
  FA1/U1/Q (OR2X1)                         0.23       1.80 f
  FA1/Cout (FullAdder_2)                   0.00       1.80 f
  FA2/Cin (FullAdder_1)                    0.00       1.80 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.80 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.13 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.13 f
  FA2/U1/Q (OR2X1)                         0.24       2.37 f
  FA2/Cout (FullAdder_1)                   0.00       2.37 f
  FA3/Cin (FullAdder_0)                    0.00       2.37 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.37 f
  FA3/HA2/U1/Q (AND2X1)                    0.41       2.78 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.78 f
  FA3/U2/ZN (INVX0)                        0.10       2.88 r
  FA3/U1/QN (NAND2X0)                      0.11       2.99 f
  FA3/Cout (FullAdder_0)                   0.00       2.99 f
  COUT (out)                               0.00       2.99 f
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U3/Q (AND2X1)                    0.45       1.05 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.05 f
  FA0/U1/Q (OR2X1)                         0.23       1.28 f
  FA0/Cout (FullAdder_3)                   0.00       1.28 f
  FA1/Cin (FullAdder_2)                    0.00       1.28 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.28 f
  FA1/HA2/U3/Q (AND2X1)                    0.32       1.60 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.60 f
  FA1/U1/Q (OR2X1)                         0.23       1.83 f
  FA1/Cout (FullAdder_2)                   0.00       1.83 f
  FA2/Cin (FullAdder_1)                    0.00       1.83 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.83 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.17 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.17 f
  FA2/U1/Q (OR2X1)                         0.24       2.41 f
  FA2/Cout (FullAdder_1)                   0.00       2.41 f
  FA3/Cin (FullAdder_0)                    0.00       2.41 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.41 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       2.99 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       2.99 r
  FA3/S (FullAdder_0)                      0.00       2.99 r
  SUM[3] (out)                             0.00       2.99 r
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.54       1.11 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 f
  FA0/HA2/U3/Q (AND2X1)                    0.32       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  FA1/Cin (FullAdder_2)                    0.00       1.66 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.66 f
  FA1/HA2/U2/Z (DELLN1X2)                  1.00       2.66 f
  FA1/HA2/U1/Q (XOR2X1)                    0.33       2.99 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.99 f
  FA1/S (FullAdder_2)                      0.00       2.99 f
  SUM[1] (out)                             0.00       2.99 f
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U1/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.59       1.17 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 r
  FA1/HA2/U3/Q (AND2X1)                    0.43       1.60 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.60 r
  FA1/U1/Q (OR2X1)                         0.21       1.81 r
  FA1/Cout (FullAdder_2)                   0.00       1.81 r
  FA2/Cin (FullAdder_1)                    0.00       1.81 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.81 r
  FA2/HA2/U3/Q (AND2X1)                    0.35       2.15 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.15 r
  FA2/U1/Q (OR2X1)                         0.21       2.37 r
  FA2/Cout (FullAdder_1)                   0.00       2.37 r
  FA3/Cin (FullAdder_0)                    0.00       2.37 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.37 r
  FA3/HA2/U1/Q (AND2X1)                    0.42       2.79 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.79 r
  FA3/U2/ZN (INVX0)                        0.10       2.89 f
  FA3/U1/QN (NAND2X0)                      0.10       2.99 r
  FA3/Cout (FullAdder_0)                   0.00       2.99 r
  COUT (out)                               0.00       2.99 r
  data arrival time                                   2.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.91


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XNOR2X2)                   0.42       0.99 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       0.99 r
  FA0/HA2/X (HalfAdder_6)                  0.00       0.99 r
  FA0/HA2/U3/Q (AND2X1)                    0.33       1.32 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.32 r
  FA0/U1/Q (OR2X1)                         0.20       1.53 r
  FA0/Cout (FullAdder_3)                   0.00       1.53 r
  FA1/Cin (FullAdder_2)                    0.00       1.53 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.53 r
  FA1/HA2/U3/Q (AND2X1)                    0.33       1.85 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.85 r
  FA1/U1/Q (OR2X1)                         0.21       2.06 r
  FA1/Cout (FullAdder_2)                   0.00       2.06 r
  FA2/Cin (FullAdder_1)                    0.00       2.06 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.06 r
  FA2/HA2/U2/ZN (IBUFFX16)                 0.50       2.56 f
  FA2/HA2/U1/Q (XNOR2X2)                   0.42       2.98 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       2.98 r
  FA2/S (FullAdder_1)                      0.00       2.98 r
  SUM[2] (out)                             0.00       2.98 r
  data arrival time                                   2.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U3/Q (AND2X1)                    0.42       1.59 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.59 f
  FA1/U1/Q (OR2X1)                         0.23       1.82 f
  FA1/Cout (FullAdder_2)                   0.00       1.82 f
  FA2/Cin (FullAdder_1)                    0.00       1.82 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.82 f
  FA2/HA2/U3/Q (AND2X1)                    0.34       2.16 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.16 f
  FA2/U1/Q (OR2X1)                         0.24       2.40 f
  FA2/Cout (FullAdder_1)                   0.00       2.40 f
  FA3/Cin (FullAdder_0)                    0.00       2.40 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.40 f
  FA3/HA2/U2/Q (XOR2X2)                    0.58       2.98 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       2.98 r
  FA3/S (FullAdder_0)                      0.00       2.98 r
  SUM[3] (out)                             0.00       2.98 r
  data arrival time                                   2.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.90


1
