Fitter Retime Stage Report for quartus_compile
Thu Feb 29 17:16:20 2024
Quartus Prime Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Clock Domain clock
  6. Hyper-Retimer INI Usage
  7. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------+
; Reset Sequence Requirement               ;
+------------+-----------------------------+
; Clock Name ; Number of additional cycles ;
+------------+-----------------------------+
; clock      ; 4                           ;
+------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                          ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer     ; Limiting Reason        ; Recommendation                                                                                                                    ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Domain clock ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Clock Domain clock
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   or remove retiming restrictions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Add additional pipeline stages at Register #1:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                   ;
;  Add additional pipeline stages along these paths AFTER the sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head          ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head               ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to bus atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1:0]      ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to bus atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1:0] ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Retiming Restrictions at Register #8:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                                                                                                        ;
;   Node is in a RAM or DSP block that cannot be retimed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   Allow more RAM and DSP retiming by turning on global assignments ALLOW_RAM_RETIMING and ALLOW_DSP_RETIMING.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   Otherwise manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270804124'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                ; Register ID ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path (Critical)     ; Hyper-Register          ; #4          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                     ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate|q                                                                                   ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~LAB_RE_X127_Y155_N0_I75                                                                        ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|dataa                                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~R4_X128_Y155_N0_I16                                                                                                                                    ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X132_Y155_N0_I14                                                                                                                    ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X132_Y155_N0_I4                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~26|datab                                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~21|cout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~16|cin                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~11|cout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~6|cin                                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~1|sumout                                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]|d                                                                                                                                                ;
; Long Path (Critical)     ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~.comb                                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]|q                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~la_lab/laboutt[11]                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I105                                                                                                                         ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C3_X132_Y155_N0_I19                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff.d                                                                                                                       ;
; Long Path (Critical)     ; Hyper-Register          ; #5          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff.q                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LOCAL_INTERCONNECT_X132_Y157_N0_I6                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y157_N0_I58                                                                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i151~0xsyn|datac                                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i151~0xsyn|combout                                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request|d                                                                                                                                                                                                                                                                         ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~.comb                                                                                                                                                                                                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request|q                                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I122                                                                                                                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LOCAL_INTERCONNECT_X132_Y157_N0_I22                                                                                                                                                                                                                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I50                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|datac                                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|combout                                                                                                                                                                                                                                                                                 ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~la_lab/laboutb[4]                                                                                                                                                                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I118                                                                                                                                                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_R10_X132_Y157_N0_I43                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LOCAL_INTERCONNECT_X132_Y157_N0_I51                                                                                                                                                                                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff|d                                                                                                                                                                                                                                                           ;
; Long Path                ; Hyper-Register          ; #6          ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff|q                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I19                                                                                                                                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i151~0xsyn|dataa                                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i151~0xsyn|combout                                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request|d                                                                                                                                                                                                                                                                         ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~.comb                                                                                                                                                                                                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request|q                                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~la_lab/laboutt[8]                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I102                                                                                                                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LOCAL_INTERCONNECT_X132_Y157_N0_I8                                                                                                                                                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I49                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|datad                                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|combout                                                                                                                                                                                                                                                                                 ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~la_lab/laboutb[4]                                                                                                                                                                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I118                                                                                                                                                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_R10_X132_Y157_N0_I43                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LOCAL_INTERCONNECT_X132_Y157_N0_I51                                                                                                                                                                                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff|d                                                                                                                                                                                                                                                           ;
; Long Path                ; Hyper-Register          ; #7          ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff|q                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I71                                                                                                                                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48|datae                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48|combout                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~la_lab/laboutb[15]                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LAB_RE_X132_Y157_N0_I129                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~R4_X133_Y157_N0_I42                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LOCAL_INTERCONNECT_X136_Y157_N0_I51                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LAB_RE_X136_Y157_N0_I80                                                                                ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~xtophalf/xale0/xlut/xreghipi/xcetop0/hipi_out ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|ena1                                          ;
; Retiming Restriction     ; REG (LUTRAM)            ; #8          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                          ;
; ------------------------ ; ----------------------- ; ----------- ; ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Domain Boundary Exit     ; ALM Register            ; #1          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                                                                                                        ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LAB_RE_X126_Y154_N0_I100                                                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~R10_X117_Y154_N0_I66                                                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~C3_X122_Y154_N0_I19                                                                                      ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LOCAL_INTERCONNECT_X122_Y155_N0_I7                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LAB_RE_X122_Y155_N0_I85                                                                                  ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~xtophalf/xale1/xlut/xreghipi/xclrbot0/hipi_out                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|sclr                                                                                             ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb                                                                                            ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|q                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X122_Y155_N0_I100                                                                         ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~R4_X123_Y155_N0_I23                                                                              ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LOCAL_INTERCONNECT_X127_Y155_N0_I37                                                              ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff.d                                                                    ;
; Long Path                ; Hyper-Register          ; #2          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff                                                                      ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff.q                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|datad                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~C3_X127_Y155_N0_I9                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X127_Y157_N0_I24                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y157_N0_I15                                                                                                                                ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|datae                                                                          ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|combout                                                                        ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|d                                                                   ;
; Extend to locatable node ; ALM Register            ; #3          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                     ;
; ------------------------ ; ----------------------- ; ----------- ; ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Retiming Dependency      ; Hyper-Register          ; #4          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                     ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate|q                                                                                   ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~LAB_RE_X127_Y155_N0_I75                                                                        ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|dataa                                                                                                                                                  ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~C3_X127_Y155_N0_I9                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X127_Y157_N0_I24                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y157_N0_I15                                                                                                                                ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|datae                                                                          ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|combout                                                                        ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|d                                                                   ;
; Extend to locatable node ; ALM Register            ; #3          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                     ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Hyper-Retimer INI Usage                                                                                                   ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                              ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Initialization file: ; /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini ;
+----------------------+----------------------------------------------------------------------------------------------------+


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition
    Info: Processing started: Thu Feb 29 17:12:15 2024
    Info: System process ID: 457429
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:06


