#include <ultra64.h>
#include <macros.h>

#ifdef MIPS_TO_C
//generated by mips_to_c commit e0e006e8858ba357d1dcb4dc64f038b7df278aa6
void func_801EF3F0_ovl10(s32 arg0) {
    f32 *temp_a0;
    f32 *temp_a0_3;
    f32 *temp_a1;
    f32 *temp_a1_2;
    f32 *temp_a2;
    f32 *temp_a2_2;
    f32 temp_f0;
    f32 temp_f0_2;
    s32 temp_a3;
    s32 temp_v1;
    s32 temp_v1_2;
    s32 temp_v1_3;
    s32 temp_v1_4;
    s32 temp_v1_5;
    s32 temp_v1_6;
    s32 temp_v1_7;
    struct UnkStruct8004A7C4 *temp_v0;
    struct UnkStruct800E1B50 *temp_s0;
    void *temp_a0_2;
    void *temp_a0_4;
    void *temp_a1_3;
    s32 phi_a3;
    s32 phi_v1;
    s32 phi_a3_2;
    s32 phi_v1_2;
    s32 phi_v1_3;
    s32 phi_v1_4;

    temp_v1 = D_8004A7C4->unk0;
    temp_s0 = D_800E1B50[temp_v1];
    D_800DF150[temp_v1] = &D_801EF760;
    func_800A9864_ovl10(0x1008D, 0x23, 0x10);
    func_8019B9B0_ovl10();
    temp_s0->unk98 = &D_801CB470;
    func_800AA018_ovl10(0x10521);
    temp_v0 = D_8004A7C4;
    temp_v1_2 = temp_v0->unk0;
    D_800E64D0[temp_v1_2] = D_800E6A10[temp_v1_2] * 4.0f;
    D_800E3210[temp_v0->unk0] = 8.0f;
    D_800E3750[temp_v0->unk0] = D_801F4C20;
    D_800E3C90[temp_v0->unk0] = 8.0f;
    temp_v1_3 = temp_v0->unk0;
    temp_v1_3 = temp_v1_3 * 4;
    temp_a3 = *(&D_800EC2E0 + temp_v1_3);
    temp_a0 = &D_800E64D0[temp_v1_3];
    phi_a3 = temp_a3;
    phi_v1 = temp_v1_3;
    if (temp_a3 == 1) {
        temp_f0 = D_801F4C24;
        *temp_a0 = *temp_a0 * temp_f0;
        temp_a2 = &D_800E3750[temp_v0->unk0];
        *temp_a2 = *temp_a2 * temp_f0;
        temp_a1 = &D_800E3210[temp_v0->unk0];
        *temp_a1 = *temp_a1 * temp_f0;
        temp_v1_4 = temp_v0->unk0 * 4;
        phi_a3 = *(&D_800EC2E0 + temp_v1_4);
        phi_v1 = temp_v1_4;
    }
    temp_a0_2 = D_800E64D0 + phi_v1;
    phi_a3_2 = phi_a3;
    phi_v1_2 = phi_v1;
    if (phi_a3 == 2) {
        temp_f0_2 = D_801F4C28;
        *temp_a0_2 = *temp_a0_2 * temp_f0_2;
        temp_a2_2 = &D_800E3750[temp_v0->unk0];
        *temp_a2_2 = *temp_a2_2 * temp_f0_2;
        temp_a1_2 = &D_800E3210[temp_v0->unk0];
        *temp_a1_2 = *temp_a1_2 * temp_f0_2;
        temp_v1_5 = temp_v0->unk0 * 4;
        phi_a3_2 = *(&D_800EC2E0 + temp_v1_5);
        phi_v1_2 = temp_v1_5;
    }
    phi_v1_3 = phi_v1_2;
    if (phi_a3_2 == 3) {
        temp_a1_3 = phi_v1_2 + D_800E2790;
        *temp_a1_3 = *temp_a1_3 + 20.0f;
        temp_a0_3 = &D_800E64D0[temp_v0->unk0];
        *temp_a0_3 = *temp_a0_3 * D_801F4C2C;
        phi_v1_3 = temp_v0->unk0 * 4;
    }
    *(D_800E8920 + phi_v1_3) = 0;
    temp_v1_6 = temp_v0->unk0;
    phi_v1_4 = temp_v1_6 * 4;
    if (D_800E8920[temp_v1_6] == 0) {
loop_7:
        func_8000B6BC_ovl10(1);
        temp_v1_7 = D_8004A7C4->unk0;
        if (D_800E8920[temp_v1_7] == 0) {
            goto loop_7;
        }
        phi_v1_4 = temp_v1_7 * 4;
    }
    temp_a0_4 = D_800E64D0 + phi_v1_4;
    *temp_a0_4 = *temp_a0_4 * D_801F4C30;
    *(D_800E3210 + (D_8004A7C4->unk0 * 4)) = D_801F4C34;
    *(D_800E3750 + (D_8004A7C4->unk0 * 4)) = D_801F4C38;
    D_800E3C90[D_8004A7C4->unk0] = 8.0f;
    D_800E8920[D_8004A7C4->unk0] = 0;
    if (D_800E8920[D_8004A7C4->unk0] == 0) {
loop_10:
        func_8000B6BC_ovl10(1);
        if (D_800E8920[D_8004A7C4->unk0] == 0) {
            goto loop_10;
        }
    }
    func_800B3520_ovl10();
    func_8000B6BC_ovl10(0x3C);
    D_801ACF84_ovl10(arg0);
}
#else
GLOBAL_ASM("asm/non_matchings/ovl10/ovl10_3/func_801EF3F0_ovl10.s")
#endif

#ifdef MIPS_TO_C
//generated by mips_to_c commit e0e006e8858ba357d1dcb4dc64f038b7df278aa6
void func_801EF760_ovl10(void) {
    func_801A0D74_ovl10();
    func_801A03B4_ovl10();
}
#else
GLOBAL_ASM("asm/non_matchings/ovl10/ovl10_3/func_801EF760_ovl10.s")
#endif
