; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 < %s | FileCheck %s

; Checks that the DAG mul combine can handle a MUL24 with a i32 and i64
; operand.

define i64 @test(i64 %x, i32 %z) {
; CHECK-LABEL: test:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT:    v_and_b32_e32 v0, 0xff, v0
; CHECK-NEXT:    v_and_b32_e32 v2, 1, v2
; CHECK-NEXT:    v_mov_b32_e32 v1, 0
; CHECK-NEXT:    v_mad_u64_u32 v[0:1], s[4:5], v0, v2, v[0:1]
; CHECK-NEXT:    v_mov_b32_e32 v1, 0
; CHECK-NEXT:    s_setpc_b64 s[30:31]
entry:
  %a = add i64 %x, 0
  %b = and i64 %a, 255
  %c = and i32 %z, 1
  %d = add nuw nsw i32 %c, 1
  %e = zext nneg i32 %d to i64
  %f = mul nuw nsw i64 %b, %e
  %g = add nuw nsw i64 %f, 0
  ret i64 %g
}

define i64 @test_swapped(i64 %x, i32 %z) {
; CHECK-LABEL: test_swapped:
; CHECK:       ; %bb.0: ; %entry
; CHECK-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT:    v_and_b32_e32 v0, 0xff, v0
; CHECK-NEXT:    v_and_b32_e32 v2, 1, v2
; CHECK-NEXT:    v_mov_b32_e32 v1, 0
; CHECK-NEXT:    v_mad_u64_u32 v[0:1], s[4:5], v0, v2, v[0:1]
; CHECK-NEXT:    v_mov_b32_e32 v1, 0
; CHECK-NEXT:    s_setpc_b64 s[30:31]
entry:
  %a = add i64 %x, 0
  %b = and i64 %a, 255
  %c = and i32 %z, 1
  %d = add nuw nsw i32 %c, 1
  %e = zext nneg i32 %d to i64
  %f = mul nuw nsw i64 %e, %b
  %g = add nuw nsw i64 %f, 0
  ret i64 %g
}
