
*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 357.852 ; gain = 100.906
INFO: [Synth 8-638] synthesizing module 'data_ram' [c:/Users/xzjqx/Desktop/Task/test_cpu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (9#1) [c:/Users/xzjqx/Desktop/Task/test_cpu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 618.500 ; gain = 361.555
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:53 . Memory (MB): peak = 618.500 ; gain = 361.555
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 688.242 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 688.242 ; gain = 431.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 688.242 ; gain = 431.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 688.242 ; gain = 431.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 688.242 ; gain = 431.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 688.242 ; gain = 431.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 745.621 ; gain = 488.676
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 745.770 ; gain = 488.824
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:32 . Memory (MB): peak = 755.301 ; gain = 498.355
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:35 . Memory (MB): peak = 764.227 ; gain = 515.887
