$date
	Wed Feb 18 16:20:45 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shiftreg $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 1 ! out $end
$var reg 4 ' shift [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b11 &
1%
1$
b11 #
0"
x!
$end
#5
1"
#10
0"
b1010 #
b1010 &
#15
1"
#20
0"
b1111 #
b1111 &
0$
#25
1"
#30
0"
b1011 #
b1011 &
#35
1"
#40
0"
0%
#45
0!
b1011 '
1"
#50
0"
b1101 #
b1101 &
1$
#55
b1101 '
1"
#60
0"
b1100 #
b1100 &
0$
#65
1!
b1100 '
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
