00 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
01 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
02 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
03 0000200004000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
04 0000000003000000000000000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
05 0000000000800000000000000000  nop || mov fu_id_23134.a, justRead_REG.q || mov headerType_0@[orgvar]_id_13544_line46.d, fu_id_23134.q || mov headerType_0@[orgvar]_id_13544_line46.sclr, @builtin_zero.q || mov headerType_0@[orgvar]_id_13544_line46.enable, @builtin_one.q || mov headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].data1, @builtin_one.q || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
06 0000000000400000000000000000  nop || mov fu_id_20726_line224_49.a, headerType_0@[orgvar]_id_13544_line46.q || mov fu_id_20726_line224_49.b, @constant_0[w4].q || mov fu_id_20726_line224_49.sign, @builtin_zero.q || mov fu_id_20726_line224_49.equals, @builtin_one.q || mov fu_id_20726_line224_49.less, @builtin_zero.q || mov fu_id_20726_line224_49.invert, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_13546_line83.d, fu_id_20726_line224_49.q || mov isNotImageData_0@[orgvar]_id_13546_line83.sclr, @builtin_zero.q || mov isNotImageData_0@[orgvar]_id_13546_line83.enable, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].data1, @builtin_one.q || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 1 || mov fu_id_20756_line235_50.a, headerType_0@[orgvar]_id_13544_line46.q || mov fu_id_20756_line235_50.b, @constant_15[w4].q || mov fu_id_20756_line235_50.sign, @builtin_zero.q || mov fu_id_20756_line235_50.equals, @builtin_one.q || mov fu_id_20756_line235_50.less, @builtin_zero.q || mov fu_id_20756_line235_50.invert, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_13548_line217.d, fu_id_20756_line235_50.q || mov isControlPacket_0@[orgvar]_id_13548_line217.sclr, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_13548_line217.enable, @builtin_one.q || mov isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].data1, @builtin_one.q || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
07 4020100004000000000000000000  nop || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data4, isNotImageData_0@[orgvar]_id_13546_line83.q || set dout_takeb_trigger@[mux].sel, 16 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data4, isNotImageData_0@[orgvar]_id_13546_line83.q || set dout_seteop_trigger@[mux].sel, 16 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, din.eop || set dout_eop@[mux].sel, 4 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
08 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
09 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0a 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0b 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0c 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0d 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0e 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0f 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
10 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
11 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
12 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
13 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
14 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
15 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
16 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
17 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
18 0000000106000500000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data6, fu_id_23418.q || set @pc_usenextpc_trigger@[mux].sel, 64 || set @pc_nextpc[consts].index, 33 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20726_line224_49.a, headerType_0@[orgvar]_id_13544_line46.q || mov fu_id_20726_line224_49.b, @constant_0[w4].q || mov fu_id_20726_line224_49.sign, @builtin_zero.q || mov fu_id_20726_line224_49.equals, @builtin_one.q || mov fu_id_20726_line224_49.less, @builtin_zero.q || mov fu_id_20726_line224_49.invert, @builtin_one.q || mov fu_id_23418.a, fu_id_20726_line224_49.q || mov fu_id_23418.b, din.eop || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
19 6000040004000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov fu_id_23134.a, justRead_REG.q || mov interlacingFlag_REG.d, fu_id_23134.q || mov interlacingFlag_REG.sclr, @builtin_zero.q || mov interlacingFlag_REG.enable, isControlPacket_0@[orgvar]_id_13548_line217.q || mov interlacingFlag_REG_enable_trigger@[mux].data1, @builtin_one.q || set interlacingFlag_REG_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13548_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1a 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1b 0000008000000e00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data13, isNotImageData_0@[orgvar]_id_13546_line83.q || set @pc_usenextpc_trigger@[mux].sel, 8192 || set @pc_nextpc[consts].index, 156 || mov @pc.nextpc, @pc_nextpc[consts].q || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1c 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1d 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1e 0000004000000300000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data12, fu_id_26020.q || set @pc_usenextpc_trigger@[mux].sel, 4096 || set @pc_nextpc[consts].index, 27 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_26020.a, fu_id_20726_line224_49.q || mov fu_id_26020.b, din.eop || mov fu_id_20726_line224_49.a, headerType_0@[orgvar]_id_13544_line46.q || mov fu_id_20726_line224_49.b, @constant_0[w4].q || mov fu_id_20726_line224_49.sign, @builtin_zero.q || mov fu_id_20726_line224_49.equals, @builtin_one.q || mov fu_id_20726_line224_49.less, @builtin_zero.q || mov fu_id_20726_line224_49.invert, @builtin_one.q || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1f 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
20 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
21 0000018000000100000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data13, isNotImageData_0@[orgvar]_id_13546_line83.q || set @pc_usenextpc_trigger@[mux].sel, 8192 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
22 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
23 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
24 40000200010020e3d5fa00000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || set dout_wdata[consts].index, 15 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, dout_wdata[consts].q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov output_REG[id=118][fuarr=8].d, interlacingFlag_REG.q || mov output_REG[id=118][fuarr=8].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=8].enable, @builtin_one.q || mov output_REG[id=118][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=8]_enable_trigger@[mux].sel, 1 || mov rows_written_@[orgvar]_id_13550_line2564.l, @constant_0[w10].q || mov rows_written_@[orgvar]_id_13550_line2564.enable, @builtin_one.q || mov rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].data1, @builtin_one.q || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 2 || mov rows_written_@[orgvar]_id_13550_line2564.sclr, @builtin_zero.q || mov rows_written_@[orgvar]_id_13550_line2564.sload, rows_written_@[orgvar]_id_13550_line2564_sload@[mux].q || mov rows_written_@[orgvar]_id_13550_line2564_sload@[mux].data1, @builtin_one.q || set rows_written_@[orgvar]_id_13550_line2564_sload@[mux].sel, 1 || mov n_rows_read_AU.l, @constant_1[w8].q || mov n_rows_read_AU.enable, n_rows_read_AU_enable@[mux].q || mov n_rows_read_AU_enable@[mux].data0, @builtin_one.q || set n_rows_read_AU_enable@[mux].sel, 0 || mov n_rows_read_AU_enable_trigger@[mux].data1, @builtin_one.q || set n_rows_read_AU_enable_trigger@[mux].sel, 1 || mov n_rows_read_AU.sclr, @builtin_zero.q || mov n_rows_read_AU.sload, n_rows_read_AU_sload@[mux].q || mov n_rows_read_AU_sload@[mux].data1, @builtin_one.q || set n_rows_read_AU_sload@[mux].sel, 1 || mov run_out_of_pixel_rows_REG.d, run_out_of_pixel_rows_REG_d@[mux].q || mov run_out_of_pixel_rows_REG_d@[mux].data0, @builtin_zero.q || set run_out_of_pixel_rows_REG_d@[mux].sel, 0 || mov run_out_of_pixel_rows_REG.sclr, @builtin_zero.q || mov run_out_of_pixel_rows_REG.enable, run_out_of_pixel_rows_REG_enable@[mux].q || mov run_out_of_pixel_rows_REG_enable@[mux].data0, @builtin_one.q || set run_out_of_pixel_rows_REG_enable@[mux].sel, 0 || mov run_out_of_pixel_rows_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.l, @constant_12[w4].q || mov v_off_edge_AU.enable, v_off_edge_AU_enable@[mux].q || mov v_off_edge_AU_enable@[mux].data0, @builtin_one.q || set v_off_edge_AU_enable@[mux].sel, 0 || mov v_off_edge_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_off_edge_AU_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.sclr, @builtin_zero.q || mov v_off_edge_AU.sload, v_off_edge_AU_sload@[mux].q || mov v_off_edge_AU_sload@[mux].data1, @builtin_one.q || set v_off_edge_AU_sload@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data0, @constant_0[w8].q || set just_read_REG_d@[mux].sel, 0 || mov just_read_REG.sclr, @builtin_zero.q || mov just_read_REG.enable, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data1, @builtin_one.q || set just_read_REG_enable_trigger@[mux].sel, 2 || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 0 || mov v_coeff_pos_AU.l, @constant_7[w4].q || mov v_coeff_pos_AU.enable, v_coeff_pos_AU_enable@[mux].q || mov v_coeff_pos_AU_enable@[mux].data0, @builtin_one.q || set v_coeff_pos_AU_enable@[mux].sel, 0 || mov v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_pos_AU.sclr, @builtin_zero.q || mov v_coeff_pos_AU.sload, v_coeff_pos_AU_sload@[mux].q || mov v_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_sload@[mux].sel, 1 || mov fu_id_6259_@[orgvar]_id_13553.l, @constant_481[w10].q || mov fu_id_6259_@[orgvar]_id_13553.enable, @builtin_one.q || mov fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 1 || mov fu_id_6259_@[orgvar]_id_13553.sclr, @builtin_zero.q || mov fu_id_6259_@[orgvar]_id_13553.sload, fu_id_6259_@[orgvar]_id_13553_sload@[mux].q || mov fu_id_6259_@[orgvar]_id_13553_sload@[mux].data1, @builtin_one.q || set fu_id_6259_@[orgvar]_id_13553_sload@[mux].sel, 1 || mov error_v_coeff_pos_AU.l, @constant_7[w3].q || mov error_v_coeff_pos_AU.enable, error_v_coeff_pos_AU_enable@[mux].q || mov error_v_coeff_pos_AU_enable@[mux].data0, @builtin_one.q || set error_v_coeff_pos_AU_enable@[mux].sel, 0 || mov error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov error_v_coeff_pos_AU.sload, error_v_coeff_pos_AU_sload@[mux].q || mov error_v_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_sload@[mux].sel, 1 || mov error_j_AU[id=128].l, @constant_7[w3].q || mov error_j_AU[id=128].enable, error_j_AU[id=128]_enable@[mux].q || mov error_j_AU[id=128]_enable@[mux].data0, @builtin_one.q || set error_j_AU[id=128]_enable@[mux].sel, 0 || mov error_j_AU[id=128]_enable_trigger@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_enable_trigger@[mux].sel, 1 || mov error_j_AU[id=128].sclr, @builtin_zero.q || mov error_j_AU[id=128].sload, error_j_AU[id=128]_sload@[mux].q || mov error_j_AU[id=128]_sload@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_sload@[mux].sel, 1 || mov thisOutput_2_comb_id_26212.d, @constant_0[w8].q || mov thisOutput_2_comb_id_26212.sclr, @builtin_zero.q || mov thisOutput_2_comb_id_26212.enable, @builtin_one.q || mov thisOutput_2_comb_id_26212_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_2_comb_id_26212_enable_trigger@[mux].sel, 1 || mov thisOutput_5_comb_id_26215.d, @constant_2[w8].q || mov thisOutput_5_comb_id_26215.sclr, @builtin_zero.q || mov thisOutput_5_comb_id_26215.enable, @builtin_one.q || mov thisOutput_5_comb_id_26215_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_5_comb_id_26215_enable_trigger@[mux].sel, 1 || mov thisOutput_8_comb_id_26218.d, @constant_8[w8].q || mov thisOutput_8_comb_id_26218.sclr, @builtin_zero.q || mov thisOutput_8_comb_id_26218.enable, @builtin_one.q || mov thisOutput_8_comb_id_26218_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_8_comb_id_26218_enable_trigger@[mux].sel, 1 || mov thisOutput_11_comb_id_26221.d, @constant_0[w8].q || mov thisOutput_11_comb_id_26221.sclr, @builtin_zero.q || mov thisOutput_11_comb_id_26221.enable, @builtin_one.q || mov thisOutput_11_comb_id_26221_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_11_comb_id_26221_enable_trigger@[mux].sel, 1 || mov thisOutput_14_comb_id_26224.d, @constant_0[w8].q || mov thisOutput_14_comb_id_26224.sclr, @builtin_zero.q || mov thisOutput_14_comb_id_26224.enable, @builtin_one.q || mov thisOutput_14_comb_id_26224_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 1 || mov thisOutput_17_comb_id_26227.d, @constant_1[w8].q || mov thisOutput_17_comb_id_26227.sclr, @builtin_zero.q || mov thisOutput_17_comb_id_26227.enable, @builtin_one.q || mov thisOutput_17_comb_id_26227_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 1 || mov thisOutput_20_comb_id_26230.d, @constant_14[w8].q || mov thisOutput_20_comb_id_26230.sclr, @builtin_zero.q || mov thisOutput_20_comb_id_26230.enable, @builtin_one.q || mov thisOutput_20_comb_id_26230_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 1 || mov thisOutput_23_comb_id_26233.d, @constant_0[w8].q || mov thisOutput_23_comb_id_26233.sclr, @builtin_zero.q || mov thisOutput_23_comb_id_26233.enable, @builtin_one.q || mov thisOutput_23_comb_id_26233_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
25 4000030000100000000000000000  nop || mov output_REG[id=118][fuarr=7].d, output_REG[id=118][fuarr=8].q || mov output_REG[id=118][fuarr=7].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=7].enable, @builtin_one.q || mov output_REG[id=118][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=7]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data9, thisOutput_2_comb_id_26212.q || set dout_wdata@[mux].sel, 512 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=8]_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_2_comb_id_26212_enable_trigger@[mux].sel, 0 || set thisOutput_5_comb_id_26215_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26218_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26221_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
26 4000030000200000000000000000  nop || mov output_REG[id=118][fuarr=6].d, output_REG[id=118][fuarr=7].q || mov output_REG[id=118][fuarr=6].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=6].enable, @builtin_one.q || mov output_REG[id=118][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=6]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data10, thisOutput_5_comb_id_26215.q || set dout_wdata@[mux].sel, 1024 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_5_comb_id_26215_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26218_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26221_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
27 4000030002000000000000000000  nop || mov output_REG[id=118][fuarr=5].d, output_REG[id=118][fuarr=6].q || mov output_REG[id=118][fuarr=5].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=5].enable, @builtin_one.q || mov output_REG[id=118][fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=5]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data11, thisOutput_8_comb_id_26218.q || set dout_wdata@[mux].sel, 2048 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26218_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26221_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=6]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
28 4000030000008000000000000000  nop || mov output_REG[id=118][fuarr=4].d, output_REG[id=118][fuarr=5].q || mov output_REG[id=118][fuarr=4].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=4].enable, @builtin_one.q || mov output_REG[id=118][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=4]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, thisOutput_11_comb_id_26221.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26221_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=5]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
29 4000030000010000000000000000  nop || mov output_REG[id=118][fuarr=3].d, output_REG[id=118][fuarr=4].q || mov output_REG[id=118][fuarr=3].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=3].enable, @builtin_one.q || mov output_REG[id=118][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=3]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, thisOutput_14_comb_id_26224.q || set dout_wdata@[mux].sel, 32 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26224_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=4]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2a 4000030000020000000000000000  nop || mov output_REG[id=118][fuarr=2].d, output_REG[id=118][fuarr=3].q || mov output_REG[id=118][fuarr=2].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=2].enable, @builtin_one.q || mov output_REG[id=118][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=2]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, thisOutput_17_comb_id_26227.q || set dout_wdata@[mux].sel, 64 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26227_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=3]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2b 4000030000040000000000000000  nop || mov output_REG[id=118][fuarr=1].d, output_REG[id=118][fuarr=2].q || mov output_REG[id=118][fuarr=1].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=1].enable, @builtin_one.q || mov output_REG[id=118][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=1]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data7, thisOutput_20_comb_id_26230.q || set dout_wdata@[mux].sel, 128 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26230_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=2]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2c 4000030000080000000000000000  nop || mov output_REG[id=118][fuarr=0].d, output_REG[id=118][fuarr=1].q || mov output_REG[id=118][fuarr=0].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=0].enable, @builtin_one.q || mov output_REG[id=118][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=0]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data8, thisOutput_23_comb_id_26233.q || set dout_wdata@[mux].sel, 256 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26233_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=1]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2d 4000030000004000000000000000  nop || mov fu_id_23424.a, output_REG[id=118][fuarr=0].q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, fu_id_23424.q || set dout_wdata@[mux].sel, 2 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data1, @builtin_one.q || set dout_eop@[mux].sel, 2 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2e 0000010000000000000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2f 4000020000002000000000000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || set dout_wdata[consts].index, 0 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, dout_wdata[consts].q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
30 00000000000020000001c0000000  nop || mov fu_id_23428.a, error_j_AU[id=128].q || mov fu_id_20816_line2600_45.a, v_off_edge_AU.q || set fu_id_20816_line2600_45_b[consts].index, 14 || mov fu_id_20816_line2600_45.b, fu_id_20816_line2600_45_b[consts].q || mov fu_id_20816_line2600_45.sign, @builtin_one.q || mov fu_id_20816_line2600_45.equals, @builtin_zero.q || mov fu_id_20816_line2600_45.less, @builtin_one.q || mov fu_id_20816_line2600_45.invert, fu_id_20816_line2600_45_invert@[mux].q || mov fu_id_20816_line2600_45_invert@[mux].data1, @builtin_one.q || set fu_id_20816_line2600_45_invert@[mux].sel, 1 || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.d, fu_id_20816_line2600_45.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.sclr, @builtin_zero.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable, @builtin_one.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].data1, @builtin_one.q || set kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].sel, 1 || mov pre_error_j_AU[id=134].a, @constant_1[w3].q || mov pre_error_j_AU[id=134].b, @constant_0[w3].q || mov pre_error_j_AU[id=134].l, @constant_7[w3].q || mov pre_error_j_AU[id=134].enable, @builtin_one.q || mov pre_error_j_AU[id=134]_enable_trigger@[mux].data1, @builtin_one.q || set pre_error_j_AU[id=134]_enable_trigger@[mux].sel, 1 || mov pre_error_j_AU[id=134].sload, fu_id_23428.q || mov pre_error_j_AU[id=134].subNadd, @builtin_zero.q || mov pre_error_j_AU[id=134].sclr, @builtin_zero.q || mov read_enable_j_AU.l, read_enable_j_AU_l@[mux].q || mov read_enable_j_AU_l@[mux].data1, fu_id_23428.q || set read_enable_j_AU_l@[mux].sel, 1 || mov read_enable_j_AU.enable, read_enable_j_AU_enable@[mux].q || mov read_enable_j_AU_enable@[mux].data0, @builtin_one.q || set read_enable_j_AU_enable@[mux].sel, 0 || mov read_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_j_AU_enable_trigger@[mux].sel, 1 || mov read_enable_j_AU.sclr, @builtin_zero.q || mov read_enable_j_AU.sload, @builtin_one.q || mov fu_id_23434.a, error_v_coeff_pos_AU.q || mov pre_v_coeff_pos_AU.a, @constant_8[w4].q || mov pre_v_coeff_pos_AU.b, @constant_0[w4].q || mov pre_v_coeff_pos_AU.l, @constant_9[w4].q || mov pre_v_coeff_pos_AU.enable, @builtin_one.q || mov pre_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_v_coeff_pos_AU.sload, fu_id_23434.q || mov pre_v_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_v_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_v_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_v_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_v_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_v_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_error_v_coeff_pos_AU.sload, fu_id_23434.q || mov pre_error_v_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 0 || mov i_@[orgvar]_id_13564_line1595.l, @constant_0[w11].q || mov i_@[orgvar]_id_13564_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13564_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13564_line1595.sload, i_@[orgvar]_id_13564_line1595_sload@[mux].q || mov i_@[orgvar]_id_13564_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13564_line1595_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
31 0000000002000020000080000000  nop || mov error_j_AU[id=128].a, error_j_AU[id=128].q || mov error_j_AU[id=128].b, pre_error_j_AU[id=134].q || mov error_j_AU[id=128].enable, error_j_AU[id=128]_enable@[mux].q || mov error_j_AU[id=128]_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13556_line2457.q || set error_j_AU[id=128]_enable@[mux].sel, 1 || mov error_j_AU[id=128]_enable_trigger@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_enable_trigger@[mux].sel, 1 || mov error_j_AU[id=128].subNadd, @builtin_one.q || mov error_j_AU[id=128].sclr, @builtin_zero.q || mov error_j_AU[id=128].sload, error_j_AU[id=128]_sload@[mux].q || mov error_j_AU[id=128]_sload@[mux].data0, @builtin_zero.q || set error_j_AU[id=128]_sload@[mux].sel, 0 || mov write_enable_j_AU.l, kernel_y_is_active_0@[orgvar]_id_13556_line2457.q || mov write_enable_j_AU.enable, @builtin_one.q || mov write_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_j_AU_enable_trigger@[mux].sel, 1 || mov write_enable_j_AU.sclr, @builtin_zero.q || mov write_enable_j_AU.sload, @builtin_one.q || mov v_coeff_pos_AU.a, v_coeff_pos_AU.q || mov v_coeff_pos_AU.b, pre_v_coeff_pos_AU.q || mov v_coeff_pos_AU.enable, v_coeff_pos_AU_enable@[mux].q || mov v_coeff_pos_AU_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13556_line2457.q || set v_coeff_pos_AU_enable@[mux].sel, 1 || mov v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_pos_AU.subNadd, @builtin_zero.q || mov v_coeff_pos_AU.sclr, @builtin_zero.q || mov v_coeff_pos_AU.sload, v_coeff_pos_AU_sload@[mux].q || mov v_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set v_coeff_pos_AU_sload@[mux].sel, 0 || mov error_v_coeff_pos_AU.a, error_v_coeff_pos_AU.q || mov error_v_coeff_pos_AU.b, pre_error_v_coeff_pos_AU.q || mov error_v_coeff_pos_AU.enable, error_v_coeff_pos_AU_enable@[mux].q || mov error_v_coeff_pos_AU_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13556_line2457.q || set error_v_coeff_pos_AU_enable@[mux].sel, 1 || mov error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_v_coeff_pos_AU.subNadd, @builtin_one.q || mov error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov error_v_coeff_pos_AU.sload, error_v_coeff_pos_AU_sload@[mux].q || mov error_v_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_v_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_20816_line2600_45.a, v_off_edge_AU.q || set fu_id_20816_line2600_45_b[consts].index, 0 || mov fu_id_20816_line2600_45.b, fu_id_20816_line2600_45_b[consts].q || mov fu_id_20816_line2600_45.sign, @builtin_one.q || mov fu_id_20816_line2600_45.equals, @builtin_zero.q || mov fu_id_20816_line2600_45.less, @builtin_one.q || mov fu_id_20816_line2600_45.invert, fu_id_20816_line2600_45_invert@[mux].q || mov fu_id_20816_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20816_line2600_45_invert@[mux].sel, 0 || mov fu_id_23476.a, read_enable_j_AU.q || mov fu_id_23476.b, fu_id_20816_line2600_45.q || mov fu_id_23476.c, run_out_of_pixel_rows_REG.q || mov v_off_edge_AU.a, v_off_edge_AU.q || mov v_off_edge_AU.b, @constant_1[w4].q || mov v_off_edge_AU.enable, v_off_edge_AU_enable@[mux].q || mov v_off_edge_AU_enable@[mux].data1, fu_id_23476.q || set v_off_edge_AU_enable@[mux].sel, 1 || mov v_off_edge_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_off_edge_AU_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.subNadd, @builtin_zero.q || mov v_off_edge_AU.sclr, @builtin_zero.q || mov v_off_edge_AU.sload, v_off_edge_AU_sload@[mux].q || mov v_off_edge_AU_sload@[mux].data0, @builtin_zero.q || set v_off_edge_AU_sload@[mux].sel, 0 || mov read_enable_j_AU.l, read_enable_j_AU_l@[mux].q || mov read_enable_j_AU_l@[mux].data0, @builtin_zero.q || set read_enable_j_AU_l@[mux].sel, 0 || mov read_enable_j_AU.enable, read_enable_j_AU_enable@[mux].q || mov read_enable_j_AU_enable@[mux].data1, run_out_of_pixel_rows_REG.q || set read_enable_j_AU_enable@[mux].sel, 1 || mov read_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_j_AU_enable_trigger@[mux].sel, 1 || mov read_enable_j_AU.sclr, @builtin_zero.q || mov read_enable_j_AU.sload, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].sel, 0 || set pre_error_j_AU[id=134]_enable_trigger@[mux].sel, 0 || set pre_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set pre_error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
32 0000000002000000000110000000  nop || mov cond2624_0@[orgvar]_id_13558.d, write_enable_j_AU.q || mov cond2624_0@[orgvar]_id_13558.sclr, @builtin_zero.q || mov cond2624_0@[orgvar]_id_13558.enable, @builtin_one.q || mov cond2624_0@[orgvar]_id_13558_enable_trigger@[mux].data1, @builtin_one.q || set cond2624_0@[orgvar]_id_13558_enable_trigger@[mux].sel, 1 || mov fu_id_20922_line2651_56.a, v_coeff_pos_AU.q || mov fu_id_20922_line2651_56.b, @constant_8[w4].q || mov fu_id_20922_line2651_56.sign, @builtin_zero.q || mov fu_id_20922_line2651_56.equals, @builtin_one.q || mov fu_id_20922_line2651_56.less, @builtin_one.q || mov fu_id_20922_line2651_56.invert, @builtin_one.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.d, fu_id_20922_line2651_56.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.sclr, @builtin_zero.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable, @builtin_one.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].data1, @builtin_one.q || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 1 || mov fu_id_23438.a, v_coeff_pos_AU.q || mov v_coeff_access_AU.a, v_coeff_access_AU_a@[mux].q || mov v_coeff_access_AU_a@[mux].data0, @constant_16[w6].q || set v_coeff_access_AU_a@[mux].sel, 0 || mov v_coeff_access_AU.b, v_coeff_access_AU_b@[mux].q || mov v_coeff_access_AU_b@[mux].data1, fu_id_23438.q || set v_coeff_access_AU_b@[mux].sel, 1 || mov v_coeff_access_AU.enable, @builtin_one.q || mov v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_access_AU.subNadd, v_coeff_access_AU_subNadd@[mux].q || mov v_coeff_access_AU_subNadd@[mux].data1, @builtin_one.q || set v_coeff_access_AU_subNadd@[mux].sel, 1 || mov v_coeff_access_AU.sclr, @builtin_zero.q || mov v_coeff_access_AU.sload, v_coeff_access_AU_sload@[mux].q || mov v_coeff_access_AU_sload@[mux].data0, @builtin_zero.q || set v_coeff_access_AU_sload@[mux].sel, 0 || mov fu_id_20816_line2600_45.a, v_off_edge_AU.q || set fu_id_20816_line2600_45_b[consts].index, 0 || mov fu_id_20816_line2600_45.b, fu_id_20816_line2600_45_b[consts].q || mov fu_id_20816_line2600_45.sign, @builtin_one.q || mov fu_id_20816_line2600_45.equals, @builtin_zero.q || mov fu_id_20816_line2600_45.less, @builtin_one.q || mov fu_id_20816_line2600_45.invert, fu_id_20816_line2600_45_invert@[mux].q || mov fu_id_20816_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20816_line2600_45_invert@[mux].sel, 0 || mov fu_id_23484.a, v_off_edge_AU.q || mov shift_iterations_AU[id=180].a, shift_iterations_AU[id=180]_a@[mux].q || mov shift_iterations_AU[id=180]_a@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_a@[mux].sel, 0 || mov shift_iterations_AU[id=180].b, shift_iterations_AU[id=180]_b@[mux].q || mov shift_iterations_AU[id=180]_b@[mux].data1, fu_id_23484.q || set shift_iterations_AU[id=180]_b@[mux].sel, 1 || mov shift_iterations_AU[id=180].enable, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 2 || mov shift_iterations_AU[id=180].subNadd, shift_iterations_AU[id=180]_subNadd@[mux].q || mov shift_iterations_AU[id=180]_subNadd@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_subNadd@[mux].sel, 1 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data0, @builtin_zero.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 0 || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.d, fu_id_20816_line2600_45.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.sclr, @builtin_zero.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable, @builtin_one.q || mov kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].data1, @builtin_one.q || set kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
33 0000000004000000000010000000  nop || mov rows_written_@[orgvar]_id_13550_line2564.a, rows_written_@[orgvar]_id_13550_line2564.q || mov rows_written_@[orgvar]_id_13550_line2564.b, @constant_1[w10].q || cmov rows_written_@[orgvar]_id_13550_line2564.enable, @builtin_one.q, @builtin_one.q || mov rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].data2, cond2624_0@[orgvar]_id_13558.q || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 4 || mov rows_written_@[orgvar]_id_13550_line2564.subNadd, @builtin_zero.q || mov rows_written_@[orgvar]_id_13550_line2564.sclr, @builtin_zero.q || mov rows_written_@[orgvar]_id_13550_line2564.sload, rows_written_@[orgvar]_id_13550_line2564_sload@[mux].q || mov rows_written_@[orgvar]_id_13550_line2564_sload@[mux].data0, @builtin_zero.q || set rows_written_@[orgvar]_id_13550_line2564_sload@[mux].sel, 0 || mov fu_id_23438.a, v_coeff_pos_AU.q || mov v_coeff_access_AU.a, v_coeff_access_AU_a@[mux].q || mov v_coeff_access_AU_a@[mux].data1, fu_id_23438.q || set v_coeff_access_AU_a@[mux].sel, 1 || mov v_coeff_access_AU.b, v_coeff_access_AU_b@[mux].q || mov v_coeff_access_AU_b@[mux].data0, @constant_0[w6].q || set v_coeff_access_AU_b@[mux].sel, 0 || mov v_coeff_access_AU.l, v_coeff_access_AU.q || mov v_coeff_access_AU.enable, @builtin_one.q || mov v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_access_AU.sload, v_coeff_access_AU_sload@[mux].q || mov v_coeff_access_AU_sload@[mux].data1, v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.q || set v_coeff_access_AU_sload@[mux].sel, 1 || mov v_coeff_access_AU.subNadd, v_coeff_access_AU_subNadd@[mux].q || mov v_coeff_access_AU_subNadd@[mux].data0, @builtin_zero.q || set v_coeff_access_AU_subNadd@[mux].sel, 0 || mov v_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_23490.a, v_off_edge_AU.q || mov fu_id_23492.a, shift_iterations_AU[id=180].q || mov shift_iterations_AU[id=180].a, shift_iterations_AU[id=180]_a@[mux].q || mov shift_iterations_AU[id=180]_a@[mux].data1, fu_id_23490.q || set shift_iterations_AU[id=180]_a@[mux].sel, 1 || mov shift_iterations_AU[id=180].b, shift_iterations_AU[id=180]_b@[mux].q || mov shift_iterations_AU[id=180]_b@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_b@[mux].sel, 0 || mov shift_iterations_AU[id=180].l, shift_iterations_AU[id=180]_l@[mux].q || mov shift_iterations_AU[id=180]_l@[mux].data1, fu_id_23492.q || set shift_iterations_AU[id=180]_l@[mux].sel, 1 || mov shift_iterations_AU[id=180].enable, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 2 || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data2, kernel_y_is_active_0@[orgvar]_id_13556_line2457.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 4 || mov shift_iterations_AU[id=180].subNadd, shift_iterations_AU[id=180]_subNadd@[mux].q || mov shift_iterations_AU[id=180]_subNadd@[mux].data0, @builtin_zero.q || set shift_iterations_AU[id=180]_subNadd@[mux].sel, 0 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set kernel_y_is_active_0@[orgvar]_id_13556_line2457_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set cond2624_0@[orgvar]_id_13558_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
34 0000000000000800000004000000  nop || mov fu_id_20850_line2639_13.a, rows_written_@[orgvar]_id_13550_line2564.q || mov fu_id_20850_line2639_13.b, @constant_480[w10].q || mov fu_id_20850_line2639_13.sign, @builtin_one.q || mov fu_id_20850_line2639_13.equals, @builtin_one.q || mov fu_id_20850_line2639_13.less, @builtin_zero.q || mov fu_id_20850_line2639_13.invert, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_13560_line2555.d, fu_id_20850_line2639_13.q || mov is_last_row_0@[orgvar]_id_13560_line2555.sclr, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_13560_line2555.enable, @builtin_one.q || mov is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].data1, @builtin_one.q || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 1 || mov direct_v_coeff_access_AU.l, v_coeff_access_AU.q || mov direct_v_coeff_access_AU.enable, @builtin_one.q || mov direct_v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set direct_v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov direct_v_coeff_access_AU.sclr, @builtin_zero.q || mov direct_v_coeff_access_AU.sload, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 0 || set v_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
35 1000000200000600000000000000  nop || mov fu_id_23442.a, direct_v_coeff_access_AU.q || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data0, fu_id_23442.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 0 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_23496.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 60 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20967_line2215_58.a, @constant_0[w3].q || mov fu_id_20967_line2215_58.b, fu_id_23494.q || mov fu_id_20967_line2215_58.sign, @builtin_zero.q || mov fu_id_20967_line2215_58.equals, @builtin_zero.q || mov fu_id_20967_line2215_58.less, @builtin_one.q || mov fu_id_20967_line2215_58.invert, @builtin_zero.q || mov fu_id_23496.a, fu_id_20967_line2215_58.q || mov fu_id_23494.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set direct_v_coeff_access_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
36 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
37 0000000000000000000003000000  nop || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data0, fu_id_23446.q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data1, fu_id_23464.q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data0, fu_id_23452.q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data0, fu_id_23458.q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data0, fu_id_23458.q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data0, fu_id_23452.q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data0, fu_id_23464.q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data1, fu_id_23446.q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
38 0000000002000000000061000000  nop || mov fu_id_20816_line2600_45.a, v_off_edge_AU.q || set fu_id_20816_line2600_45_b[consts].index, 0 || mov fu_id_20816_line2600_45.b, fu_id_20816_line2600_45_b[consts].q || mov fu_id_20816_line2600_45.sign, @builtin_one.q || mov fu_id_20816_line2600_45.equals, @builtin_zero.q || mov fu_id_20816_line2600_45.less, @builtin_one.q || mov fu_id_20816_line2600_45.invert, fu_id_20816_line2600_45_invert@[mux].q || mov fu_id_20816_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20816_line2600_45_invert@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].a, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data1, fu_id_20816_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25010.a, fu_id_20816_line2600_45.q || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data2, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data2, fu_id_25010.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].a, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data1, fu_id_20816_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data2, fu_id_20816_line2600_45.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].a, these_v_coeffs_mirrored_AU[id=178][fuarr=3].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data1, fu_id_20816_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data1, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data2, these_v_coeffs_AU[fuarr=3].q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data2, fu_id_20816_line2600_45.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].a, these_v_coeffs_AU[fuarr=3].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data1, fu_id_20816_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data1, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data2, fu_id_20816_line2600_45.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov i_@[orgvar]_id_13564_line1595.a, i_@[orgvar]_id_13564_line1595.q || mov i_@[orgvar]_id_13564_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13564_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13564_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13564_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13564_line1595.sload, i_@[orgvar]_id_13564_line1595_sload@[mux].q || mov i_@[orgvar]_id_13564_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13564_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
39 0000000040000400000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_22304_line2215_58.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 56 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_22304_line2215_58.a, fu_id_25014.q || mov fu_id_22304_line2215_58.b, fu_id_23494.q || mov fu_id_22304_line2215_58.sign, @builtin_zero.q || mov fu_id_22304_line2215_58.equals, @builtin_zero.q || mov fu_id_22304_line2215_58.less, @builtin_one.q || mov fu_id_22304_line2215_58.invert, @builtin_zero.q || mov fu_id_25014.a, i_@[orgvar]_id_13564_line1595.q || mov fu_id_23494.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3a 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3b 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13564_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3c 0000000002000000000108000000  nop || mov fu_id_20816_line2600_45.a, v_off_edge_AU.q || set fu_id_20816_line2600_45_b[consts].index, 0 || mov fu_id_20816_line2600_45.b, fu_id_20816_line2600_45_b[consts].q || mov fu_id_20816_line2600_45.sign, @builtin_one.q || mov fu_id_20816_line2600_45.equals, @builtin_zero.q || mov fu_id_20816_line2600_45.less, @builtin_one.q || mov fu_id_20816_line2600_45.invert, fu_id_20816_line2600_45_invert@[mux].q || mov fu_id_20816_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20816_line2600_45_invert@[mux].sel, 0 || mov fu_id_26022.a, fu_id_20816_line2600_45.q || mov shift_iterations_AU[id=180].l, shift_iterations_AU[id=180]_l@[mux].q || mov shift_iterations_AU[id=180]_l@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_l@[mux].sel, 0 || cmov shift_iterations_AU[id=180].enable, @builtin_one.q, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data2, fu_id_26022.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 4 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13567_line1595.l, @constant_0[w11].q || mov i_@[orgvar]_id_13567_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13567_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13567_line1595.sload, i_@[orgvar]_id_13567_line1595_sload@[mux].q || mov i_@[orgvar]_id_13567_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13567_line1595_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
3d 0000000200000a00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_23496.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 68 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20967_line2215_58.a, @constant_0[w3].q || mov fu_id_20967_line2215_58.b, fu_id_23494.q || mov fu_id_20967_line2215_58.sign, @builtin_zero.q || mov fu_id_20967_line2215_58.equals, @builtin_zero.q || mov fu_id_20967_line2215_58.less, @builtin_one.q || mov fu_id_20967_line2215_58.invert, @builtin_zero.q || mov fu_id_23496.a, fu_id_20967_line2215_58.q || mov fu_id_23494.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3e 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3f 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
40 0000000000000800000161800000  nop || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data1, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13567_line1595.a, i_@[orgvar]_id_13567_line1595.q || mov i_@[orgvar]_id_13567_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13567_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13567_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13567_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13567_line1595.sload, i_@[orgvar]_id_13567_line1595_sload@[mux].q || mov i_@[orgvar]_id_13567_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13567_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
41 0000000020000800000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_22276_line2266_58.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 64 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_22276_line2266_58.a, fu_id_25008.q || mov fu_id_22276_line2266_58.b, shift_iterations_AU[id=180].q || mov fu_id_22276_line2266_58.sign, @builtin_zero.q || mov fu_id_22276_line2266_58.equals, @builtin_zero.q || mov fu_id_22276_line2266_58.less, @builtin_one.q || mov fu_id_22276_line2266_58.invert, @builtin_zero.q || mov fu_id_25008.a, i_@[orgvar]_id_13567_line1595.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
42 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
43 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13567_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
44 00000000000038000000014c0000  nop || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data2, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data2, these_v_coeffs_AU[fuarr=3].q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=3].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 0 || mov write_pos_AU.l, @constant_320[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data0, @builtin_one.q || set write_pos_AU_enable@[mux].sel, 1 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data1, @builtin_one.q || set write_pos_AU_sload@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data0, @builtin_zero.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 0 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_REG.enable, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 2 || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13570_line1595.l, @constant_1[w11].q || mov i_@[orgvar]_id_13570_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13570_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13570_line1595.sload, i_@[orgvar]_id_13570_line1595_sload@[mux].q || mov i_@[orgvar]_id_13570_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13570_line1595_sload@[mux].sel, 1 || mov fu_id_6271_@[orgvar]_id_13573.l, @constant_1[w2].q || mov fu_id_6271_@[orgvar]_id_13573.enable, @builtin_one.q || mov fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 1 || mov fu_id_6271_@[orgvar]_id_13573.sclr, @builtin_zero.q || mov fu_id_6271_@[orgvar]_id_13573.sload, fu_id_6271_@[orgvar]_id_13573_sload@[mux].q || mov fu_id_6271_@[orgvar]_id_13573_sload@[mux].data1, @builtin_one.q || set fu_id_6271_@[orgvar]_id_13573_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
45 0000000002000000000002600000  nop || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_25042.a, run_out_of_pixels_this_row_REG.q || mov fu_id_25042.b, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data2, fu_id_25042.q || set write_pos_AU_enable@[mux].sel, 4 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data2, fu_id_21035_line1714_57.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 4 || mov fu_id_6271_@[orgvar]_id_13573.a, fu_id_6271_@[orgvar]_id_13573.q || mov fu_id_6271_@[orgvar]_id_13573.b, @constant_1[w2].q || mov fu_id_6271_@[orgvar]_id_13573.enable, @builtin_one.q || mov fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 1 || mov fu_id_6271_@[orgvar]_id_13573.subNadd, @builtin_one.q || mov fu_id_6271_@[orgvar]_id_13573.sclr, @builtin_zero.q || mov fu_id_6271_@[orgvar]_id_13573.sload, fu_id_6271_@[orgvar]_id_13573_sload@[mux].q || mov fu_id_6271_@[orgvar]_id_13573_sload@[mux].data0, @builtin_zero.q || set fu_id_6271_@[orgvar]_id_13573_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
46 0000000002000000000000020000  nop || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_25064.a, read_enable_j_AU.q || mov fu_id_25064.b, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13576.d, fu_id_25064.q || mov cond1745_0@[orgvar]_id_13576.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13576.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13576_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13576_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
47 0804000000000000000000000000  nop || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data6, cond1745_0@[orgvar]_id_13576.q || set din_takeb_trigger@[mux].sel, 64 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_25262.a, read_enable_j_AU.q || mov fu_id_25262.b, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13578.d, fu_id_25262.q || mov cond1738_0@[orgvar]_id_13578.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13578.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13578_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13578_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13576_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
48 0400400000000010000000000000  nop || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data6, cond1745_0@[orgvar]_id_13576.q || set just_read_REG_enable_trigger@[mux].sel, 64 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond1738_0@[orgvar]_id_13578.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_25460.a, read_enable_j_AU.q || mov fu_id_25460.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13580.d, fu_id_25460.q || mov cond1738_0@[orgvar]_id_13580.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13580.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13580_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13580_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13576_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13578_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
49 0200800000000010002000000000  nop || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_25128.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25128.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data1, fu_id_25128.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_25170.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25170.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data1, fu_id_25170.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_25212.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25212.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data1, fu_id_25212.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_25244.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.b, read_enable_j_AU.q || mov fu_id_25246.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25246.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data1, fu_id_25246.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_25244.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data2, cond1738_0@[orgvar]_id_13578.q || set just_read_REG_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond1738_0@[orgvar]_id_13580.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13578_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13580_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4a 0100000002000014001000208000  nop || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25324.a, fu_id_25086.q || mov fu_id_25324.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25324.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25324.d, read_enable_j_AU.q || mov fu_id_25326.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25326.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data1, fu_id_25324.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data1, fu_id_25326.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data2, fu_id_25324.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_25366.a, fu_id_25086.q || mov fu_id_25366.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25366.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25366.d, read_enable_j_AU.q || mov fu_id_25368.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25368.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data1, fu_id_25366.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data1, fu_id_25368.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data2, fu_id_25366.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_25408.a, fu_id_25086.q || mov fu_id_25408.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25408.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25408.d, read_enable_j_AU.q || mov fu_id_25410.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25410.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data1, fu_id_25408.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data1, fu_id_25410.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data2, fu_id_25408.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_25442.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25442.b, read_enable_j_AU.q || mov fu_id_25444.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25444.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data1, fu_id_25442.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data1, fu_id_25444.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_25442.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data3, cond1738_0@[orgvar]_id_13580.q || set just_read_REG_enable_trigger@[mux].sel, 8 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_3_comb_id_26239.d, v_kernel_AU[fuarr=0].q || mov v_data_0_3_comb_id_26239.sclr, @builtin_zero.q || mov v_data_0_3_comb_id_26239.enable, @builtin_one.q || mov v_data_0_3_comb_id_26239_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_3_comb_id_26239_enable_trigger@[mux].sel, 1 || mov v_data_1_3_comb_id_26242.d, v_kernel_AU[fuarr=3].q || mov v_data_1_3_comb_id_26242.sclr, @builtin_zero.q || mov v_data_1_3_comb_id_26242.enable, @builtin_one.q || mov v_data_1_3_comb_id_26242_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_3_comb_id_26242_enable_trigger@[mux].sel, 1 || mov v_data_2_3_comb_id_26245.d, v_kernel_AU[fuarr=6].q || mov v_data_2_3_comb_id_26245.sclr, @builtin_zero.q || mov v_data_2_3_comb_id_26245.enable, @builtin_one.q || mov v_data_2_3_comb_id_26245_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_3_comb_id_26245_enable_trigger@[mux].sel, 1 || mov v_data_3_3_comb_id_26248.d, v_kernel_AU[fuarr=9].q || mov v_data_3_3_comb_id_26248.sclr, @builtin_zero.q || mov v_data_3_3_comb_id_26248.enable, @builtin_one.q || mov v_data_3_3_comb_id_26248_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_3_comb_id_26248_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13580_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4b 0080000002000400000800208000  nop || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25522.a, fu_id_25086.q || mov fu_id_25522.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25522.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25522.d, read_enable_j_AU.q || mov fu_id_25524.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25524.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data1, fu_id_25522.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data1, fu_id_25524.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data2, fu_id_25522.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_25564.a, fu_id_25086.q || mov fu_id_25564.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25564.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25564.d, read_enable_j_AU.q || mov fu_id_25566.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25566.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data1, fu_id_25564.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data1, fu_id_25566.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data2, fu_id_25564.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_25606.a, fu_id_25086.q || mov fu_id_25606.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25606.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25606.d, read_enable_j_AU.q || mov fu_id_25608.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25608.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data1, fu_id_25606.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data1, fu_id_25608.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data2, fu_id_25606.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_25640.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25640.b, read_enable_j_AU.q || mov fu_id_25642.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25642.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data1, fu_id_25640.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data1, fu_id_25642.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_25640.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_4_comb_id_26251.d, v_kernel_AU[fuarr=1].q || mov v_data_0_4_comb_id_26251.sclr, @builtin_zero.q || mov v_data_0_4_comb_id_26251.enable, @builtin_one.q || mov v_data_0_4_comb_id_26251_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_4_comb_id_26251_enable_trigger@[mux].sel, 1 || mov v_data_1_4_comb_id_26254.d, v_kernel_AU[fuarr=4].q || mov v_data_1_4_comb_id_26254.sclr, @builtin_zero.q || mov v_data_1_4_comb_id_26254.enable, @builtin_one.q || mov v_data_1_4_comb_id_26254_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_4_comb_id_26254_enable_trigger@[mux].sel, 1 || mov v_data_2_4_comb_id_26257.d, v_kernel_AU[fuarr=7].q || mov v_data_2_4_comb_id_26257.sclr, @builtin_zero.q || mov v_data_2_4_comb_id_26257.enable, @builtin_one.q || mov v_data_2_4_comb_id_26257_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_4_comb_id_26257_enable_trigger@[mux].sel, 1 || mov v_data_3_4_comb_id_26260.d, v_kernel_AU[fuarr=10].q || mov v_data_3_4_comb_id_26260.sclr, @builtin_zero.q || mov v_data_3_4_comb_id_26260.enable, @builtin_one.q || mov v_data_3_4_comb_id_26260_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_4_comb_id_26260_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26239_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26242_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26245_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26248_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4c 0040000000000000000000220000  nop || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_5_comb_id_26263.d, v_kernel_AU[fuarr=2].q || mov v_data_0_5_comb_id_26263.sclr, @builtin_zero.q || mov v_data_0_5_comb_id_26263.enable, @builtin_one.q || mov v_data_0_5_comb_id_26263_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_5_comb_id_26263_enable_trigger@[mux].sel, 1 || mov v_data_1_5_comb_id_26266.d, v_kernel_AU[fuarr=5].q || mov v_data_1_5_comb_id_26266.sclr, @builtin_zero.q || mov v_data_1_5_comb_id_26266.enable, @builtin_one.q || mov v_data_1_5_comb_id_26266_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_5_comb_id_26266_enable_trigger@[mux].sel, 1 || mov v_data_2_5_comb_id_26269.d, v_kernel_AU[fuarr=8].q || mov v_data_2_5_comb_id_26269.sclr, @builtin_zero.q || mov v_data_2_5_comb_id_26269.enable, @builtin_one.q || mov v_data_2_5_comb_id_26269_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_5_comb_id_26269_enable_trigger@[mux].sel, 1 || mov v_data_3_5_comb_id_26272.d, v_kernel_AU[fuarr=11].q || mov v_data_3_5_comb_id_26272.sclr, @builtin_zero.q || mov v_data_3_5_comb_id_26272.enable, @builtin_one.q || mov v_data_3_5_comb_id_26272_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_5_comb_id_26272_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26239_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26242_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26245_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26248_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26251_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26254_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26257_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26260_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4d 0000000000000400000000224000  nop || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_25838.a, v_data_0_3_comb_id_26239.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data3, fu_id_25838.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25842.a, v_data_1_3_comb_id_26242.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data3, fu_id_25842.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25846.a, v_data_2_3_comb_id_26245.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data3, fu_id_25846.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25850.a, v_data_3_3_comb_id_26248.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data3, fu_id_25850.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26239_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26242_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26245_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26248_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26251_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26254_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26257_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26260_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26263_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26266_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26269_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26272_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4e 0000000000000000000000216000  nop || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_25896.a, v_data_0_4_comb_id_26251.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data4, fu_id_25896.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25900.a, v_data_1_4_comb_id_26254.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data4, fu_id_25900.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25904.a, v_data_2_4_comb_id_26257.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data4, fu_id_25904.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25908.a, v_data_3_4_comb_id_26260.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data4, fu_id_25908.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26251_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26254_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26257_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26260_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26263_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26266_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26269_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26272_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4f 0000000000000400000000217000  nop || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_25954.a, v_data_0_5_comb_id_26263.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data5, fu_id_25954.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25958.a, v_data_1_5_comb_id_26266.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data5, fu_id_25958.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25962.a, v_data_2_5_comb_id_26269.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data5, fu_id_25962.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25966.a, v_data_3_5_comb_id_26272.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data5, fu_id_25966.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26263_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26266_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26269_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26272_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
50 0000000000000000000000007800  nop || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
51 0000000000000000000000007c00  nop || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
52 0000000002000000600400007c00  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 1 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25702.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_21165_line1840_79.a, fu_id_25702.q || mov fu_id_21165_line1840_79.b, @constant_1[w2].q || mov fu_id_21165_line1840_79.sign, @builtin_zero.q || mov fu_id_21165_line1840_79.equals, @builtin_one.q || mov fu_id_21165_line1840_79.less, @builtin_zero.q || mov fu_id_21165_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data0, fu_id_25704.q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_21165_line1840_79.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
53 0000000002000000180400003c00  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 1 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25702.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_21165_line1840_79.a, fu_id_25702.q || mov fu_id_21165_line1840_79.b, @constant_1[w2].q || mov fu_id_21165_line1840_79.sign, @builtin_zero.q || mov fu_id_21165_line1840_79.equals, @builtin_one.q || mov fu_id_21165_line1840_79.less, @builtin_zero.q || mov fu_id_21165_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data0, fu_id_25704.q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_21165_line1840_79.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
54 0000000002000000060400001c00  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 1 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25702.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_21165_line1840_79.a, fu_id_25702.q || mov fu_id_21165_line1840_79.b, @constant_1[w2].q || mov fu_id_21165_line1840_79.sign, @builtin_zero.q || mov fu_id_21165_line1840_79.equals, @builtin_one.q || mov fu_id_21165_line1840_79.less, @builtin_zero.q || mov fu_id_21165_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data0, fu_id_25704.q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_21165_line1840_79.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
55 0000002000000700010000000c00  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 2 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data11, fu_id_26010.q || set @pc_usenextpc_trigger@[mux].sel, 2048 || set @pc_nextpc[consts].index, 69 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_26010.a, fu_id_6271_@[orgvar]_id_13573.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
56 0000000002000000008000000400  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 2 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
57 0000000002000000004000040000  nop || mov fu_id_25698.a, i_@[orgvar]_id_13570_line1595.q || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_21149_line1834_75.a, fu_id_25698.q || set fu_id_21149_line1834_75_b[consts].index, 2 || mov fu_id_21149_line1834_75.b, fu_id_21149_line1834_75_b[consts].q || mov fu_id_21149_line1834_75.sign, @builtin_zero.q || mov fu_id_21149_line1834_75.equals, @builtin_one.q || mov fu_id_21149_line1834_75.less, @builtin_zero.q || mov fu_id_21149_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data0, fu_id_25700.q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_21149_line1834_75.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13570_line1595.a, i_@[orgvar]_id_13570_line1595.q || mov i_@[orgvar]_id_13570_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13570_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13570_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13570_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13570_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13570_line1595.sload, i_@[orgvar]_id_13570_line1595_sload@[mux].q || mov i_@[orgvar]_id_13570_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13570_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set fu_id_6271_@[orgvar]_id_13573_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
58 0000001000000c000000000003c0  nop || mov h_coeff_pos_AU.l, @constant_7[w4].q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_sload@[mux].sel, 1 || mov error_h_coeff_pos_AU.l, @constant_7[w3].q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_sload@[mux].sel, 1 || mov error_i_AU.l, @constant_7[w3].q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data1, @builtin_one.q || set error_i_AU_sload@[mux].sel, 1 || mov cols_written_AU.l, @constant_0[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data0, @builtin_one.q || set cols_written_AU_enable@[mux].sel, 0 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data1, @builtin_one.q || set cols_written_AU_sload@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data10, fu_id_25026.q || set @pc_usenextpc_trigger@[mux].sel, 1024 || set @pc_nextpc[consts].index, 106 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_25026.a, write_enable_j_AU.q || mov fu_id_25026.b, read_enable_j_AU.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
59 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
5a 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
5b 0000000000000000000200000000  nop || mov fu_id_6259_@[orgvar]_id_13553.a, fu_id_6259_@[orgvar]_id_13553.q || mov fu_id_6259_@[orgvar]_id_13553.b, @constant_1[w10].q || mov fu_id_6259_@[orgvar]_id_13553.enable, @builtin_one.q || mov fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 1 || mov fu_id_6259_@[orgvar]_id_13553.subNadd, @builtin_one.q || mov fu_id_6259_@[orgvar]_id_13553.sclr, @builtin_zero.q || mov fu_id_6259_@[orgvar]_id_13553.sload, fu_id_6259_@[orgvar]_id_13553_sload@[mux].q || mov fu_id_6259_@[orgvar]_id_13553_sload@[mux].data0, @builtin_zero.q || set fu_id_6259_@[orgvar]_id_13553_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5c 0000000800000200000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data9, fu_id_24976.q || set @pc_usenextpc_trigger@[mux].sel, 512 || set @pc_nextpc[consts].index, 48 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_24976.a, fu_id_6259_@[orgvar]_id_13553.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5d 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5e 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5f 0000200004000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
60 0000000010000d00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 103 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
61 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
62 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
63 0000200004000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
64 0000000080000b00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data5, fu_id_23042.q || set @pc_usenextpc_trigger@[mux].sel, 32 || set @pc_nextpc[consts].index, 99 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_23042.a, din.eop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
65 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
66 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
67 0000010008000100000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
68 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
69 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
6a 0000000002000000000000000020  nop || mov fu_id_6265_@[orgvar]_id_13835.l, @constant_639[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6b 0000000000000000000000000020  nop || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6c 00000000000008100000007000a0  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
6d 00000000000000000000000a0000  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6e 0808000000001000000000000000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6f 04010000000008100000007000a0  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
70 02020000000000100020000a0000  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
71 0908000000001018001000208000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
72 0481000000000c10000c007081a0  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
73 02420000000000100020002a0200  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
74 090800000000101800100020c000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
75 0481000000000c10000c0070e1a0  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
76 02420000000000100020002a7200  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
77 190800000000101800100020f800  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
78 0481000000000c10000c0070fda0  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
79 02420000000000126120002a7e00  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7a 190800000000101918900020fc08  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7b 0481000000000c10864c0070fda8  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
7c 02420000000000126120002a7e18  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7d 190800000000101918900020fc08  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7e 0481000000000c10864c0070fdac  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
7f 02420000000000126120002a7e1e  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
80 190800000000101918910020fc0f  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
81 4481080400000f10864c0070fdef  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov read_enable_i_1@[orgvar]_id_13838_line1599.d, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13838_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13838_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21035_line1714_57.a, write_pos_AU.q || mov fu_id_21035_line1714_57.b, @constant_0[w9].q || mov fu_id_21035_line1714_57.sign, @builtin_zero.q || mov fu_id_21035_line1714_57.equals, @builtin_one.q || mov fu_id_21035_line1714_57.less, @builtin_zero.q || mov fu_id_21035_line1714_57.invert, @builtin_zero.q || mov fu_id_23516.a, error_i_CMP[id=191].q || mov fu_id_23516.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23516.c, fu_id_21035_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w9].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23516.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23524.a, error_i_CMP[id=191].q || mov fu_id_23524.b, fu_id_21035_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23524.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6265_@[orgvar]_id_13835.a, fu_id_6265_@[orgvar]_id_13835.q || mov fu_id_6265_@[orgvar]_id_13835.b, @constant_1[w11].q || mov fu_id_6265_@[orgvar]_id_13835.enable, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 1 || mov fu_id_6265_@[orgvar]_id_13835.subNadd, @builtin_one.q || mov fu_id_6265_@[orgvar]_id_13835.sclr, @builtin_zero.q || mov fu_id_6265_@[orgvar]_id_13835.sload, fu_id_6265_@[orgvar]_id_13835_sload@[mux].q || mov fu_id_6265_@[orgvar]_id_13835_sload@[mux].data0, @builtin_zero.q || set fu_id_6265_@[orgvar]_id_13835_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data8, fu_id_24968.q || set @pc_usenextpc_trigger@[mux].sel, 256 || set @pc_nextpc[consts].index, 129 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0
82 42420800000000126120002a7e1f  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23542.a, read_enable_j_AU.q || mov fu_id_23542.b, read_enable_i_1@[orgvar]_id_13838_line1599.q || mov fu_id_23542.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13840.d, fu_id_23542.q || mov cond1745_0@[orgvar]_id_13840.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13840.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13838_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
83 590808000000101918910020fc0f  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23764.a, read_enable_j_AU.q || mov fu_id_23764.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23764.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13842.d, fu_id_23764.q || mov cond1738_0@[orgvar]_id_13842.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13842.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
84 4481080000000c10864c0020fd4f  nop || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13840.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23986.a, read_enable_j_AU.q || mov fu_id_23986.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23986.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13844.d, fu_id_23986.q || mov cond1738_0@[orgvar]_id_13844.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13844.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 1 || mov fu_id_24968.a, fu_id_6265_@[orgvar]_id_13835.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13840_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
85 42420800000000126120002a7e1f  nop || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_25126.a, fu_id_25086.q || mov fu_id_25126.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25126.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25126.d, read_enable_j_AU.q || mov fu_id_23610.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23610.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23610.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25126.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23610.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25126.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25168.a, fu_id_25086.q || mov fu_id_25168.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25168.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25168.d, read_enable_j_AU.q || mov fu_id_23656.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23656.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23656.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25168.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23656.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25168.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25210.a, fu_id_25086.q || mov fu_id_25210.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25210.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25210.d, read_enable_j_AU.q || mov fu_id_23702.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23702.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23702.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25210.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23702.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25210.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23742.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23742.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23742.c, read_enable_j_AU.q || mov fu_id_23744.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23744.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23744.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23742.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23744.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23742.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13842.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13842_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
86 510008000000101918910020fc0f  nop || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_23830.a, fu_id_25086.q || mov fu_id_23830.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23830.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23830.d, read_enable_j_AU.q || mov fu_id_23832.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23832.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23832.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23830.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23832.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23830.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23876.a, fu_id_25086.q || mov fu_id_23876.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23876.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23876.d, read_enable_j_AU.q || mov fu_id_23878.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23878.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23878.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23876.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23878.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23876.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23922.a, fu_id_25086.q || mov fu_id_23922.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23922.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23922.d, read_enable_j_AU.q || mov fu_id_23924.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23924.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23924.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23922.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23924.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23922.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_23964.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23964.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23964.c, read_enable_j_AU.q || mov fu_id_23966.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23966.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23966.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_23964.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_23966.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_23964.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13844.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25652.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25652.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25656.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25656.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25660.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25660.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25664.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25664.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13844_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
87 4080080000000c10864c0020fd4f  nop || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25086.a, just_read_REG.q || mov fu_id_25086.b, just_read_REG.q || mov fu_id_24052.a, fu_id_25086.q || mov fu_id_24052.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24052.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24052.d, read_enable_j_AU.q || mov fu_id_24054.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24054.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24054.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24052.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24054.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24052.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24098.a, fu_id_25086.q || mov fu_id_24098.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24098.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24098.d, read_enable_j_AU.q || mov fu_id_24100.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24100.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24100.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24098.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24100.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24098.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24144.a, fu_id_25086.q || mov fu_id_24144.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24144.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24144.d, read_enable_j_AU.q || mov fu_id_24146.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24146.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24146.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24144.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24146.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24144.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24186.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24186.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24186.c, read_enable_j_AU.q || mov fu_id_24188.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24188.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24188.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24186.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24188.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24186.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24200.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24200.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24212.a, error_h_coeff_pos_AU.q || mov fu_id_24212.b, fu_id_24200.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24212.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25714.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25714.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25718.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25718.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25722.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25722.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25726.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25726.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
88 40400800000000126100002a7e1f  nop || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w9].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25776.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25776.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25780.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25780.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25784.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25784.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25788.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25788.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
89 5000080000001011188100007c0f  nop || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21632_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21632_line2401_52.b, @constant_8[w4].q || mov fu_id_21632_line2401_52.sign, @builtin_zero.q || mov fu_id_21632_line2401_52.equals, @builtin_one.q || mov fu_id_21632_line2401_52.less, @builtin_one.q || mov fu_id_21632_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.d, fu_id_21632_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24214.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.b, fu_id_24214.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13848_line2356.sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8a 4000080000000810864000007c4f  nop || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24216.a, h_coeff_reflected_0@[orgvar]_id_13848_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24216.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13848_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8b 4000080000000012610000087c1f  nop || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25654.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25658.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25662.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25666.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25668.a, fu_id_25654.q || mov fu_id_25670.a, fu_id_25658.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25668.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25670.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25674.a, fu_id_25662.q || mov fu_id_25676.a, fu_id_25666.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25674.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25676.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8c 5000080000001011188100003c0f  nop || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13850_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25672.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25678.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25680.a, fu_id_25672.q || mov fu_id_25682.a, fu_id_25678.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25680.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25682.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26275.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26275.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13850_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8d 4000080000000810864000001c4f  nop || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25684.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25684.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26278.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26278.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8e 4000080000000012610000000c1f  nop || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23446.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23450.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23452.a, fu_id_23450.q || mov fu_id_23456.a, fu_id_23450.q || mov fu_id_23458.a, fu_id_23456.q || mov fu_id_23462.a, fu_id_23456.q || mov fu_id_23464.a, fu_id_23462.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23458.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23452.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23464.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23446.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24320.a, fu_id_24310.q || mov fu_id_24320.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24320.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24330.a, fu_id_24310.q || mov fu_id_24330.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24330.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24340.a, fu_id_24310.q || mov fu_id_24340.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24340.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24368.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24368.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24370.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24370.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25704.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24368.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24370.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24368.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24398.a, fu_id_24310.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24398.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24400.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24400.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24398.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24400.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24398.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24418.a, fu_id_24310.q || mov fu_id_24418.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24418.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26275.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24418.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25688.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25692.a, fu_id_25688.q || mov fu_id_25694.a, fu_id_25688.q || mov fu_id_21121_line2159_73.a, fu_id_25692.q || mov fu_id_21121_line2159_73.b, @constant_0[w2].q || mov fu_id_21121_line2159_73.sign, @builtin_one.q || mov fu_id_21121_line2159_73.equals, @builtin_one.q || mov fu_id_21121_line2159_73.less, @builtin_one.q || mov fu_id_21121_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25694.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21121_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26281.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26281.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26275_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8f 400008000000101118810000040f  nop || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24500.a, fu_id_24310.q || mov fu_id_24500.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24500.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24510.a, fu_id_24310.q || mov fu_id_24510.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24510.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24520.a, fu_id_24310.q || mov fu_id_24520.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24520.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24548.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24548.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24550.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24550.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25704.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24548.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24550.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24548.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24578.a, fu_id_24310.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24578.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24580.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24580.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24578.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24580.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24578.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24598.a, fu_id_24310.q || mov fu_id_24598.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24598.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26278.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24598.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25696.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21135_line2165_47.a, fu_id_25696.q || mov fu_id_21135_line2165_47.b, @constant_3[w2].q || mov fu_id_21135_line2165_47.sign, @builtin_one.q || mov fu_id_21135_line2165_47.equals, @builtin_zero.q || mov fu_id_21135_line2165_47.less, @builtin_one.q || mov fu_id_21135_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21135_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26278_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
90 400008000000081086400000004f  nop || mov fu_id_24310.a, v_value_AU[fuarr=0].q || mov fu_id_24310.b, v_value_AU[fuarr=0].q || mov fu_id_24680.a, fu_id_24310.q || mov fu_id_24680.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24680.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24690.a, fu_id_24310.q || mov fu_id_24690.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24690.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24700.a, fu_id_24310.q || mov fu_id_24700.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24700.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25700.a, v_value_AU[fuarr=0].q || mov fu_id_25704.a, v_value_AU[fuarr=0].q || mov fu_id_24728.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24728.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24730.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24730.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25704.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24728.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24730.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24728.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24758.a, fu_id_24310.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24758.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24760.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24760.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25700.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24758.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24760.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24758.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24778.a, fu_id_24310.q || mov fu_id_24778.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24778.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26281.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24778.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26281_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
91 400008000000001000000000001f  nop || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
92 4000080000001010000100000007  nop || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
93 4000080000000010000000000047  nop || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
94 4000080000000010000000000007  nop || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24780.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24782.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24784.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24786.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24788.a, fu_id_24780.q || mov fu_id_24790.a, fu_id_24782.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24788.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24790.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24794.a, fu_id_24784.q || mov fu_id_24796.a, fu_id_24786.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24794.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24796.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
95 4000080000001000000100000007  nop || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24838.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24838.b, h_rounded_AU[id=262][fuarr=0].q || mov write_enable_i_AU[id=268].l, fu_id_24838.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24792.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24798.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24800.a, fu_id_24792.q || mov fu_id_24802.a, fu_id_24798.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24800.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24802.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
96 4000080000000000000000000043  nop || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || mov fu_id_24804.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24804.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24942.a, write_enable_i_AU[id=268].q || mov fu_id_24942.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_24942.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
97 4000080000000000000000000001  nop || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24808.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24810.a, fu_id_24808.q || mov fu_id_24814.a, fu_id_24808.q || mov fu_id_21841_line1991_39.a, fu_id_24810.q || mov fu_id_21841_line1991_39.b, @constant_0[w13].q || mov fu_id_21841_line1991_39.sign, @builtin_one.q || mov fu_id_21841_line1991_39.equals, @builtin_one.q || mov fu_id_21841_line1991_39.less, @builtin_one.q || mov fu_id_21841_line1991_39.invert, @builtin_one.q || mov fu_id_24816.a, fu_id_24808.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24814.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24816.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21841_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
98 4000080000001000000000000000  nop || mov fu_id_22123_line2047_64.a, cols_written_AU.q || mov fu_id_22123_line2047_64.b, @constant_640[w11].q || mov fu_id_22123_line2047_64.sign, @builtin_one.q || mov fu_id_22123_line2047_64.equals, @builtin_one.q || mov fu_id_22123_line2047_64.less, @builtin_zero.q || mov fu_id_22123_line2047_64.invert, @builtin_zero.q || mov fu_id_24956.a, fu_id_22123_line2047_64.q || mov fu_id_24956.b, is_last_row_0@[orgvar]_id_13560_line2555.q || mov fu_id_24846.a, write_enable_i_AU[id=268].q || mov fu_id_24846.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24846.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24846.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_24956.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13560_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6265_@[orgvar]_id_13835_enable_trigger@[mux].sel, 0 || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
99 0000000008000940000000000000  nop || mov fu_id_22210_line2747_130.a, n_rows_read_AU.q || mov fu_id_22210_line2747_130.b, @constant_240[w8].q || mov fu_id_22210_line2747_130.sign, @builtin_zero.q || mov fu_id_22210_line2747_130.equals, @builtin_zero.q || mov fu_id_22210_line2747_130.less, @builtin_one.q || mov fu_id_22210_line2747_130.invert, @builtin_zero.q || mov fu_id_24990.a, read_enable_j_AU.q || mov fu_id_24990.b, fu_id_22210_line2747_130.q || mov run_out_of_pixel_rows_REG.d, run_out_of_pixel_rows_REG_d@[mux].q || mov run_out_of_pixel_rows_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_d@[mux].sel, 1 || mov run_out_of_pixel_rows_REG.sclr, @builtin_zero.q || mov run_out_of_pixel_rows_REG.enable, run_out_of_pixel_rows_REG_enable@[mux].q || mov run_out_of_pixel_rows_REG_enable@[mux].data1, fu_id_24990.q || set run_out_of_pixel_rows_REG_enable@[mux].sel, 1 || mov run_out_of_pixel_rows_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 91 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9a 0000000002000080000000000000  nop || mov fu_id_25004.a, run_out_of_pixel_rows_REG.q || mov fu_id_25004.b, read_enable_j_AU.q || mov n_rows_read_AU.a, n_rows_read_AU.q || mov n_rows_read_AU.b, @constant_1[w8].q || mov n_rows_read_AU.enable, n_rows_read_AU_enable@[mux].q || mov n_rows_read_AU_enable@[mux].data1, fu_id_25004.q || set n_rows_read_AU_enable@[mux].sel, 1 || mov n_rows_read_AU_enable_trigger@[mux].data1, @builtin_one.q || set n_rows_read_AU_enable_trigger@[mux].sel, 1 || mov n_rows_read_AU.subNadd, @builtin_zero.q || mov n_rows_read_AU.sclr, @builtin_zero.q || mov n_rows_read_AU.sload, n_rows_read_AU_sload@[mux].q || mov n_rows_read_AU_sload@[mux].data0, @builtin_zero.q || set n_rows_read_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9b 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13544_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13546_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6259_@[orgvar]_id_13553_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13550_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9c 0010000005000000000000000000  nop || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23058.a, din.eop || mov fu_id_23058.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_23058.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9d 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9e 4020040005000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9f 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
a0 402004000d000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23150.a, din.eop || mov fu_id_23150.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23150.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 30 || mov @pc.nextpc, @pc_nextpc[consts].q || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0
a1 0000000006000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23154.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
a2 4000040004000000000000000000  nop || mov fu_id_23154.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23154.b, isNotImageData_0@[orgvar]_id_13546_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23154.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23154.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13548_line217.enable`trigger || idle rows_written_@[orgvar]_id_13550_line2564.enable`trigger || idle fu_id_6259_@[orgvar]_id_13553.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13556_line2457.enable`trigger || idle cond2624_0@[orgvar]_id_13558.enable`trigger || idle is_last_row_0@[orgvar]_id_13560_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13562_line1676.enable`trigger || idle i_@[orgvar]_id_13564_line1595.enable`trigger || idle i_@[orgvar]_id_13567_line1595.enable`trigger || idle i_@[orgvar]_id_13570_line1595.enable`trigger || idle fu_id_6271_@[orgvar]_id_13573.enable`trigger || idle cond1745_0@[orgvar]_id_13576.enable`trigger || idle cond1738_0@[orgvar]_id_13578.enable`trigger || idle cond1738_0@[orgvar]_id_13580.enable`trigger || idle fu_id_6265_@[orgvar]_id_13835.enable`trigger || idle read_enable_i_1@[orgvar]_id_13838_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13840.enable`trigger || idle cond1738_0@[orgvar]_id_13842.enable`trigger || idle cond1738_0@[orgvar]_id_13844.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13846_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13848_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13850_line2571.enable`trigger || idle thisOutput_2_comb_id_26212.enable`trigger || idle thisOutput_5_comb_id_26215.enable`trigger || idle thisOutput_8_comb_id_26218.enable`trigger || idle thisOutput_11_comb_id_26221.enable`trigger || idle thisOutput_14_comb_id_26224.enable`trigger || idle thisOutput_17_comb_id_26227.enable`trigger || idle thisOutput_20_comb_id_26230.enable`trigger || idle thisOutput_23_comb_id_26233.enable`trigger || idle v_data_0_3_comb_id_26239.enable`trigger || idle v_data_1_3_comb_id_26242.enable`trigger || idle v_data_2_3_comb_id_26245.enable`trigger || idle v_data_3_3_comb_id_26248.enable`trigger || idle v_data_0_4_comb_id_26251.enable`trigger || idle v_data_1_4_comb_id_26254.enable`trigger || idle v_data_2_4_comb_id_26257.enable`trigger || idle v_data_3_4_comb_id_26260.enable`trigger || idle v_data_0_5_comb_id_26263.enable`trigger || idle v_data_1_5_comb_id_26266.enable`trigger || idle v_data_2_5_comb_id_26269.enable`trigger || idle v_data_3_5_comb_id_26272.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26275.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26278.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26281.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13544_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13546_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
:00000001ff
