###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:33:28 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][1] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.586
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.458
- Arrival Time                 23.386
= Slack Time                   79.072
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.105 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.229 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.470 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   79.880 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.287 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.648 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.010 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.378 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.682 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.209 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   82.823 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.560 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.617 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   83.816 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   83.894 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.700 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.249 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   85.823 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.550 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.343 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   87.866 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.680 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.430 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.405 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.109 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   91.876 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.361 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.102 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.555 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.787 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   93.945 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.321 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.602 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.473 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   95.804 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.082 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.414 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.610 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.769 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.044 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.465 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.724 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.367 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.349 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |   99.778 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.096 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.295 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.380 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  100.933 | 
     | MINC0/SHA1/C0/add_397/U20                          | A v -> Y ^   | AOI21X1 | 0.291 | 0.259 |  22.120 |  101.192 | 
     | MINC0/SHA1/C0/add_397/U375                         | A ^ -> Y v   | XNOR2X1 | 0.501 | 0.460 |  22.580 |  101.652 | 
     | MINC0/SHA1/C0/U628                                 | A v -> Y ^   | NAND2X1 | 0.262 | 0.321 |  22.901 |  101.973 | 
     | MINC0/SHA1/C0/U655                                 | C ^ -> Y v   | OAI21X1 | 0.386 | 0.134 |  23.035 |  102.107 | 
     | MINC0/SHA1/C0/U2474                                | B v -> Y ^   | OAI22X1 | 0.447 | 0.208 |  23.243 |  102.315 | 
     | MINC0/SHA1/C0/U1341                                | A ^ -> Y v   | INVX1   | 0.164 | 0.143 |  23.386 |  102.458 | 
     | MINC0/SHA1/C0/\h_reg[4][1]                         | D v          | DFFSR   | 0.164 | 0.000 |  23.386 |  102.458 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.040 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -78.916 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.675 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.265 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -77.865 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.523 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -77.168 | 
     | clk__L7_I47                | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -76.822 | 
     | clk__L8_I188               | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -76.512 | 
     | MINC0/SHA1/C0/\h_reg[4][1] | CLK ^      | DFFSR | 0.294 | 0.025 |   2.586 |  -76.486 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][1] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.568
- Setup                         0.132
+ Phase Shift                 100.000
= Required Time               102.436
- Arrival Time                 23.265
= Slack Time                   79.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.204 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.328 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   79.569 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   79.979 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.385 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.747 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.109 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.477 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.780 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.308 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   82.922 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.658 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.716 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   83.914 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   83.993 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.799 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.348 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   85.921 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.649 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.442 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   87.964 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.778 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.529 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.504 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.208 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   91.975 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.460 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.201 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.653 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.886 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.044 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.420 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.701 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.571 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.426 | 0.363 |  16.763 |   95.934 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.363 | 0.348 |  17.111 |   96.282 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.331 | 0.360 |  17.470 |   96.642 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.354 | 0.299 |  17.769 |   96.940 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.192 | 0.168 |  17.937 |   97.108 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.191 | 0.166 |  18.103 |   97.274 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.761 | 0.654 |  18.757 |   97.928 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y ^   | XNOR2X1 | 0.961 | 0.750 |  19.507 |   98.678 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.100 | 0.923 |  20.430 |   99.601 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B ^ -> Y v   | NOR2X1  | 0.447 | 0.552 |  20.982 |  100.153 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U48    | A v -> Y ^   | OAI21X1 | 0.233 | 0.199 |  21.181 |  100.353 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U46    | C ^ -> Y v   | AOI21X1 | 0.557 | 0.510 |  21.691 |  100.862 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U22    | B v -> Y ^   | OAI21X1 | 0.252 | 0.265 |  21.956 |  101.127 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U20    | C ^ -> Y v   | AOI21X1 | 0.310 | 0.292 |  22.248 |  101.419 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U312   | A v -> Y v   | XNOR2X1 | 0.217 | 0.276 |  22.524 |  101.695 | 
     | MINC0/SHA1/C0/U1805                                | A v -> Y ^   | NAND2X1 | 0.337 | 0.219 |  22.743 |  101.914 | 
     | MINC0/SHA1/C0/U600                                 | B ^ -> Y v   | NAND2X1 | 0.229 | 0.184 |  22.927 |  102.098 | 
     | MINC0/SHA1/C0/U1806                                | B v -> Y ^   | OAI22X1 | 0.442 | 0.165 |  23.092 |  102.263 | 
     | MINC0/SHA1/C0/U886                                 | A ^ -> Y v   | INVX1   | 0.187 | 0.172 |  23.264 |  102.435 | 
     | MINC0/SHA1/C0/\h_reg[0][1]                         | D v          | DFFSR   | 0.187 | 0.000 |  23.265 |  102.436 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.138 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.014 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.774 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.364 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -77.964 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.622 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.254 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -76.899 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.556 |  -76.615 | 
     | MINC0/SHA1/C0/\h_reg[0][1] | CLK ^      | DFFSR | 0.284 | 0.011 |   2.568 |  -76.604 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][0] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][0] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.570
- Setup                         0.130
+ Phase Shift                 100.000
= Required Time               102.440
- Arrival Time                 23.265
= Slack Time                   79.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.208 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.332 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   79.573 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   79.983 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.390 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   80.751 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.113 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.481 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.785 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.312 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   82.926 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.663 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.720 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   83.919 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   83.997 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.803 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.352 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   85.926 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.653 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.447 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   87.969 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.783 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.533 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.509 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.213 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   91.979 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.464 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.205 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.658 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.891 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.048 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.424 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.705 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.576 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.426 | 0.363 |  16.763 |   95.939 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.363 | 0.348 |  17.111 |   96.286 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.331 | 0.360 |  17.470 |   96.646 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.354 | 0.299 |  17.769 |   96.945 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.192 | 0.168 |  17.936 |   97.112 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.191 | 0.166 |  18.103 |   97.279 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.761 | 0.654 |  18.757 |   97.933 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y ^   | XNOR2X1 | 0.961 | 0.750 |  19.507 |   98.682 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.100 | 0.923 |  20.430 |   99.606 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B ^ -> Y v   | NOR2X1  | 0.447 | 0.552 |  20.982 |  100.158 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U48    | A v -> Y ^   | OAI21X1 | 0.233 | 0.199 |  21.181 |  100.357 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U46    | C ^ -> Y v   | AOI21X1 | 0.557 | 0.510 |  21.691 |  100.867 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U10    | B v -> Y ^   | OAI21X1 | 0.257 | 0.269 |  21.960 |  101.136 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U8     | C ^ -> Y v   | AOI21X1 | 0.277 | 0.244 |  22.204 |  101.380 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U372   | A v -> Y v   | XNOR2X1 | 0.269 | 0.302 |  22.506 |  101.682 | 
     | MINC0/SHA1/C0/U591                                 | A v -> Y ^   | NAND2X1 | 0.391 | 0.281 |  22.787 |  101.962 | 
     | MINC0/SHA1/C0/U537                                 | B ^ -> Y v   | NAND2X1 | 0.213 | 0.158 |  22.945 |  102.120 | 
     | MINC0/SHA1/C0/U5065                                | B v -> Y ^   | OAI22X1 | 0.438 | 0.156 |  23.101 |  102.277 | 
     | MINC0/SHA1/C0/U897                                 | A ^ -> Y v   | INVX1   | 0.179 | 0.163 |  23.264 |  102.440 | 
     | MINC0/SHA1/C0/\h_reg[0][0]                         | D v          | DFFSR   | 0.179 | 0.000 |  23.265 |  102.440 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.143 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.019 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.778 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.368 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -77.969 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.626 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.258 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -76.903 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.619 | 
     | MINC0/SHA1/C0/\h_reg[0][0] | CLK ^      | DFFSR | 0.284 | 0.014 |   2.571 |  -76.605 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][5] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][5] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.572
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.444
- Arrival Time                 23.230
= Slack Time                   79.214
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.247 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.371 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.612 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.022 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.428 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.790 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.152 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.520 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.823 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.351 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   82.965 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.701 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.759 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   83.957 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.036 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.842 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.391 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   85.964 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.692 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.485 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.007 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.821 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.572 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.547 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.251 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.018 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.503 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.244 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.696 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.929 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.087 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.463 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.744 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.614 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   95.946 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.223 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.556 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.752 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.911 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.186 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.607 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.866 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.509 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.491 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.499 | 0.473 |  20.749 |   99.963 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.295 | 0.314 |  21.063 |  100.277 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.178 | 0.193 |  21.256 |  100.470 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.165 | 0.081 |  21.337 |  100.551 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.516 | 0.542 |  21.880 |  101.094 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U64    | A v -> Y ^   | AOI21X1 | 0.289 | 0.260 |  22.140 |  101.354 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U53    | A ^ -> Y v   | XOR2X1  | 0.293 | 0.321 |  22.461 |  101.675 | 
     | MINC0/SHA1/C0/U1844                                | A v -> Y ^   | NAND2X1 | 0.287 | 0.210 |  22.671 |  101.885 | 
     | MINC0/SHA1/C0/U590                                 | C ^ -> Y v   | OAI21X1 | 0.441 | 0.192 |  22.863 |  102.077 | 
     | MINC0/SHA1/C0/U1846                                | B v -> Y ^   | OAI22X1 | 0.440 | 0.220 |  23.082 |  102.296 | 
     | MINC0/SHA1/C0/U760                                 | A ^ -> Y v   | INVX1   | 0.167 | 0.148 |  23.230 |  102.444 | 
     | MINC0/SHA1/C0/\h_reg[0][5]                         | D v          | DFFSR   | 0.167 | 0.000 |  23.230 |  102.444 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.181 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.057 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.817 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.407 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.007 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.665 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.297 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -76.942 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.658 | 
     | MINC0/SHA1/C0/\h_reg[0][5] | CLK ^      | DFFSR | 0.284 | 0.015 |   2.572 |  -76.642 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][2] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.572
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.443
- Arrival Time                 23.227
= Slack Time                   79.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.249 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.373 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   79.614 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   80.024 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.430 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.792 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.154 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.522 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.825 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.353 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   82.967 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.703 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.761 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   83.959 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.038 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.844 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.393 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   85.966 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.694 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.487 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.009 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.823 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.574 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.549 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.253 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   92.020 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.505 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.246 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.698 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.931 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.089 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.465 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.746 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.616 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.426 | 0.363 |  16.763 |   95.979 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.363 | 0.348 |  17.111 |   96.327 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.331 | 0.360 |  17.470 |   96.687 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.354 | 0.299 |  17.769 |   96.985 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.192 | 0.168 |  17.937 |   97.153 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.191 | 0.166 |  18.103 |   97.319 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.761 | 0.654 |  18.757 |   97.973 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y v   | XNOR2X1 | 0.835 | 0.770 |  19.527 |   98.743 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.099 | 1.015 |  20.541 |   99.757 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B v -> Y ^   | NOR2X1  | 0.455 | 0.426 |  20.967 |  100.183 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U47    | A ^ -> Y v   | NOR2X1  | 0.328 | 0.368 |  21.335 |  100.551 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U45    | A v -> Y ^   | NAND2X1 | 0.421 | 0.394 |  21.729 |  100.945 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U33    | A ^ -> Y v   | NOR2X1  | 0.245 | 0.290 |  22.019 |  101.235 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U32    | B v -> Y ^   | AOI21X1 | 0.295 | 0.197 |  22.215 |  101.431 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U19    | A ^ -> Y v   | XOR2X1  | 0.168 | 0.238 |  22.453 |  101.670 | 
     | MINC0/SHA1/C0/U1815                                | A v -> Y ^   | NAND2X1 | 0.320 | 0.187 |  22.641 |  101.857 | 
     | MINC0/SHA1/C0/U781                                 | C ^ -> Y v   | OAI21X1 | 0.443 | 0.198 |  22.839 |  102.055 | 
     | MINC0/SHA1/C0/U1817                                | B v -> Y ^   | OAI22X1 | 0.460 | 0.239 |  23.078 |  102.294 | 
     | MINC0/SHA1/C0/U887                                 | A ^ -> Y v   | INVX1   | 0.170 | 0.149 |  23.227 |  102.443 | 
     | MINC0/SHA1/C0/\h_reg[0][2]                         | D v          | DFFSR   | 0.170 | 0.000 |  23.227 |  102.443 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.183 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.059 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.819 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.409 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.009 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.667 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.299 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -76.944 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.660 | 
     | MINC0/SHA1/C0/\h_reg[0][2] | CLK ^      | DFFSR | 0.284 | 0.015 |   2.572 |  -76.644 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][4] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][4] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.501
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.373
- Arrival Time                 23.106
= Slack Time                   79.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.299 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.423 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.664 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.074 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.481 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.842 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.204 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.572 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.876 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.403 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.017 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.754 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.811 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.010 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.088 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.894 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.443 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.016 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.744 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.537 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.059 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.873 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.624 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.599 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.303 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.070 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.555 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.296 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.748 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.981 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.139 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.515 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.796 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.667 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   95.998 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.275 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.608 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.804 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.963 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.238 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.659 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.918 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.561 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.543 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |   99.972 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.290 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.488 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.574 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.127 | 
     | MINC0/SHA1/C0/add_397/U54                          | A v -> Y ^   | AOI21X1 | 0.287 | 0.254 |  22.115 |  101.381 | 
     | MINC0/SHA1/C0/add_397/U312                         | A ^ -> Y v   | XNOR2X1 | 0.152 | 0.224 |  22.339 |  101.605 | 
     | MINC0/SHA1/C0/U2497                                | A v -> Y ^   | NAND2X1 | 0.396 | 0.238 |  22.577 |  101.843 | 
     | MINC0/SHA1/C0/U645                                 | B ^ -> Y v   | NAND2X1 | 0.255 | 0.204 |  22.780 |  102.047 | 
     | MINC0/SHA1/C0/U2498                                | B v -> Y ^   | OAI22X1 | 0.450 | 0.177 |  22.957 |  102.224 | 
     | MINC0/SHA1/C0/U1321                                | A ^ -> Y v   | INVX1   | 0.169 | 0.149 |  23.106 |  102.372 | 
     | MINC0/SHA1/C0/\h_reg[4][4]                         | D v          | DFFSR   | 0.169 | 0.000 |  23.106 |  102.373 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.234 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.110 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.869 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.459 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.059 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.717 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.366 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.057 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -76.782 | 
     | MINC0/SHA1/C0/\h_reg[4][4] | CLK ^      | DFFSR | 0.290 | 0.017 |   2.501 |  -76.765 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][0] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][0] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.500
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               102.373
- Arrival Time                 23.093
= Slack Time                   79.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.313 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.437 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.677 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.087 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.494 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.855 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.218 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.585 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.889 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.416 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.030 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.767 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.825 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.023 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.101 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.907 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.456 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.030 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.758 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.551 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.073 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.887 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.637 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.613 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.317 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.083 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.569 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.309 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.762 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.995 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.153 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.528 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.809 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.680 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.011 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.289 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.621 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.817 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.977 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.252 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.672 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.931 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.575 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.556 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |   99.985 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.303 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.502 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.587 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.140 | 
     | MINC0/SHA1/C0/add_397/U8                           | A v -> Y ^   | AOI21X1 | 0.289 | 0.258 |  22.119 |  101.398 | 
     | MINC0/SHA1/C0/add_397/U370                         | A ^ -> Y v   | XNOR2X1 | 0.234 | 0.282 |  22.400 |  101.680 | 
     | MINC0/SHA1/C0/U2465                                | A v -> Y ^   | NAND2X1 | 0.298 | 0.192 |  22.593 |  101.872 | 
     | MINC0/SHA1/C0/U759                                 | B ^ -> Y v   | NAND2X1 | 0.232 | 0.191 |  22.784 |  102.063 | 
     | MINC0/SHA1/C0/U2466                                | B v -> Y ^   | OAI22X1 | 0.447 | 0.168 |  22.952 |  102.231 | 
     | MINC0/SHA1/C0/U1340                                | A ^ -> Y v   | INVX1   | 0.163 | 0.141 |  23.093 |  102.373 | 
     | MINC0/SHA1/C0/\h_reg[4][0]                         | D v          | DFFSR   | 0.163 | 0.000 |  23.093 |  102.373 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.247 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.123 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.882 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.472 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.073 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.730 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.379 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.070 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.485 |  -76.795 | 
     | MINC0/SHA1/C0/\h_reg[4][0] | CLK ^      | DFFSR | 0.290 | 0.015 |   2.500 |  -76.780 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][6] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.502
- Setup                         0.126
+ Phase Shift                 100.000
= Required Time               102.376
- Arrival Time                 23.093
= Slack Time                   79.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.316 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.440 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.681 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.091 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.498 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.859 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.221 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.589 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.892 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.420 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.034 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.771 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.828 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.027 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.105 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.911 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.460 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.033 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.761 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.554 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.076 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.890 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.641 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.616 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.320 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.087 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.572 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.313 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.765 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   93.998 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.156 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.532 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.813 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.684 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.015 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.292 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.625 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.821 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.980 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.255 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.676 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.935 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.578 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.276 |   99.560 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |   99.989 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.307 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.505 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.591 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.144 | 
     | MINC0/SHA1/C0/add_397/U76                          | A v -> Y ^   | AOI21X1 | 0.288 | 0.255 |  22.116 |  101.399 | 
     | MINC0/SHA1/C0/add_397/U63                          | A ^ -> Y v   | XOR2X1  | 0.175 | 0.242 |  22.357 |  101.641 | 
     | MINC0/SHA1/C0/U2515                                | A v -> Y ^   | NAND2X1 | 0.290 | 0.166 |  22.523 |  101.807 | 
     | MINC0/SHA1/C0/U644                                 | C ^ -> Y v   | OAI21X1 | 0.456 | 0.208 |  22.732 |  102.015 | 
     | MINC0/SHA1/C0/U2517                                | B v -> Y ^   | OAI22X1 | 0.442 | 0.223 |  22.955 |  102.239 | 
     | MINC0/SHA1/C0/U898                                 | A ^ -> Y v   | INVX1   | 0.159 | 0.137 |  23.093 |  102.376 | 
     | MINC0/SHA1/C0/\h_reg[4][6]                         | D v          | DFFSR   | 0.159 | 0.000 |  23.093 |  102.376 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.251 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.127 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.886 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.476 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.076 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.734 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.383 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.074 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.485 |  -76.799 | 
     | MINC0/SHA1/C0/\h_reg[4][6] | CLK ^      | DFFSR | 0.290 | 0.018 |   2.502 |  -76.781 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][6] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.564
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               102.438
- Arrival Time                 23.136
= Slack Time                   79.301
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.334 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.458 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.699 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.109 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.515 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.877 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.239 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.607 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.910 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.438 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.052 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.788 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.846 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.044 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.123 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.929 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.478 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.051 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.779 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.572 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.094 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.908 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.659 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.634 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.338 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.105 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.590 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.331 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.783 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.016 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.174 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.550 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.831 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.701 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.033 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.310 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.643 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.839 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   96.998 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.273 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.694 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.953 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.596 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.578 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.499 | 0.473 |  20.749 |  100.050 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.295 | 0.314 |  21.063 |  100.364 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.178 | 0.193 |  21.256 |  100.557 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.165 | 0.081 |  21.337 |  100.638 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.516 | 0.542 |  21.880 |  101.181 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U76    | A v -> Y ^   | AOI21X1 | 0.288 | 0.257 |  22.136 |  101.437 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U63    | A ^ -> Y v   | XOR2X1  | 0.286 | 0.317 |  22.453 |  101.754 | 
     | MINC0/SHA1/C0/U1854                                | A v -> Y ^   | NAND2X1 | 0.266 | 0.192 |  22.645 |  101.946 | 
     | MINC0/SHA1/C0/U468                                 | B ^ -> Y v   | NAND2X1 | 0.249 | 0.182 |  22.827 |  102.128 | 
     | MINC0/SHA1/C0/U1855                                | B v -> Y ^   | OAI22X1 | 0.438 | 0.166 |  22.993 |  102.294 | 
     | MINC0/SHA1/C0/U894                                 | A ^ -> Y v   | INVX1   | 0.163 | 0.143 |  23.136 |  102.437 | 
     | MINC0/SHA1/C0/\h_reg[0][6]                         | D v          | DFFSR   | 0.163 | 0.000 |  23.136 |  102.438 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.268 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.144 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.904 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.494 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.094 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.752 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.384 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -77.029 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.745 | 
     | MINC0/SHA1/C0/\h_reg[0][6] | CLK ^      | DFFSR | 0.283 | 0.008 |   2.564 |  -76.737 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][3] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.571
- Setup                         0.130
+ Phase Shift                 100.000
= Required Time               102.442
- Arrival Time                 23.140
= Slack Time                   79.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.335 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.459 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   79.700 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   80.109 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.516 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.878 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.240 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.607 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.911 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.439 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   83.052 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.789 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.847 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.045 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.124 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.930 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.479 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.052 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.780 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.573 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.095 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.909 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.659 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.635 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.339 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   92.105 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.591 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.332 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.784 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.017 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.175 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.551 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.832 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.702 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.426 | 0.363 |  16.763 |   96.065 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.363 | 0.348 |  17.111 |   96.413 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.331 | 0.360 |  17.470 |   96.772 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.354 | 0.299 |  17.769 |   97.071 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.192 | 0.168 |  17.937 |   97.239 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.191 | 0.166 |  18.103 |   97.405 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.761 | 0.654 |  18.757 |   98.059 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y ^   | XNOR2X1 | 0.961 | 0.750 |  19.507 |   98.809 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.100 | 0.923 |  20.430 |   99.732 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B ^ -> Y v   | NOR2X1  | 0.447 | 0.552 |  20.982 |  100.284 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U48    | A v -> Y ^   | OAI21X1 | 0.233 | 0.199 |  21.181 |  100.483 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U46    | C ^ -> Y v   | AOI21X1 | 0.557 | 0.510 |  21.691 |  100.993 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U398   | A v -> Y ^   | INVX1   | 0.221 | 0.217 |  21.908 |  101.210 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U42    | C ^ -> Y v   | AOI21X1 | 0.283 | 0.244 |  22.152 |  101.454 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U328   | A v -> Y v   | XOR2X1  | 0.244 | 0.287 |  22.439 |  101.741 | 
     | MINC0/SHA1/C0/U1825                                | A v -> Y ^   | NAND2X1 | 0.306 | 0.206 |  22.644 |  101.946 | 
     | MINC0/SHA1/C0/U269                                 | B ^ -> Y v   | NAND2X1 | 0.220 | 0.178 |  22.823 |  102.125 | 
     | MINC0/SHA1/C0/U1826                                | B v -> Y ^   | OAI22X1 | 0.438 | 0.158 |  22.980 |  102.282 | 
     | MINC0/SHA1/C0/U893                                 | A ^ -> Y v   | INVX1   | 0.176 | 0.159 |  23.139 |  102.441 | 
     | MINC0/SHA1/C0/\h_reg[0][3]                         | D v          | DFFSR   | 0.176 | 0.000 |  23.140 |  102.442 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.269 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.145 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.904 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.494 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.095 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.752 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.385 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -77.030 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.745 | 
     | MINC0/SHA1/C0/\h_reg[0][3] | CLK ^      | DFFSR | 0.284 | 0.015 |   2.571 |  -76.731 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][2] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.501
- Setup                         0.132
+ Phase Shift                 100.000
= Required Time               102.369
- Arrival Time                 23.060
= Slack Time                   79.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.343 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.467 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.707 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.117 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.524 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.885 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.248 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.615 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.919 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.446 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.060 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.797 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.854 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.053 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.131 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.937 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.486 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.060 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.787 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.581 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.103 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.917 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.667 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.643 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.347 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.113 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.599 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.339 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.792 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.025 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.183 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.558 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.839 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.710 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.041 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.319 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.651 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.847 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.007 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.282 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.702 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.961 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.605 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.586 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |  100.015 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.333 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.532 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.617 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.170 | 
     | MINC0/SHA1/C0/add_397/U32                          | A v -> Y ^   | AOI21X1 | 0.294 | 0.262 |  22.123 |  101.432 | 
     | MINC0/SHA1/C0/add_397/U333                         | A ^ -> Y v   | XNOR2X1 | 0.211 | 0.266 |  22.389 |  101.698 | 
     | MINC0/SHA1/C0/U2481                                | A v -> Y ^   | NAND2X1 | 0.360 | 0.229 |  22.618 |  101.928 | 
     | MINC0/SHA1/C0/U301                                 | B ^ -> Y v   | NAND2X1 | 0.176 | 0.121 |  22.739 |  102.048 | 
     | MINC0/SHA1/C0/U2482                                | B v -> Y ^   | OAI22X1 | 0.443 | 0.149 |  22.887 |  102.197 | 
     | MINC0/SHA1/C0/U855                                 | A ^ -> Y v   | INVX1   | 0.187 | 0.172 |  23.059 |  102.369 | 
     | MINC0/SHA1/C0/\h_reg[4][2]                         | D v          | DFFSR   | 0.187 | 0.000 |  23.060 |  102.369 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.277 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.153 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.912 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.502 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.103 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.760 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.409 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.100 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.485 |  -76.825 | 
     | MINC0/SHA1/C0/\h_reg[4][2] | CLK ^      | DFFSR | 0.290 | 0.017 |   2.502 |  -76.808 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][4] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][4] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.572
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.443
- Arrival Time                 23.128
= Slack Time                   79.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.348 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.472 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.713 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.123 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.530 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.891 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.253 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.621 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.925 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.452 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.066 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.803 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.860 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.059 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.137 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.943 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.492 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.066 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.793 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.586 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.109 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.923 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.673 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.648 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.352 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.119 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.604 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.345 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.798 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.030 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.188 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.564 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.845 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.716 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.047 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.325 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.657 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.853 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.012 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.287 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.708 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.967 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.610 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.592 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.499 | 0.473 |  20.749 |  100.065 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.295 | 0.314 |  21.063 |  100.378 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.178 | 0.193 |  21.256 |  100.571 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.165 | 0.081 |  21.337 |  100.653 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.516 | 0.542 |  21.880 |  101.195 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U54    | A v -> Y ^   | AOI21X1 | 0.289 | 0.260 |  22.139 |  101.455 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U368   | A ^ -> Y v   | XNOR2X1 | 0.285 | 0.316 |  22.455 |  101.771 | 
     | MINC0/SHA1/C0/U1834                                | A v -> Y ^   | NAND2X1 | 0.354 | 0.258 |  22.713 |  102.029 | 
     | MINC0/SHA1/C0/U353                                 | B ^ -> Y v   | NAND2X1 | 0.172 | 0.116 |  22.829 |  102.145 | 
     | MINC0/SHA1/C0/U1835                                | B v -> Y ^   | OAI22X1 | 0.441 | 0.147 |  22.977 |  102.292 | 
     | MINC0/SHA1/C0/U896                                 | A ^ -> Y v   | INVX1   | 0.170 | 0.151 |  23.128 |  102.443 | 
     | MINC0/SHA1/C0/\h_reg[0][4]                         | D v          | DFFSR   | 0.170 | 0.000 |  23.128 |  102.443 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.283 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.159 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -78.918 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -78.508 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.108 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -77.766 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.398 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -77.043 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -76.759 | 
     | MINC0/SHA1/C0/\h_reg[0][4] | CLK ^      | DFFSR | 0.284 | 0.015 |   2.572 |  -76.744 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][7] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][7] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.564
- Setup                         0.126
+ Phase Shift                 100.000
= Required Time               102.437
- Arrival Time                 23.109
= Slack Time                   79.329
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.362 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.486 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.726 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.136 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.543 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.904 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.267 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.634 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.938 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.466 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.079 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.816 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.874 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.072 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.151 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.956 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.506 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.079 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.807 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.600 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.122 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.936 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.686 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.662 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.366 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.132 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.618 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.358 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.811 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.044 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.202 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.578 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.858 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.729 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.061 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.338 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.671 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.866 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.026 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.301 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.721 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.980 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.624 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.605 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.499 | 0.473 |  20.749 |  100.078 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.295 | 0.314 |  21.063 |  100.392 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.178 | 0.193 |  21.256 |  100.585 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.165 | 0.081 |  21.337 |  100.666 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.516 | 0.542 |  21.879 |  101.208 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U327   | A v -> Y ^   | INVX2   | 0.193 | 0.199 |  22.078 |  101.407 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U329   | A ^ -> Y v   | XOR2X1  | 0.262 | 0.280 |  22.358 |  101.687 | 
     | MINC0/SHA1/C0/U1864                                | A v -> Y ^   | NAND2X1 | 0.274 | 0.190 |  22.548 |  101.877 | 
     | MINC0/SHA1/C0/U1865                                | C ^ -> Y v   | OAI21X1 | 0.448 | 0.197 |  22.745 |  102.074 | 
     | MINC0/SHA1/C0/U1866                                | B v -> Y ^   | OAI22X1 | 0.442 | 0.224 |  22.969 |  102.298 | 
     | MINC0/SHA1/C0/U844                                 | A ^ -> Y v   | INVX1   | 0.160 | 0.139 |  23.108 |  102.437 | 
     | MINC0/SHA1/C0/\h_reg[0][7]                         | D v          | DFFSR   | 0.160 | 0.000 |  23.109 |  102.437 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.296 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.172 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.931 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.521 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.122 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.779 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -77.411 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -77.057 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.556 |  -76.772 | 
     | MINC0/SHA1/C0/\h_reg[0][7] | CLK ^      | DFFSR | 0.283 | 0.007 |   2.564 |  -76.765 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][3] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.502
- Setup                         0.129
+ Phase Shift                 100.000
= Required Time               102.373
- Arrival Time                 23.038
= Slack Time                   79.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.368 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.492 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.733 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.143 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.549 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.911 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.273 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.641 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.944 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.472 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.086 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.822 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.880 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.078 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.157 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.963 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.512 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.085 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.813 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.606 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.128 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.942 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.693 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.668 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.372 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.139 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.624 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.365 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.817 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.050 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.208 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.584 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.865 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.735 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.067 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.344 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.677 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.873 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.032 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.307 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.728 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   97.987 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.630 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.276 |   99.612 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |  100.040 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.358 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.557 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.642 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.196 | 
     | MINC0/SHA1/C0/add_397/U42                          | A v -> Y ^   | AOI21X1 | 0.287 | 0.254 |  22.115 |  101.450 | 
     | MINC0/SHA1/C0/add_397/U367                         | A ^ -> Y v   | XNOR2X1 | 0.178 | 0.243 |  22.358 |  101.693 | 
     | MINC0/SHA1/C0/U2489                                | A v -> Y ^   | NAND2X1 | 0.320 | 0.188 |  22.546 |  101.881 | 
     | MINC0/SHA1/C0/U661                                 | C ^ -> Y v   | OAI21X1 | 0.386 | 0.134 |  22.680 |  102.015 | 
     | MINC0/SHA1/C0/U2490                                | B v -> Y ^   | OAI22X1 | 0.443 | 0.207 |  22.886 |  102.222 | 
     | MINC0/SHA1/C0/U1315                                | A ^ -> Y v   | INVX1   | 0.170 | 0.151 |  23.038 |  102.373 | 
     | MINC0/SHA1/C0/\h_reg[4][3]                         | D v          | DFFSR   | 0.170 | 0.000 |  23.038 |  102.373 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.302 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.178 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.938 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.528 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.128 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.786 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.435 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.126 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -76.851 | 
     | MINC0/SHA1/C0/\h_reg[4][3] | CLK ^      | DFFSR | 0.290 | 0.017 |   2.502 |  -76.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][5] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][5] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.499
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.371
- Arrival Time                 23.019
= Slack Time                   79.352
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.385 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.509 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.750 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.160 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.567 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   80.928 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.290 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.658 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   81.961 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.489 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.103 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.839 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   83.897 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.096 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.174 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   84.980 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.529 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.102 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.830 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.623 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.145 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   88.959 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   89.710 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.685 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.389 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.156 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.641 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.382 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.834 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.067 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.225 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.601 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.882 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.752 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.084 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.361 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.694 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.890 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.049 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.324 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.745 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   98.004 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.647 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.276 |   99.629 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |  100.057 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.376 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.574 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.659 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.213 | 
     | MINC0/SHA1/C0/add_397/U64                          | A v -> Y ^   | AOI21X1 | 0.287 | 0.254 |  22.115 |  101.467 | 
     | MINC0/SHA1/C0/add_397/U331                         | A ^ -> Y v   | XNOR2X1 | 0.157 | 0.228 |  22.343 |  101.695 | 
     | MINC0/SHA1/C0/U2505                                | A v -> Y ^   | NAND2X1 | 0.328 | 0.185 |  22.528 |  101.880 | 
     | MINC0/SHA1/C0/U662                                 | C ^ -> Y v   | OAI21X1 | 0.385 | 0.134 |  22.662 |  102.014 | 
     | MINC0/SHA1/C0/U2506                                | B v -> Y ^   | OAI22X1 | 0.446 | 0.208 |  22.870 |  102.222 | 
     | MINC0/SHA1/C0/U784                                 | A ^ -> Y v   | INVX1   | 0.169 | 0.149 |  23.018 |  102.371 | 
     | MINC0/SHA1/C0/\h_reg[4][5]                         | D v          | DFFSR   | 0.169 | 0.000 |  23.019 |  102.371 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.319 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.195 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -78.955 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.545 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.145 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.803 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.452 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.143 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -76.868 | 
     | MINC0/SHA1/C0/\h_reg[4][5] | CLK ^      | DFFSR | 0.290 | 0.015 |   2.499 |  -76.853 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][7] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][7] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.503
- Setup                         0.130
+ Phase Shift                 100.000
= Required Time               102.373
- Arrival Time                 22.912
= Slack Time                   79.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   79.493 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   79.617 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   79.858 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.268 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   80.675 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.036 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.398 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   81.766 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.070 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   82.597 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.211 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   83.948 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.005 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.204 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.282 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.088 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   85.637 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.211 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   86.938 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   87.731 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.254 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.068 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   89.818 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   90.793 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   91.497 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.264 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   92.749 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   93.490 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   93.943 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.175 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.333 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   94.709 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   94.990 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   95.861 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.192 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   96.470 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   96.802 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   96.998 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.157 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.432 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   97.853 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.289 | 0.259 |  18.651 |   98.112 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.771 | 0.644 |  19.295 |   98.755 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.070 | 0.982 |  20.277 |   99.737 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.460 | 0.429 |  20.705 |  100.166 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.308 | 0.318 |  21.023 |  100.484 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.180 | 0.199 |  21.222 |  100.683 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.163 | 0.085 |  21.307 |  100.768 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.528 | 0.553 |  21.861 |  101.321 | 
     | MINC0/SHA1/C0/add_397/U75                          | A v -> Y v   | XNOR2X1 | 0.200 | 0.311 |  22.172 |  101.632 | 
     | MINC0/SHA1/C0/U2525                                | A v -> Y ^   | NAND2X1 | 0.281 | 0.169 |  22.340 |  101.801 | 
     | MINC0/SHA1/C0/U2526                                | C ^ -> Y v   | OAI21X1 | 0.441 | 0.191 |  22.532 |  101.992 | 
     | MINC0/SHA1/C0/U2527                                | B v -> Y ^   | OAI22X1 | 0.444 | 0.220 |  22.752 |  102.212 | 
     | MINC0/SHA1/C0/U712                                 | A ^ -> Y v   | INVX1   | 0.177 | 0.160 |  22.912 |  102.372 | 
     | MINC0/SHA1/C0/\h_reg[4][7]                         | D v          | DFFSR   | 0.177 | 0.000 |  22.912 |  102.373 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.428 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.304 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.063 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -78.653 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.253 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -77.911 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -77.560 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.251 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -76.976 | 
     | MINC0/SHA1/C0/\h_reg[4][7] | CLK ^      | DFFSR | 0.290 | 0.018 |   2.503 |  -76.958 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][8] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][8] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.568
- Setup                         0.185
+ Phase Shift                 100.000
= Required Time               102.383
- Arrival Time                 22.377
= Slack Time                   80.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.039 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.163 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   80.404 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.814 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.221 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.582 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   81.944 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.312 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.616 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.143 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.757 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.494 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.551 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.750 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.828 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.634 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.183 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.757 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.484 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.277 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.800 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.614 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   90.364 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.339 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.043 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.810 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.295 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.036 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.489 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.721 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.879 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.255 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   95.536 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   96.407 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.738 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   97.016 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   97.348 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   97.544 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.703 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   97.978 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   98.399 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.274 | 0.244 |  18.636 |   98.643 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.755 | 0.581 |  19.217 |   99.224 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.142 | 0.916 |  20.133 |  100.140 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U113   | B ^ -> Y v   | NOR2X1  | 0.485 | 0.606 |  20.739 |  100.746 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U110   | A v -> Y ^   | OAI21X1 | 0.293 | 0.255 |  20.994 |  101.000 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U397   | A ^ -> Y v   | INVX1   | 0.227 | 0.228 |  21.222 |  101.229 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U96    | A v -> Y ^   | OAI21X1 | 0.235 | 0.172 |  21.395 |  101.401 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U94    | C ^ -> Y v   | AOI21X1 | 0.288 | 0.231 |  21.626 |  101.632 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U83    | A v -> Y ^   | XOR2X1  | 0.425 | 0.369 |  21.994 |  102.001 | 
     | MINC0/SHA1/C0/U1875                                | A ^ -> Y v   | AOI22X1 | 0.391 | 0.190 |  22.184 |  102.190 | 
     | MINC0/SHA1/C0/U1876                                | C v -> Y ^   | OAI21X1 | 0.354 | 0.193 |  22.377 |  102.383 | 
     | MINC0/SHA1/C0/\h_reg[0][8]                         | D ^          | DFFSR   | 0.354 | 0.000 |  22.377 |  102.383 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -79.974 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.850 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -79.609 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -79.199 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.799 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -78.457 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -78.089 | 
     | clk__L7_I53                | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -77.734 | 
     | clk__L8_I212               | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -77.450 | 
     | MINC0/SHA1/C0/\h_reg[0][8] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.568 |  -77.438 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][9] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][9] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.542
- Setup                         0.184
+ Phase Shift                 100.000
= Required Time               102.359
- Arrival Time                 22.294
= Slack Time                   80.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.098 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.222 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   80.462 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.872 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.279 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.640 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.003 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.370 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.674 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.202 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.815 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.552 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.610 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.808 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.887 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.693 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.242 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.815 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.543 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.336 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.858 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.672 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   90.422 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.398 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.102 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.868 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.354 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.095 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.547 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.780 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   94.938 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.314 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   95.595 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   96.465 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.797 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   97.074 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   97.407 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   97.602 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.762 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   98.037 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   98.457 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.274 | 0.244 |  18.636 |   98.701 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.755 | 0.581 |  19.217 |   99.282 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.142 | 0.916 |  20.133 |  100.198 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U113   | B ^ -> Y v   | NOR2X1  | 0.485 | 0.606 |  20.739 |  100.804 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U110   | A v -> Y ^   | OAI21X1 | 0.293 | 0.255 |  20.994 |  101.059 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U397   | A ^ -> Y v   | INVX1   | 0.227 | 0.228 |  21.222 |  101.287 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U346   | A v -> Y ^   | INVX1   | 0.135 | 0.137 |  21.359 |  101.424 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U104   | C ^ -> Y v   | AOI21X1 | 0.287 | 0.207 |  21.566 |  101.631 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U93    | A v -> Y ^   | XOR2X1  | 0.458 | 0.390 |  21.956 |  102.021 | 
     | MINC0/SHA1/C0/U1885                                | A ^ -> Y v   | AOI22X1 | 0.296 | 0.171 |  22.128 |  102.192 | 
     | MINC0/SHA1/C0/U1886                                | C v -> Y ^   | OAI21X1 | 0.356 | 0.166 |  22.294 |  102.359 | 
     | MINC0/SHA1/C0/\h_reg[0][9]                         | D ^          | DFFSR   | 0.356 | 0.000 |  22.294 |  102.359 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -80.032 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.908 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.667 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.257 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.858 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.515 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.164 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -77.838 | 
     | clk__L8_I200               | A v -> Y ^ | INVX8 | 0.292 | 0.304 |   2.531 |  -77.534 | 
     | MINC0/SHA1/C0/\h_reg[0][9] | CLK ^      | DFFSR | 0.296 | 0.011 |   2.542 |  -77.523 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][10] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][10] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.547
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time               102.357
- Arrival Time                 22.206
= Slack Time                   80.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.183 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.307 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.548 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   80.958 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.365 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   81.726 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.088 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.456 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.759 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.287 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   83.901 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.638 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.695 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.894 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   84.972 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.778 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.327 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.900 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.628 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.421 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.943 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.757 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.508 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.483 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.187 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   92.954 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.439 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.180 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.632 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.865 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.023 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.399 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   95.902 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.151 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   96.386 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   96.737 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   96.855 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.220 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U190 | A ^ -> Y v   | AOI21X1 | 0.357 | 0.271 |  17.341 |   97.491 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U452 | A v -> Y ^   | INVX2   | 0.319 | 0.315 |  17.655 |   97.806 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U169 | B ^ -> Y v   | AOI21X1 | 0.243 | 0.222 |  17.878 |   98.028 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U156 | A v -> Y v   | XOR2X1  | 0.577 | 0.503 |  18.381 |   98.531 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.071 | 0.964 |  19.345 |   99.496 | 
     | FC717_N1087                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U171   | A v -> Y ^   | NAND2X1 | 0.425 | 0.585 |  19.930 |  100.080 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U331   | A ^ -> Y v   | INVX1   | 0.199 | 0.191 |  20.121 |  100.271 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U155   | B v -> Y ^   | AOI21X1 | 0.213 | 0.181 |  20.301 |  100.452 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U127   | A ^ -> Y v   | OAI21X1 | 0.158 | 0.132 |  20.433 |  100.584 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U125   | C v -> Y ^   | AOI21X1 | 0.335 | 0.217 |  20.651 |  100.801 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U367   | A ^ -> Y v   | INVX1   | 0.597 | 0.538 |  21.189 |  101.339 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U116   | B v -> Y ^   | AOI21X1 | 0.272 | 0.225 |  21.413 |  101.564 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U103   | A ^ -> Y ^   | XOR2X1  | 0.394 | 0.350 |  21.764 |  101.914 | 
     | MINC0/SHA1/C0/U1895                                | A ^ -> Y v   | AOI22X1 | 0.424 | 0.216 |  21.979 |  102.130 | 
     | MINC0/SHA1/C0/U1896                                | C v -> Y ^   | OAI21X1 | 0.375 | 0.226 |  22.206 |  102.356 | 
     | MINC0/SHA1/C0/\h_reg[0][10]                        | D ^          | DFFSR   | 0.375 | 0.001 |  22.206 |  102.357 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.118 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -79.994 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.753 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.343 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.943 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.601 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.250 | 
     | clk__L7_I50                 | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -77.923 | 
     | clk__L8_I200                | A v -> Y ^ | INVX8 | 0.292 | 0.304 |   2.531 |  -77.619 | 
     | MINC0/SHA1/C0/\h_reg[0][10] | CLK ^      | DFFSR | 0.297 | 0.016 |   2.547 |  -77.604 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][8] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][8] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.503
- Setup                         0.163
+ Phase Shift                 100.000
= Required Time               102.340
- Arrival Time                 22.151
= Slack Time                   80.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.221 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.345 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   80.586 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   80.996 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.402 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.764 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.126 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.494 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.797 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.325 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.939 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.675 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.733 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.931 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.010 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.816 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.365 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.938 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.666 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.459 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   88.981 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.795 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.546 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.521 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.225 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   92.992 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.477 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.218 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.670 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.903 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.061 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.437 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   95.718 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   96.588 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.920 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   97.197 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   97.530 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   97.726 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.885 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   98.160 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   98.581 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.274 | 0.244 |  18.636 |   98.824 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.755 | 0.581 |  19.217 |   99.405 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.142 | 0.916 |  20.133 |  100.322 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U113                         | B ^ -> Y v   | NOR2X1  | 0.487 | 0.583 |  20.717 |  100.905 | 
     | MINC0/SHA1/C0/add_397/U110                         | A v -> Y ^   | OAI21X1 | 0.292 | 0.252 |  20.969 |  101.157 | 
     | MINC0/SHA1/C0/add_397/U400                         | A ^ -> Y v   | INVX1   | 0.205 | 0.208 |  21.177 |  101.365 | 
     | MINC0/SHA1/C0/add_397/U96                          | A v -> Y ^   | OAI21X1 | 0.231 | 0.164 |  21.341 |  101.529 | 
     | MINC0/SHA1/C0/add_397/U94                          | C ^ -> Y v   | AOI21X1 | 0.275 | 0.240 |  21.581 |  101.770 | 
     | MINC0/SHA1/C0/add_397/U83                          | A v -> Y ^   | XOR2X1  | 0.181 | 0.213 |  21.795 |  101.983 | 
     | MINC0/SHA1/C0/U2535                                | A ^ -> Y v   | AOI22X1 | 0.374 | 0.145 |  21.940 |  102.128 | 
     | MINC0/SHA1/C0/U2536                                | C v -> Y ^   | OAI21X1 | 0.290 | 0.211 |  22.151 |  102.339 | 
     | MINC0/SHA1/C0/\h_reg[4][8]                         | D ^          | DFFSR   | 0.290 | 0.000 |  22.151 |  102.340 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -80.155 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.031 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.791 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.381 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -78.981 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.639 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.287 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -77.979 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -77.704 | 
     | MINC0/SHA1/C0/\h_reg[4][8] | CLK ^      | DFFSR | 0.290 | 0.018 |   2.503 |  -77.685 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][9] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][9] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.503
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               102.347
- Arrival Time                 22.107
= Slack Time                   80.240
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.273 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.397 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   80.638 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   81.048 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.454 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.816 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.178 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.545 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.849 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.377 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   83.991 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.727 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.785 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   84.983 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.062 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   85.868 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.417 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   86.990 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.718 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.511 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.033 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.847 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.597 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.573 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.277 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   93.044 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.529 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.270 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.722 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   94.955 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.113 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.489 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   95.770 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   96.640 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.422 | 0.331 |  16.732 |   96.972 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.253 | 0.277 |  17.009 |   97.249 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.373 | 0.333 |  17.342 |   97.582 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.246 | 0.196 |  17.537 |   97.777 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.172 | 0.160 |  17.697 |   97.937 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.335 | 0.275 |  17.972 |   98.212 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.468 | 0.421 |  18.392 |   98.632 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.274 | 0.244 |  18.636 |   98.876 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.755 | 0.581 |  19.217 |   99.457 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.142 | 0.916 |  20.133 |  100.373 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U113                         | B ^ -> Y v   | NOR2X1  | 0.487 | 0.583 |  20.717 |  100.957 | 
     | MINC0/SHA1/C0/add_397/U110                         | A v -> Y ^   | OAI21X1 | 0.292 | 0.252 |  20.969 |  101.209 | 
     | MINC0/SHA1/C0/add_397/U400                         | A ^ -> Y v   | INVX1   | 0.205 | 0.208 |  21.177 |  101.417 | 
     | MINC0/SHA1/C0/add_397/U348                         | A v -> Y ^   | INVX1   | 0.143 | 0.145 |  21.322 |  101.562 | 
     | MINC0/SHA1/C0/add_397/U104                         | C ^ -> Y v   | AOI21X1 | 0.277 | 0.223 |  21.545 |  101.785 | 
     | MINC0/SHA1/C0/add_397/U93                          | A v -> Y ^   | XOR2X1  | 0.163 | 0.202 |  21.747 |  101.987 | 
     | MINC0/SHA1/C0/U2544                                | A ^ -> Y v   | AOI22X1 | 0.398 | 0.166 |  21.913 |  102.153 | 
     | MINC0/SHA1/C0/U2545                                | C v -> Y ^   | OAI21X1 | 0.271 | 0.193 |  22.106 |  102.346 | 
     | MINC0/SHA1/C0/\h_reg[4][9]                         | D ^          | DFFSR   | 0.271 | 0.000 |  22.107 |  102.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -80.207 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.083 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.842 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.433 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.033 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.690 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.339 | 
     | clk__L7_I49                | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.031 | 
     | clk__L8_I194               | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.485 |  -77.755 | 
     | MINC0/SHA1/C0/\h_reg[4][9] | CLK ^      | DFFSR | 0.290 | 0.019 |   2.503 |  -77.737 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][10] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][10] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.504
- Setup                         0.166
+ Phase Shift                 100.000
= Required Time               102.338
- Arrival Time                 21.954
= Slack Time                   80.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.416 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.540 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.781 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.191 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.598 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   81.959 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.321 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.689 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   82.993 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.520 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.134 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   84.871 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   84.928 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.127 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.205 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.011 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.560 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.133 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   87.861 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.654 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.176 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   89.990 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.741 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.716 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.420 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.187 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.672 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.413 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   94.866 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.098 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.256 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.632 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   95.913 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   96.784 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U189 | A v -> Y ^   | OAI21X1 | 0.419 | 0.320 |  16.720 |   97.103 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.308 | 0.310 |  17.030 |   97.414 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U385 | A ^ -> Y v   | NOR2X1  | 0.419 | 0.417 |  17.448 |   97.831 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U149 | B v -> Y ^   | OAI21X1 | 0.223 | 0.229 |  17.677 |   98.060 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U147 | C ^ -> Y v   | AOI21X1 | 0.232 | 0.236 |  17.912 |   98.296 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U367 | A v -> Y v   | XOR2X1  | 0.659 | 0.557 |  18.469 |   98.853 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.078 | 0.961 |  19.431 |   99.814 | 
     | FC715_N1089                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U147                         | A v -> Y ^   | NAND2X1 | 0.432 | 0.600 |  20.031 |  100.414 | 
     | MINC0/SHA1/C0/add_397/U423                         | A ^ -> Y v   | INVX2   | 0.191 | 0.162 |  20.193 |  100.576 | 
     | MINC0/SHA1/C0/add_397/U129                         | B v -> Y ^   | AOI21X1 | 0.155 | 0.128 |  20.320 |  100.704 | 
     | MINC0/SHA1/C0/add_397/U127                         | C ^ -> Y v   | OAI21X1 | 0.179 | 0.136 |  20.456 |  100.840 | 
     | MINC0/SHA1/C0/add_397/U125                         | C v -> Y ^   | AOI21X1 | 0.314 | 0.214 |  20.671 |  101.054 | 
     | MINC0/SHA1/C0/add_397/U385                         | A ^ -> Y v   | INVX1   | 0.535 | 0.485 |  21.156 |  101.539 | 
     | MINC0/SHA1/C0/add_397/U116                         | B v -> Y ^   | AOI21X1 | 0.267 | 0.225 |  21.381 |  101.765 | 
     | MINC0/SHA1/C0/add_397/U103                         | A ^ -> Y ^   | XOR2X1  | 0.174 | 0.208 |  21.589 |  101.973 | 
     | MINC0/SHA1/C0/U2554                                | A ^ -> Y v   | AOI22X1 | 0.370 | 0.141 |  21.731 |  102.114 | 
     | MINC0/SHA1/C0/U2555                                | C v -> Y ^   | OAI21X1 | 0.300 | 0.223 |  21.954 |  102.337 | 
     | MINC0/SHA1/C0/\h_reg[4][10]                        | D ^          | DFFSR   | 0.300 | 0.001 |  21.954 |  102.338 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.351 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.227 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -79.986 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.576 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.176 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.834 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.483 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.174 | 
     | clk__L8_I194                | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.485 |  -77.899 | 
     | MINC0/SHA1/C0/\h_reg[4][10] | CLK ^      | DFFSR | 0.290 | 0.020 |   2.504 |  -77.879 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][11] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.563
- Setup                         0.185
+ Phase Shift                 100.000
= Required Time               102.379
- Arrival Time                 21.852
= Slack Time                   80.527
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.560 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.684 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.925 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.335 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.742 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.103 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.465 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.833 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.136 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.664 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.278 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.014 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.072 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.271 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.349 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.155 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.704 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.277 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.005 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.798 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.320 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.134 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.885 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.860 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.564 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.331 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.816 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.557 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.009 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.242 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.400 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.776 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.279 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.528 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   96.763 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.114 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.232 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.597 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U190 | A ^ -> Y v   | AOI21X1 | 0.357 | 0.271 |  17.341 |   97.868 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U452 | A v -> Y ^   | INVX2   | 0.319 | 0.315 |  17.655 |   98.183 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U169 | B ^ -> Y v   | AOI21X1 | 0.243 | 0.222 |  17.878 |   98.405 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U156 | A v -> Y v   | XOR2X1  | 0.577 | 0.503 |  18.381 |   98.908 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.071 | 0.964 |  19.345 |   99.873 | 
     | FC717_N1087                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U171   | A v -> Y ^   | NAND2X1 | 0.425 | 0.585 |  19.930 |  100.457 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U331   | A ^ -> Y v   | INVX1   | 0.199 | 0.191 |  20.121 |  100.648 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U155   | B v -> Y ^   | AOI21X1 | 0.213 | 0.181 |  20.301 |  100.828 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U127   | A ^ -> Y v   | OAI21X1 | 0.158 | 0.132 |  20.433 |  100.961 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U125   | C v -> Y ^   | AOI21X1 | 0.335 | 0.217 |  20.651 |  101.178 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U367   | A ^ -> Y v   | INVX1   | 0.597 | 0.538 |  21.189 |  101.716 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U115   | A v -> Y ^   | XNOR2X1 | 0.274 | 0.307 |  21.496 |  102.023 | 
     | MINC0/SHA1/C0/U1905                                | A ^ -> Y v   | AOI22X1 | 0.382 | 0.167 |  21.663 |  102.190 | 
     | MINC0/SHA1/C0/U1906                                | C v -> Y ^   | OAI21X1 | 0.353 | 0.189 |  21.852 |  102.379 | 
     | MINC0/SHA1/C0/\h_reg[0][11]                        | D ^          | DFFSR   | 0.353 | 0.000 |  21.852 |  102.379 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.494 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.370 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -80.130 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -79.720 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.320 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -78.978 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |  -78.610 | 
     | clk__L7_I53                 | A ^ -> Y v | INVX8 | 0.338 | 0.355 |   2.272 |  -78.255 | 
     | clk__L8_I212                | A v -> Y ^ | INVX8 | 0.280 | 0.284 |   2.557 |  -77.971 | 
     | MINC0/SHA1/C0/\h_reg[0][11] | CLK ^      | DFFSR | 0.283 | 0.007 |   2.563 |  -77.964 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][14] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][14] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.499
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time               102.312
- Arrival Time                 21.784
= Slack Time                   80.528
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.560 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.684 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.925 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.335 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.742 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.103 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.465 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.833 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.137 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.664 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.278 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.015 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.072 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.271 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.349 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.155 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.704 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.278 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.005 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.798 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.321 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.135 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.885 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.860 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.564 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.331 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.816 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.557 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.010 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.242 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.400 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.776 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.279 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.528 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   96.764 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.114 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.233 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.597 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   97.910 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.136 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   98.595 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.451 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.016 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.218 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.030 |  100.558 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.456 | 0.360 |  20.390 |  100.918 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.582 | 0.546 |  20.937 |  101.464 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U163   | A v -> Y ^   | OAI21X1 | 0.311 | 0.265 |  21.201 |  101.729 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U148   | A ^ -> Y ^   | XNOR2X1 | 0.211 | 0.237 |  21.439 |  101.966 | 
     | MINC0/SHA1/C0/U1935                                | A ^ -> Y v   | AOI22X1 | 0.368 | 0.149 |  21.588 |  102.115 | 
     | MINC0/SHA1/C0/U1936                                | C v -> Y ^   | OAI21X1 | 0.362 | 0.196 |  21.784 |  102.311 | 
     | MINC0/SHA1/C0/\h_reg[0][14]                        | D ^          | DFFSR   | 0.362 | 0.000 |  21.784 |  102.312 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.495 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.371 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.130 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.720 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.320 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.978 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.627 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.318 | 
     | clk__L8_I193                | A v -> Y ^ | INVX8 | 0.280 | 0.279 |   2.489 |  -78.039 | 
     | MINC0/SHA1/C0/\h_reg[0][14] | CLK ^      | DFFSR | 0.283 | 0.010 |   2.499 |  -78.028 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][13] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][13] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.507
- Setup                         0.185
+ Phase Shift                 100.000
= Required Time               102.322
- Arrival Time                 21.780
= Slack Time                   80.541
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.574 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.698 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.939 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.349 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.756 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.117 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.479 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.847 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.150 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.678 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.292 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.029 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.086 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.285 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.363 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.169 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.718 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.291 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.019 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.812 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.334 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.148 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.899 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.874 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.578 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.345 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.830 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.571 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.023 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.256 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.414 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.790 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.293 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.542 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   96.777 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.128 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.246 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.611 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   97.924 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.150 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   98.609 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.465 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.030 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.232 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.031 |  100.572 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.456 | 0.360 |  20.391 |  100.932 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.582 | 0.546 |  20.937 |  101.478 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U149   | A v -> Y ^   | OAI21X1 | 0.312 | 0.266 |  21.202 |  101.744 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U136   | A ^ -> Y ^   | XNOR2X1 | 0.156 | 0.201 |  21.403 |  101.944 | 
     | MINC0/SHA1/C0/U1925                                | A ^ -> Y v   | AOI22X1 | 0.397 | 0.172 |  21.575 |  102.116 | 
     | MINC0/SHA1/C0/U1926                                | C v -> Y ^   | OAI21X1 | 0.362 | 0.205 |  21.780 |  102.321 | 
     | MINC0/SHA1/C0/\h_reg[0][13]                        | D ^          | DFFSR   | 0.362 | 0.000 |  21.780 |  102.322 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.509 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.385 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.144 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.734 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.334 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -78.992 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.641 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.332 | 
     | clk__L8_I195                | A v -> Y ^ | INVX8 | 0.299 | 0.289 |   2.498 |  -78.043 | 
     | MINC0/SHA1/C0/\h_reg[0][13] | CLK ^      | DFFSR | 0.302 | 0.009 |   2.507 |  -78.034 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][12] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][12] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.507
- Setup                         0.186
+ Phase Shift                 100.000
= Required Time               102.321
- Arrival Time                 21.767
= Slack Time                   80.554
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.587 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.711 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   80.951 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.361 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.768 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   82.129 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.492 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.859 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.163 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.690 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.304 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.041 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.099 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.297 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.375 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.181 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.730 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.304 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.032 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.825 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.347 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.161 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   90.911 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.887 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.591 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.357 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.843 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.583 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.036 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.269 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.427 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.803 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.305 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.001 |   96.554 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   96.790 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.140 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.259 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.624 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   97.937 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.163 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   98.621 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.477 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.043 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.244 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.031 |  100.584 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.456 | 0.360 |  20.391 |  100.944 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.582 | 0.546 |  20.937 |  101.491 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U137   | A v -> Y ^   | OAI21X1 | 0.311 | 0.264 |  21.201 |  101.755 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U123   | A ^ -> Y ^   | XNOR2X1 | 0.169 | 0.210 |  21.411 |  101.965 | 
     | MINC0/SHA1/C0/U1915                                | A ^ -> Y v   | AOI22X1 | 0.376 | 0.153 |  21.565 |  102.118 | 
     | MINC0/SHA1/C0/U1916                                | C v -> Y ^   | OAI21X1 | 0.365 | 0.202 |  21.767 |  102.321 | 
     | MINC0/SHA1/C0/\h_reg[0][12]                        | D ^          | DFFSR   | 0.365 | 0.000 |  21.767 |  102.321 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.521 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.397 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.156 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.746 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.347 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.004 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.653 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.344 | 
     | clk__L8_I195                | A v -> Y ^ | INVX8 | 0.299 | 0.289 |   2.498 |  -78.056 | 
     | MINC0/SHA1/C0/\h_reg[0][12] | CLK ^      | DFFSR | 0.302 | 0.009 |   2.507 |  -78.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][11] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.505
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               102.347
- Arrival Time                 21.738
= Slack Time                   80.609
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.642 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.766 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.007 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   81.417 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.823 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.576 |   82.185 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.547 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   82.915 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.218 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.746 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.751 |   84.360 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.096 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.154 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.352 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.431 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.237 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.786 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.359 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.087 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   88.880 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.402 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.216 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.358 |   90.967 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   91.942 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.646 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.804 |   93.413 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   93.898 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.639 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.091 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.324 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.482 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   95.858 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.375 | 0.281 |  15.530 |   96.139 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.010 | 0.871 |  16.400 |   97.009 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U189 | A v -> Y ^   | OAI21X1 | 0.419 | 0.320 |  16.720 |   97.329 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.308 | 0.310 |  17.030 |   97.639 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U385 | A ^ -> Y v   | NOR2X1  | 0.419 | 0.417 |  17.448 |   98.057 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U149 | B v -> Y ^   | OAI21X1 | 0.223 | 0.229 |  17.677 |   98.286 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U147 | C ^ -> Y v   | AOI21X1 | 0.232 | 0.236 |  17.912 |   98.522 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U367 | A v -> Y v   | XOR2X1  | 0.659 | 0.557 |  18.470 |   99.079 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.078 | 0.961 |  19.431 |  100.040 | 
     | FC715_N1089                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U147                         | A v -> Y ^   | NAND2X1 | 0.432 | 0.600 |  20.031 |  100.640 | 
     | MINC0/SHA1/C0/add_397/U423                         | A ^ -> Y v   | INVX2   | 0.191 | 0.162 |  20.193 |  100.802 | 
     | MINC0/SHA1/C0/add_397/U129                         | B v -> Y ^   | AOI21X1 | 0.155 | 0.128 |  20.320 |  100.929 | 
     | MINC0/SHA1/C0/add_397/U127                         | C ^ -> Y v   | OAI21X1 | 0.179 | 0.136 |  20.456 |  101.065 | 
     | MINC0/SHA1/C0/add_397/U125                         | C v -> Y ^   | AOI21X1 | 0.314 | 0.214 |  20.671 |  101.280 | 
     | MINC0/SHA1/C0/add_397/U385                         | A ^ -> Y v   | INVX1   | 0.535 | 0.485 |  21.156 |  101.765 | 
     | MINC0/SHA1/C0/add_397/U115                         | A v -> Y ^   | XNOR2X1 | 0.172 | 0.234 |  21.390 |  101.999 | 
     | MINC0/SHA1/C0/U2564                                | A ^ -> Y v   | AOI22X1 | 0.388 | 0.157 |  21.547 |  102.156 | 
     | MINC0/SHA1/C0/U2565                                | C v -> Y ^   | OAI21X1 | 0.271 | 0.191 |  21.738 |  102.347 | 
     | MINC0/SHA1/C0/\h_reg[4][11]                        | D ^          | DFFSR   | 0.271 | 0.000 |  21.738 |  102.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.576 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.452 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.212 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.802 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.402 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.060 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.708 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.400 | 
     | clk__L8_I194                | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -78.125 | 
     | MINC0/SHA1/C0/\h_reg[4][11] | CLK ^      | DFFSR | 0.290 | 0.020 |   2.505 |  -78.104 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][15] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][15] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.499
- Setup                         0.186
+ Phase Shift                 100.000
= Required Time               102.313
- Arrival Time                 21.528
= Slack Time                   80.785
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.818 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   80.942 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.182 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.592 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   81.999 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.360 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.723 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.090 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.394 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   83.922 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.535 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.272 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.330 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.528 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.607 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.412 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   86.962 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.535 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.263 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.056 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.578 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.392 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.142 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.118 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.822 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.588 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.074 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.814 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.267 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.500 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.658 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.034 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.536 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.785 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.021 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.371 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.490 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   97.855 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.168 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.394 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   98.852 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.708 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.274 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.475 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.030 |  100.815 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.456 | 0.360 |  20.390 |  101.175 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.582 | 0.546 |  20.937 |  101.722 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U162   | A v -> Y ^   | XOR2X1  | 0.187 | 0.250 |  21.187 |  101.972 | 
     | MINC0/SHA1/C0/U1945                                | A ^ -> Y v   | AOI22X1 | 0.369 | 0.149 |  21.335 |  102.120 | 
     | MINC0/SHA1/C0/U1946                                | C v -> Y ^   | OAI21X1 | 0.359 | 0.192 |  21.527 |  102.312 | 
     | MINC0/SHA1/C0/\h_reg[0][15]                        | D ^          | DFFSR   | 0.359 | 0.000 |  21.528 |  102.313 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.752 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.628 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.387 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -79.977 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.578 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.235 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -78.884 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.576 | 
     | clk__L8_I193                | A v -> Y ^ | INVX8 | 0.280 | 0.279 |   2.489 |  -78.296 | 
     | MINC0/SHA1/C0/\h_reg[0][15] | CLK ^      | DFFSR | 0.283 | 0.010 |   2.499 |  -78.286 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][12] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][12] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.505
- Setup                         0.161
+ Phase Shift                 100.000
= Required Time               102.344
- Arrival Time                 21.384
= Slack Time                   80.960
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   80.993 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.117 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.357 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.767 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.174 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.535 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.898 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.265 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.569 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.097 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.710 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.447 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.505 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.703 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.782 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.587 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.137 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.710 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.438 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.231 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.753 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.567 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.317 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.293 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   92.997 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.763 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.249 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   94.990 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.442 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.675 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.833 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.209 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.711 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   96.960 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.196 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.546 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.665 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.030 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.343 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.569 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   99.027 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.883 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.458 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  100.650 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  100.955 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.309 |  20.304 |  101.264 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.304 | 0.298 |  20.602 |  101.562 | 
     | MINC0/SHA1/C0/add_397/U137                         | A v -> Y ^   | OAI21X1 | 0.246 | 0.220 |  20.822 |  101.782 | 
     | MINC0/SHA1/C0/add_397/U123                         | A ^ -> Y ^   | XNOR2X1 | 0.165 | 0.200 |  21.022 |  101.982 | 
     | MINC0/SHA1/C0/U2573                                | A ^ -> Y v   | AOI22X1 | 0.370 | 0.162 |  21.184 |  102.144 | 
     | MINC0/SHA1/C0/U2574                                | C v -> Y ^   | OAI21X1 | 0.282 | 0.200 |  21.384 |  102.344 | 
     | MINC0/SHA1/C0/\h_reg[4][12]                        | D ^          | DFFSR   | 0.282 | 0.000 |  21.384 |  102.344 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.927 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.803 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.562 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.152 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.753 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.410 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.059 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -78.751 | 
     | clk__L8_I194                | A v -> Y ^ | INVX8 | 0.286 | 0.275 |   2.484 |  -78.475 | 
     | MINC0/SHA1/C0/\h_reg[4][12] | CLK ^      | DFFSR | 0.290 | 0.020 |   2.505 |  -78.455 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][14] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][14] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.584
- Setup                         0.163
+ Phase Shift                 100.000
= Required Time               102.421
- Arrival Time                 21.392
= Slack Time                   81.029
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.061 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.185 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.426 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.836 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.243 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.604 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   82.966 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.334 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.638 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.165 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.779 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.516 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.573 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.772 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.850 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.656 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.205 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.779 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.506 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.300 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.822 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.636 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.386 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.361 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.066 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.832 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.317 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.058 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.511 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.743 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.901 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.277 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.780 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.029 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.265 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.615 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.734 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.099 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.412 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.638 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   99.096 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.952 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.526 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  100.718 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.024 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.309 |  20.304 |  101.333 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.304 | 0.298 |  20.602 |  101.631 | 
     | MINC0/SHA1/C0/add_397/U163                         | A v -> Y ^   | OAI21X1 | 0.262 | 0.224 |  20.826 |  101.855 | 
     | MINC0/SHA1/C0/add_397/U148                         | A ^ -> Y ^   | XNOR2X1 | 0.198 | 0.223 |  21.050 |  102.078 | 
     | MINC0/SHA1/C0/U2592                                | A ^ -> Y v   | AOI22X1 | 0.312 | 0.146 |  21.196 |  102.225 | 
     | MINC0/SHA1/C0/U2593                                | C v -> Y ^   | OAI21X1 | 0.293 | 0.196 |  21.392 |  102.420 | 
     | MINC0/SHA1/C0/\h_reg[4][14]                        | D ^          | DFFSR   | 0.293 | 0.001 |  21.392 |  102.421 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -80.996 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.872 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.631 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.221 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.822 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.479 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.125 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -78.778 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.468 | 
     | MINC0/SHA1/C0/\h_reg[4][14] | CLK ^      | DFFSR | 0.295 | 0.023 |   2.584 |  -78.445 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][13] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][13] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.582
- Setup                         0.158
+ Phase Shift                 100.000
= Required Time               102.424
- Arrival Time                 21.359
= Slack Time                   81.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.097 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.221 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.462 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   81.872 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.279 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.640 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.002 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.370 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.674 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.201 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.815 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.552 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.609 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.808 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   85.886 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.692 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.241 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.815 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.542 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.336 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   89.858 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.672 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.422 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.397 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.102 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   93.868 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.353 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.094 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.547 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.779 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   95.937 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.313 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.816 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.065 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.301 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.651 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.770 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.135 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.448 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.674 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   99.132 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |   99.988 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.562 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  100.754 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.060 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.309 |  20.304 |  101.369 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.304 | 0.298 |  20.602 |  101.667 | 
     | MINC0/SHA1/C0/add_397/U149                         | A v -> Y ^   | OAI21X1 | 0.230 | 0.208 |  20.811 |  101.875 | 
     | MINC0/SHA1/C0/add_397/U136                         | A ^ -> Y ^   | XNOR2X1 | 0.169 | 0.199 |  21.010 |  102.074 | 
     | MINC0/SHA1/C0/U2582                                | A ^ -> Y v   | AOI22X1 | 0.341 | 0.164 |  21.173 |  102.238 | 
     | MINC0/SHA1/C0/U2583                                | C v -> Y ^   | OAI21X1 | 0.277 | 0.185 |  21.359 |  102.424 | 
     | MINC0/SHA1/C0/\h_reg[4][13]                        | D ^          | DFFSR   | 0.277 | 0.000 |  21.359 |  102.424 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.032 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -80.908 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.667 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.257 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -79.858 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.515 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.161 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -78.814 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.504 | 
     | MINC0/SHA1/C0/\h_reg[4][13] | CLK ^      | DFFSR | 0.294 | 0.021 |   2.582 |  -78.483 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][16] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][16] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.496
- Setup                         0.195
+ Phase Shift                 100.000
= Required Time               102.301
- Arrival Time                 21.086
= Slack Time                   81.215
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.248 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.372 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.613 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.023 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.429 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.791 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.153 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.520 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.824 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.352 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.966 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.702 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.760 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.958 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.037 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.843 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.392 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.965 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.693 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.486 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.008 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.822 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.573 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.548 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.252 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.019 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.504 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.245 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.697 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.930 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.088 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.464 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.966 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.216 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.451 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.802 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.920 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.285 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.598 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.824 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   99.283 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.138 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.704 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.905 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.031 |  101.246 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.263 | 0.265 |  20.295 |  101.510 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U184   | A ^ -> Y v   | AOI21X1 | 0.226 | 0.175 |  20.471 |  101.686 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U172   | A v -> Y ^   | XOR2X1  | 0.191 | 0.215 |  20.686 |  101.901 | 
     | MINC0/SHA1/C0/U1955                                | A ^ -> Y v   | AOI22X1 | 0.394 | 0.171 |  20.856 |  102.071 | 
     | MINC0/SHA1/C0/U1956                                | C v -> Y ^   | OAI21X1 | 0.385 | 0.229 |  21.085 |  102.301 | 
     | MINC0/SHA1/C0/\h_reg[0][16]                        | D ^          | DFFSR   | 0.385 | 0.001 |  21.086 |  102.301 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.182 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.058 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.818 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.408 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.008 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.666 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.314 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -79.006 | 
     | clk__L8_I193                | A v -> Y ^ | INVX8 | 0.280 | 0.279 |   2.489 |  -78.726 | 
     | MINC0/SHA1/C0/\h_reg[0][16] | CLK ^      | DFFSR | 0.282 | 0.007 |   2.496 |  -78.719 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][17] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][17] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.501
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time               102.310
- Arrival Time                 21.085
= Slack Time                   81.225
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.258 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.382 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.622 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.032 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.439 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.800 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.163 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.530 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.834 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.362 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   84.975 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.712 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.770 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   85.968 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.047 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.853 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.402 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   87.975 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.703 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.496 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.018 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.832 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.582 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.558 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.262 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.028 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.514 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.255 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.707 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.940 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.098 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.474 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   96.976 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.225 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.461 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.811 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.930 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.295 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.608 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.834 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   99.292 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.148 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.714 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  100.915 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.030 |  101.255 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.263 | 0.265 |  20.295 |  101.520 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U192   | A ^ -> Y v   | AOI21X1 | 0.220 | 0.181 |  20.476 |  101.701 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U183   | A v -> Y ^   | XOR2X1  | 0.188 | 0.212 |  20.689 |  101.914 | 
     | MINC0/SHA1/C0/U1965                                | A ^ -> Y v   | AOI22X1 | 0.403 | 0.178 |  20.867 |  102.092 | 
     | MINC0/SHA1/C0/U1966                                | C v -> Y ^   | OAI21X1 | 0.373 | 0.218 |  21.084 |  102.309 | 
     | MINC0/SHA1/C0/\h_reg[0][17]                        | D ^          | DFFSR   | 0.373 | 0.000 |  21.085 |  102.310 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.192 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.068 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.828 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.418 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.018 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.676 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.324 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -79.016 | 
     | clk__L8_I193                | A v -> Y ^ | INVX8 | 0.280 | 0.279 |   2.489 |  -78.736 | 
     | MINC0/SHA1/C0/\h_reg[0][17] | CLK ^      | DFFSR | 0.283 | 0.012 |   2.501 |  -78.724 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][15] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][15] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.587
- Setup                         0.162
+ Phase Shift                 100.000
= Required Time               102.425
- Arrival Time                 21.168
= Slack Time                   81.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.289 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.413 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.654 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.064 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.471 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.832 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.194 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.562 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.866 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.393 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   85.007 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.744 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.801 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   86.000 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.078 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.884 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.433 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   88.007 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.734 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.527 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.050 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.864 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.614 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.589 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.293 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.060 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.545 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.286 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.739 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   95.971 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.129 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.505 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   97.008 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.257 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.493 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.843 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   97.962 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.326 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.640 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.865 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   99.324 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.180 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.754 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  100.946 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.252 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.309 |  20.304 |  101.561 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.304 | 0.298 |  20.602 |  101.859 | 
     | MINC0/SHA1/C0/add_397/U162                         | A v -> Y ^   | XOR2X1  | 0.183 | 0.223 |  20.825 |  102.082 | 
     | MINC0/SHA1/C0/U2602                                | A ^ -> Y v   | AOI22X1 | 0.314 | 0.149 |  20.974 |  102.230 | 
     | MINC0/SHA1/C0/U2603                                | C v -> Y ^   | OAI21X1 | 0.290 | 0.194 |  21.168 |  102.424 | 
     | MINC0/SHA1/C0/\h_reg[4][15]                        | D ^          | DFFSR   | 0.290 | 0.000 |  21.168 |  102.425 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.224 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.100 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.859 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.449 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.049 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.707 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.353 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -79.006 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.696 | 
     | MINC0/SHA1/C0/\h_reg[4][15] | CLK ^      | DFFSR | 0.294 | 0.026 |   2.587 |  -78.670 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][18] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][18] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.571
- Setup                         0.159
+ Phase Shift                 100.000
= Required Time               102.412
- Arrival Time                 21.102
= Slack Time                   81.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.343 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.467 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.707 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.117 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.524 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.885 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.248 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.615 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.919 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.447 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   85.060 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.797 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.855 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   86.053 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.132 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.938 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.487 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   88.060 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.788 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.581 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.103 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.917 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.667 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.643 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.347 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.113 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.599 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.340 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.792 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   96.025 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.183 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.559 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   97.061 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.311 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.546 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.897 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   98.015 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.380 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.693 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.919 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   99.378 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.233 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.808 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  101.000 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.305 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.322 | 0.302 |  20.297 |  101.607 | 
     | MINC0/SHA1/C0/add_397/U320                         | A ^ -> Y v   | INVX1   | 0.231 | 0.233 |  20.530 |  101.840 | 
     | MINC0/SHA1/C0/add_397/U319                         | A v -> Y ^   | XOR2X1  | 0.188 | 0.213 |  20.743 |  102.053 | 
     | MINC0/SHA1/C0/U2629                                | A ^ -> Y v   | AOI22X1 | 0.368 | 0.162 |  20.904 |  102.214 | 
     | MINC0/SHA1/C0/U2630                                | C v -> Y ^   | OAI21X1 | 0.277 | 0.197 |  21.101 |  102.411 | 
     | MINC0/SHA1/C0/\h_reg[4][18]                        | D ^          | DFFSR   | 0.277 | 0.000 |  21.102 |  102.412 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.277 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.153 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.913 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.503 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.103 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.761 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.406 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -79.059 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.749 | 
     | MINC0/SHA1/C0/\h_reg[4][18] | CLK ^      | DFFSR | 0.291 | 0.010 |   2.571 |  -78.740 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][0] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][0] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.514
- Setup                         0.137
+ Phase Shift                 100.000
= Required Time               102.377
- Arrival Time                 21.047
= Slack Time                   81.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.362 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.486 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.727 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.137 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.537 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   82.906 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.283 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.617 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   83.903 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.424 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   84.950 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.425 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.813 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.845 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.354 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.692 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   86.946 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.784 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.374 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.049 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.761 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.465 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.600 |   91.930 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.547 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   92.973 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.524 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.791 |   94.121 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.323 |   94.653 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.837 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.013 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.179 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.481 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.381 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.841 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.769 |   97.099 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.370 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.238 |   97.568 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.384 |   97.714 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.032 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.505 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.957 |   99.287 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.776 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.617 |   99.947 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.099 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.432 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.608 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.094 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U8     | A ^ -> Y v   | AOI21X1 | 0.306 | 0.228 |  19.993 |  101.322 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U358   | A v -> Y v   | XNOR2X1 | 0.268 | 0.309 |  20.301 |  101.631 | 
     | MINC0/SHA2/C0/U321                                 | A v -> Y ^   | NAND2X1 | 0.234 | 0.189 |  20.490 |  101.820 | 
     | MINC0/SHA2/C0/U552                                 | B ^ -> Y v   | NAND2X1 | 0.231 | 0.164 |  20.655 |  101.984 | 
     | MINC0/SHA2/C0/U4964                                | B v -> Y ^   | OAI22X1 | 0.385 | 0.174 |  20.829 |  102.158 | 
     | MINC0/SHA2/C0/U1190                                | A ^ -> Y v   | INVX1   | 0.218 | 0.218 |  21.046 |  102.376 | 
     | MINC0/SHA2/C0/\h_reg[0][0]                         | D v          | DFFSR   | 0.218 | 0.001 |  21.047 |  102.377 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.297 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.173 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.932 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.522 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.122 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.780 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.429 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.102 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.824 | 
     | MINC0/SHA2/C0/\h_reg[0][0] | CLK ^      | DFFSR | 0.262 | 0.008 |   2.514 |  -78.816 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][17] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][17] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.571
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               102.414
- Arrival Time                 21.058
= Slack Time                   81.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.389 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.513 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.754 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.164 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.570 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.932 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.294 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.661 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.965 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.493 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   85.107 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.843 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.901 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   86.099 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.178 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   86.984 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.533 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   88.106 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.834 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.627 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.149 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.963 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.714 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.689 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.393 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.160 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.645 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.386 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.838 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   96.071 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.229 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.605 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   97.107 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.357 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.592 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.943 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   98.061 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.426 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.739 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.965 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   99.424 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.279 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.854 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  101.046 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.352 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.322 | 0.302 |  20.297 |  101.653 | 
     | MINC0/SHA1/C0/add_397/U192                         | B ^ -> Y v   | AOI21X1 | 0.240 | 0.219 |  20.516 |  101.872 | 
     | MINC0/SHA1/C0/add_397/U183                         | A v -> Y ^   | XOR2X1  | 0.158 | 0.195 |  20.711 |  102.067 | 
     | MINC0/SHA1/C0/U2620                                | A ^ -> Y v   | AOI22X1 | 0.366 | 0.158 |  20.869 |  102.225 | 
     | MINC0/SHA1/C0/U2621                                | C v -> Y ^   | OAI21X1 | 0.271 | 0.189 |  21.058 |  102.414 | 
     | MINC0/SHA1/C0/\h_reg[4][17]                        | D ^          | DFFSR   | 0.271 | 0.000 |  21.058 |  102.414 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.323 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.199 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.959 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.549 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.149 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.807 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.452 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -79.105 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.796 | 
     | MINC0/SHA1/C0/\h_reg[4][17] | CLK ^      | DFFSR | 0.291 | 0.010 |   2.571 |  -78.785 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][1] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.512
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               102.385
- Arrival Time                 21.016
= Slack Time                   81.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.403 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.527 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.767 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.177 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.577 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   82.946 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.324 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.657 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   83.943 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.464 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   84.990 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.465 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.853 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.886 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.395 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.732 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   86.986 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.824 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.414 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.089 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.801 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.505 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.600 |   91.970 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.588 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.014 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.564 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.791 |   94.161 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.323 |   94.693 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.878 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.053 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.219 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.522 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.421 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.882 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.769 |   97.139 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.410 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.238 |   97.608 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.384 |   97.754 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.072 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.545 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.957 |   99.327 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.816 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.617 |   99.987 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.139 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.472 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.648 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.134 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U20    | A ^ -> Y v   | AOI21X1 | 0.287 | 0.206 |  19.970 |  101.340 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U369   | A v -> Y v   | XNOR2X1 | 0.312 | 0.334 |  20.304 |  101.674 | 
     | MINC0/SHA2/C0/U1692                                | A v -> Y ^   | NAND2X1 | 0.269 | 0.206 |  20.510 |  101.880 | 
     | MINC0/SHA2/C0/U551                                 | B ^ -> Y v   | NAND2X1 | 0.238 | 0.173 |  20.683 |  102.053 | 
     | MINC0/SHA2/C0/U1693                                | B v -> Y ^   | OAI22X1 | 0.383 | 0.174 |  20.857 |  102.227 | 
     | MINC0/SHA2/C0/U801                                 | A ^ -> Y v   | INVX1   | 0.168 | 0.158 |  21.015 |  102.385 | 
     | MINC0/SHA2/C0/\h_reg[0][1]                         | D v          | DFFSR   | 0.168 | 0.000 |  21.016 |  102.385 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.337 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.213 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.972 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.562 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.163 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.820 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.469 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.142 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.864 | 
     | MINC0/SHA2/C0/\h_reg[0][1] | CLK ^      | DFFSR | 0.261 | 0.006 |   2.512 |  -78.858 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][16] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][16] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.571
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               102.414
- Arrival Time                 21.041
= Slack Time                   81.372
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.405 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.529 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.770 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.180 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.587 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.948 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.310 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.678 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   83.981 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.509 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   85.123 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.860 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.917 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   86.116 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.194 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   87.000 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.549 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   88.122 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.850 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.643 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.165 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   90.979 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.730 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.705 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.409 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.176 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.661 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.402 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.854 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   96.087 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.245 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.621 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   97.124 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.373 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.608 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.587 |   97.959 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   98.077 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.442 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.755 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   98.981 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.068 |   99.440 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.296 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.468 | 0.575 |  19.498 |  100.870 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.229 | 0.192 |  19.690 |  101.062 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.298 | 0.306 |  19.995 |  101.368 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.322 | 0.302 |  20.297 |  101.669 | 
     | MINC0/SHA1/C0/add_397/U184                         | B ^ -> Y v   | AOI21X1 | 0.233 | 0.213 |  20.510 |  101.882 | 
     | MINC0/SHA1/C0/add_397/U172                         | A v -> Y ^   | XOR2X1  | 0.169 | 0.200 |  20.710 |  102.083 | 
     | MINC0/SHA1/C0/U2611                                | A ^ -> Y v   | AOI22X1 | 0.352 | 0.146 |  20.856 |  102.229 | 
     | MINC0/SHA1/C0/U2612                                | C v -> Y ^   | OAI21X1 | 0.273 | 0.185 |  21.041 |  102.413 | 
     | MINC0/SHA1/C0/\h_reg[4][16]                        | D ^          | DFFSR   | 0.273 | 0.000 |  21.041 |  102.414 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.340 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.216 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.975 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.565 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.165 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.823 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |  -79.468 | 
     | clk__L7_I47                 | A ^ -> Y v | INVX8 | 0.368 | 0.347 |   2.251 |  -79.122 | 
     | clk__L8_I188                | A v -> Y ^ | INVX8 | 0.286 | 0.310 |   2.561 |  -78.812 | 
     | MINC0/SHA1/C0/\h_reg[4][16] | CLK ^      | DFFSR | 0.291 | 0.010 |   2.571 |  -78.801 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][2] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.512
- Setup                         0.124
+ Phase Shift                 100.000
= Required Time               102.388
- Arrival Time                 20.995
= Slack Time                   81.393
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.426 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.550 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.791 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.201 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.600 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   82.969 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.347 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.681 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   83.966 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.487 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.013 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.488 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.876 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.909 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.418 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.755 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.009 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.847 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.438 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.113 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.824 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.528 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.600 |   91.993 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.611 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.037 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.587 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.791 |   94.184 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.323 |   94.716 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.901 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.077 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.243 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.545 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.445 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.905 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.769 |   97.162 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.434 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.238 |   97.632 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.384 |   97.777 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.095 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.569 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.957 |   99.350 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.840 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.618 |  100.011 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.163 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.495 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.671 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.157 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U32    | A ^ -> Y v   | AOI21X1 | 0.288 | 0.209 |  19.973 |  101.366 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U19    | A v -> Y v   | XOR2X1  | 0.256 | 0.296 |  20.269 |  101.662 | 
     | MINC0/SHA2/C0/U1701                                | A v -> Y ^   | NAND2X1 | 0.252 | 0.199 |  20.467 |  101.861 | 
     | MINC0/SHA2/C0/U550                                 | B ^ -> Y v   | NAND2X1 | 0.235 | 0.176 |  20.643 |  102.036 | 
     | MINC0/SHA2/C0/U1702                                | B v -> Y ^   | OAI22X1 | 0.426 | 0.214 |  20.857 |  102.250 | 
     | MINC0/SHA2/C0/U803                                 | A ^ -> Y v   | INVX1   | 0.157 | 0.138 |  20.995 |  102.388 | 
     | MINC0/SHA2/C0/\h_reg[0][2]                         | D v          | DFFSR   | 0.157 | 0.000 |  20.995 |  102.388 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.360 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.236 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.996 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.586 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.186 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.844 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.492 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.166 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.887 | 
     | MINC0/SHA2/C0/\h_reg[0][2] | CLK ^      | DFFSR | 0.261 | 0.007 |   2.512 |  -78.881 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][3] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.517
- Setup                         0.148
+ Phase Shift                 100.000
= Required Time               102.369
- Arrival Time                 20.975
= Slack Time                   81.394
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.427 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.551 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.791 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.201 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.601 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   82.970 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.348 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.681 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   83.967 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.488 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.014 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.489 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.877 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.910 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.419 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.756 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.010 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.848 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.438 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.114 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.825 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.529 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   91.994 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.612 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.038 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.588 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.185 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.717 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.902 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.077 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.243 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.546 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.445 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.906 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.163 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.434 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.632 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.778 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.096 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.569 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.351 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.840 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.618 |  100.011 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.163 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.496 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.672 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.158 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U42    | A ^ -> Y v   | AOI21X1 | 0.305 | 0.227 |  19.992 |  101.385 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U368   | A v -> Y v   | XNOR2X1 | 0.142 | 0.221 |  20.213 |  101.607 | 
     | MINC0/SHA2/C0/U1710                                | A v -> Y ^   | NAND2X1 | 0.212 | 0.132 |  20.345 |  101.739 | 
     | MINC0/SHA2/C0/U513                                 | B ^ -> Y v   | NAND2X1 | 0.243 | 0.200 |  20.545 |  101.938 | 
     | MINC0/SHA2/C0/U1711                                | B v -> Y ^   | OAI22X1 | 0.376 | 0.170 |  20.715 |  102.108 | 
     | MINC0/SHA2/C0/U800                                 | A ^ -> Y v   | INVX1   | 0.258 | 0.259 |  20.974 |  102.368 | 
     | MINC0/SHA2/C0/\h_reg[0][3]                         | D v          | DFFSR   | 0.258 | 0.001 |  20.975 |  102.369 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.361 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.237 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -80.996 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.586 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.187 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.844 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.493 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.166 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.888 | 
     | MINC0/SHA2/C0/\h_reg[0][3] | CLK ^      | DFFSR | 0.262 | 0.011 |   2.517 |  -78.877 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][18] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][18] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.501
- Setup                         0.186
+ Phase Shift                 100.000
= Required Time               102.315
- Arrival Time                 20.914
= Slack Time                   81.401
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.433 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.557 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.397 |   81.798 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.807 |   82.208 | 
     | clk__L4_I0                                         | A v -> Y ^   | INVX8   | 0.428 | 0.407 |   1.214 |   82.615 | 
     | clk__L5_I1                                         | A ^ -> Y v   | INVX8   | 0.418 | 0.361 |   1.575 |   82.976 | 
     | clk__L6_I4                                         | A v -> Y ^   | INVX8   | 0.387 | 0.362 |   1.938 |   83.338 | 
     | clk__L7_I13                                        | A ^ -> Y v   | INVX8   | 0.407 | 0.368 |   2.305 |   83.706 | 
     | clk__L8_I53                                        | A v -> Y ^   | INVX8   | 0.266 | 0.304 |   2.609 |   84.010 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.075 | 0.528 |   3.137 |   84.537 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.738 | 0.614 |   3.750 |   85.151 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.824 | 0.737 |   4.487 |   85.888 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.333 | 0.058 |   4.545 |   85.945 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.191 | 0.199 |   4.743 |   86.144 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.102 | 0.078 |   4.822 |   86.222 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.979 | 0.806 |   5.628 |   87.028 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.607 | 0.549 |   6.177 |   87.577 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.150 | 0.573 |   6.750 |   88.151 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.996 | 0.728 |   7.478 |   88.878 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.860 | 0.793 |   8.271 |   89.672 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.392 | 0.522 |   8.793 |   90.194 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 1.053 | 0.814 |   9.607 |   91.008 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.825 | 0.750 |  10.357 |   91.758 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.617 | 0.975 |  11.333 |   92.734 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.767 | 0.704 |  12.037 |   93.438 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.767 |  12.803 |   94.204 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.412 | 0.485 |  13.289 |   94.689 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.931 | 0.741 |  14.030 |   95.430 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.353 | 0.453 |  14.482 |   95.883 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.263 | 0.233 |  14.715 |   96.116 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.202 | 0.158 |  14.873 |   96.273 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.465 | 0.376 |  15.249 |   96.649 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.551 | 0.503 |  15.751 |   97.152 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.291 | 0.249 |  16.000 |   97.401 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.212 | 0.236 |  16.236 |   97.637 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.164 | 0.350 |  16.586 |   97.987 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.136 | 0.119 |  16.705 |   98.106 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.470 | 0.365 |  17.070 |   98.471 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.317 | 0.313 |  17.383 |   98.784 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.253 | 0.226 |  17.609 |   99.010 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.567 | 0.459 |  18.067 |   99.468 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 1.071 | 0.856 |  18.923 |  100.324 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.456 | 0.566 |  19.489 |  100.889 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.238 | 0.201 |  19.690 |  101.091 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.338 | 0.340 |  20.031 |  101.431 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.263 | 0.265 |  20.295 |  101.696 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U191   | A ^ -> Y ^   | XNOR2X1 | 0.189 | 0.221 |  20.516 |  101.917 | 
     | MINC0/SHA1/C0/U1975                                | A ^ -> Y v   | AOI22X1 | 0.421 | 0.194 |  20.710 |  102.111 | 
     | MINC0/SHA1/C0/U1976                                | C v -> Y ^   | OAI21X1 | 0.357 | 0.204 |  20.914 |  102.315 | 
     | MINC0/SHA1/C0/\h_reg[0][18]                        | D ^          | DFFSR   | 0.357 | 0.000 |  20.914 |  102.315 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -81.368 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.244 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.003 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.593 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.194 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.851 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.500 | 
     | clk__L7_I49                 | A ^ -> Y v | INVX8 | 0.335 | 0.309 |   2.209 |  -79.191 | 
     | clk__L8_I193                | A v -> Y ^ | INVX8 | 0.280 | 0.279 |   2.489 |  -78.912 | 
     | MINC0/SHA1/C0/\h_reg[0][18] | CLK ^      | DFFSR | 0.283 | 0.012 |   2.501 |  -78.900 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][5] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][5] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.515
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               102.388
- Arrival Time                 20.944
= Slack Time                   81.443
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.476 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.600 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.841 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.251 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.651 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.020 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.397 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.731 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.016 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.538 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.063 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.539 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.927 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.959 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.468 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.806 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.060 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.898 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.488 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.163 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.875 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.579 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.044 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.661 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.087 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.638 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.235 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.767 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.951 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.127 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.293 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.595 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.495 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.955 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.213 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.484 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.682 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.828 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.146 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.619 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.401 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.890 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.618 |  100.061 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.213 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.546 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.722 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.208 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U64    | A ^ -> Y v   | AOI21X1 | 0.290 | 0.209 |  19.974 |  101.417 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U353   | A v -> Y v   | XNOR2X1 | 0.125 | 0.206 |  20.179 |  101.623 | 
     | MINC0/SHA2/C0/U1728                                | A v -> Y ^   | NAND2X1 | 0.333 | 0.221 |  20.400 |  101.844 | 
     | MINC0/SHA2/C0/U354                                 | B ^ -> Y v   | NAND2X1 | 0.242 | 0.186 |  20.587 |  102.030 | 
     | MINC0/SHA2/C0/U1729                                | B v -> Y ^   | OAI22X1 | 0.410 | 0.201 |  20.787 |  102.231 | 
     | MINC0/SHA2/C0/U792                                 | A ^ -> Y v   | INVX1   | 0.170 | 0.156 |  20.944 |  102.387 | 
     | MINC0/SHA2/C0/\h_reg[0][5]                         | D v          | DFFSR   | 0.170 | 0.000 |  20.944 |  102.388 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.411 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.287 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.046 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.636 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.236 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.894 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.543 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.216 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.938 | 
     | MINC0/SHA2/C0/\h_reg[0][5] | CLK ^      | DFFSR | 0.262 | 0.009 |   2.515 |  -78.929 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][6] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.517
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               102.390
- Arrival Time                 20.918
= Slack Time                   81.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.504 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.628 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.869 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.279 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.679 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.048 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.425 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.759 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.044 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.566 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.091 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.567 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.955 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   85.987 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.496 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.834 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.088 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.926 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.516 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.191 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.903 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.607 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.072 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.689 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.115 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.666 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.263 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.795 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   94.979 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.155 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.321 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.623 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.523 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   96.983 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.241 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.512 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.710 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.856 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.174 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.647 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.429 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.918 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.618 |  100.089 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.241 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.574 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.750 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.236 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U76    | A ^ -> Y v   | AOI21X1 | 0.286 | 0.202 |  19.966 |  101.438 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U63    | A v -> Y v   | XOR2X1  | 0.129 | 0.208 |  20.174 |  101.646 | 
     | MINC0/SHA2/C0/U1737                                | A v -> Y ^   | NAND2X1 | 0.364 | 0.248 |  20.422 |  101.893 | 
     | MINC0/SHA2/C0/U563                                 | C ^ -> Y v   | OAI21X1 | 0.279 | 0.139 |  20.561 |  102.032 | 
     | MINC0/SHA2/C0/U1738                                | B v -> Y ^   | OAI22X1 | 0.395 | 0.197 |  20.758 |  102.230 | 
     | MINC0/SHA2/C0/U791                                 | A ^ -> Y v   | INVX1   | 0.170 | 0.159 |  20.918 |  102.389 | 
     | MINC0/SHA2/C0/\h_reg[0][6]                         | D v          | DFFSR   | 0.170 | 0.000 |  20.918 |  102.390 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.439 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.315 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.074 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.664 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.264 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.922 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.571 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.244 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -78.966 | 
     | MINC0/SHA2/C0/\h_reg[0][6] | CLK ^      | DFFSR | 0.263 | 0.011 |   2.517 |  -78.955 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][4] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.525
- Setup                         0.129
+ Phase Shift                 100.000
= Required Time               102.396
- Arrival Time                 20.899
= Slack Time                   81.497
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.530 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.654 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.894 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.304 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.704 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.073 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.451 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.784 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.070 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.591 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.117 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.592 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.980 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.013 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.522 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.859 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.113 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.951 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.541 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.217 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.928 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.632 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.097 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.715 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.141 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.691 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.288 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.820 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.005 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.181 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.347 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.649 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.548 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.009 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.266 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.537 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.735 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.881 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.199 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.672 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.454 | 
     | MINC0/SHA2/C0/add_397/U374                         | A ^ -> Y ^   | OR2X2   | 0.164 | 0.457 |  18.414 |   99.911 | 
     | MINC0/SHA2/C0/add_397/U128                         | B ^ -> Y v   | NAND2X1 | 0.194 | 0.163 |  18.577 |  100.074 | 
     | MINC0/SHA2/C0/add_397/U127                         | A v -> Y ^   | OAI21X1 | 0.178 | 0.159 |  18.736 |  100.232 | 
     | MINC0/SHA2/C0/add_397/U125                         | C ^ -> Y v   | AOI21X1 | 0.354 | 0.342 |  19.078 |  100.574 | 
     | MINC0/SHA2/C0/add_397/U84                          | A v -> Y ^   | OAI21X1 | 0.178 | 0.153 |  19.231 |  100.728 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A ^ -> Y ^   | BUFX2   | 0.507 | 0.496 |  19.727 |  101.224 | 
     | MINC0/SHA2/C0/add_397/U54                          | A ^ -> Y v   | AOI21X1 | 0.282 | 0.203 |  19.930 |  101.426 | 
     | MINC0/SHA2/C0/add_397/U41                          | A v -> Y v   | XOR2X1  | 0.131 | 0.208 |  20.138 |  101.635 | 
     | MINC0/SHA2/C0/U2387                                | A v -> Y ^   | NAND2X1 | 0.373 | 0.222 |  20.360 |  101.857 | 
     | MINC0/SHA2/C0/U564                                 | C ^ -> Y v   | OAI21X1 | 0.306 | 0.193 |  20.553 |  102.050 | 
     | MINC0/SHA2/C0/U2389                                | B v -> Y ^   | OAI22X1 | 0.383 | 0.183 |  20.737 |  102.233 | 
     | MINC0/SHA2/C0/U1194                                | A ^ -> Y v   | INVX1   | 0.172 | 0.162 |  20.899 |  102.396 | 
     | MINC0/SHA2/C0/\h_reg[4][4]                         | D v          | DFFSR   | 0.172 | 0.000 |  20.899 |  102.396 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.464 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.340 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.099 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.689 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.290 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.947 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.596 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.270 | 
     | clk__L8_I198               | A v -> Y ^ | INVX8 | 0.283 | 0.285 |   2.512 |  -78.984 | 
     | MINC0/SHA2/C0/\h_reg[4][4] | CLK ^      | DFFSR | 0.287 | 0.013 |   2.525 |  -78.972 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][3] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.525
- Setup                         0.130
+ Phase Shift                 100.000
= Required Time               102.395
- Arrival Time                 20.894
= Slack Time                   81.501
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.534 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.658 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.898 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.308 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.708 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.077 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.455 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.788 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.074 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.595 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.121 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.596 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.984 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.017 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.526 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.863 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.117 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.955 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.545 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.221 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.932 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.636 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.101 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.719 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.145 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.695 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.292 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.824 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.009 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.185 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.351 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.653 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.552 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.013 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.270 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.541 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.739 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.885 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.203 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.676 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.458 | 
     | MINC0/SHA2/C0/add_397/U374                         | A ^ -> Y ^   | OR2X2   | 0.164 | 0.457 |  18.414 |   99.915 | 
     | MINC0/SHA2/C0/add_397/U128                         | B ^ -> Y v   | NAND2X1 | 0.194 | 0.163 |  18.577 |  100.078 | 
     | MINC0/SHA2/C0/add_397/U127                         | A v -> Y ^   | OAI21X1 | 0.178 | 0.159 |  18.736 |  100.236 | 
     | MINC0/SHA2/C0/add_397/U125                         | C ^ -> Y v   | AOI21X1 | 0.354 | 0.342 |  19.078 |  100.578 | 
     | MINC0/SHA2/C0/add_397/U84                          | A v -> Y ^   | OAI21X1 | 0.178 | 0.153 |  19.231 |  100.732 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A ^ -> Y ^   | BUFX2   | 0.507 | 0.496 |  19.727 |  101.228 | 
     | MINC0/SHA2/C0/add_397/U42                          | A ^ -> Y v   | AOI21X1 | 0.283 | 0.206 |  19.933 |  101.434 | 
     | MINC0/SHA2/C0/add_397/U31                          | A v -> Y v   | XOR2X1  | 0.275 | 0.308 |  20.241 |  101.742 | 
     | MINC0/SHA2/C0/U2378                                | A v -> Y ^   | NAND2X1 | 0.266 | 0.192 |  20.433 |  101.934 | 
     | MINC0/SHA2/C0/U569                                 | C ^ -> Y v   | OAI21X1 | 0.251 | 0.119 |  20.552 |  102.053 | 
     | MINC0/SHA2/C0/U2379                                | B v -> Y ^   | OAI22X1 | 0.393 | 0.171 |  20.723 |  102.224 | 
     | MINC0/SHA2/C0/U765                                 | A ^ -> Y v   | INVX1   | 0.179 | 0.170 |  20.893 |  102.394 | 
     | MINC0/SHA2/C0/\h_reg[4][3]                         | D v          | DFFSR   | 0.179 | 0.000 |  20.894 |  102.395 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.468 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.344 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.103 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.693 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.294 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.951 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.600 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.274 | 
     | clk__L8_I198               | A v -> Y ^ | INVX8 | 0.283 | 0.285 |   2.512 |  -78.988 | 
     | MINC0/SHA2/C0/\h_reg[4][3] | CLK ^      | DFFSR | 0.287 | 0.013 |   2.525 |  -78.976 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][1] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.524
- Setup                         0.134
+ Phase Shift                 100.000
= Required Time               102.391
- Arrival Time                 20.890
= Slack Time                   81.501
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.534 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.658 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.899 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.309 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.708 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.077 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.455 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.789 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.074 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.596 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.121 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.596 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.984 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.017 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.526 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.863 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.117 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.956 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.546 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.221 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.932 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.636 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.102 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.719 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.145 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.695 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.293 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.825 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.009 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.185 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.351 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.653 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.553 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.013 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.271 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.542 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.740 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.886 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.204 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.677 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.459 | 
     | MINC0/SHA2/C0/add_397/U374                         | A ^ -> Y ^   | OR2X2   | 0.164 | 0.457 |  18.414 |   99.915 | 
     | MINC0/SHA2/C0/add_397/U128                         | B ^ -> Y v   | NAND2X1 | 0.194 | 0.163 |  18.577 |  100.078 | 
     | MINC0/SHA2/C0/add_397/U127                         | A v -> Y ^   | OAI21X1 | 0.178 | 0.159 |  18.736 |  100.237 | 
     | MINC0/SHA2/C0/add_397/U125                         | C ^ -> Y v   | AOI21X1 | 0.354 | 0.342 |  19.078 |  100.579 | 
     | MINC0/SHA2/C0/add_397/U84                          | A v -> Y ^   | OAI21X1 | 0.178 | 0.153 |  19.231 |  100.732 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A ^ -> Y ^   | BUFX2   | 0.507 | 0.496 |  19.727 |  101.228 | 
     | MINC0/SHA2/C0/add_397/U20                          | A ^ -> Y v   | AOI21X1 | 0.278 | 0.203 |  19.930 |  101.431 | 
     | MINC0/SHA2/C0/add_397/U7                           | A v -> Y v   | XOR2X1  | 0.131 | 0.208 |  20.138 |  101.639 | 
     | MINC0/SHA2/C0/U2362                                | A v -> Y ^   | NAND2X1 | 0.360 | 0.215 |  20.353 |  101.854 | 
     | MINC0/SHA2/C0/U518                                 | B ^ -> Y v   | NAND2X1 | 0.230 | 0.181 |  20.534 |  102.035 | 
     | MINC0/SHA2/C0/U2363                                | B v -> Y ^   | OAI22X1 | 0.393 | 0.166 |  20.699 |  102.201 | 
     | MINC0/SHA2/C0/U1191                                | A ^ -> Y v   | INVX1   | 0.195 | 0.190 |  20.889 |  102.390 | 
     | MINC0/SHA2/C0/\h_reg[4][1]                         | D v          | DFFSR   | 0.195 | 0.001 |  20.890 |  102.391 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.468 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.344 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.104 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.694 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.294 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.952 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.600 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.274 | 
     | clk__L8_I198               | A v -> Y ^ | INVX8 | 0.283 | 0.285 |   2.512 |  -78.989 | 
     | MINC0/SHA2/C0/\h_reg[4][1] | CLK ^      | DFFSR | 0.287 | 0.012 |   2.524 |  -78.977 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][2] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.569
- Setup                         0.148
+ Phase Shift                 100.000
= Required Time               102.422
- Arrival Time                 20.917
= Slack Time                   81.505
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.538 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.662 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.903 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.313 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.712 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.081 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.459 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.793 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.078 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.600 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.125 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.600 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.988 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.021 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.530 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.867 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.121 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.960 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.550 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.225 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.936 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.640 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.106 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.723 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.149 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.699 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.297 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.829 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.013 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.189 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.355 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.657 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.557 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.017 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.275 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.546 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.744 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.890 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.208 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.681 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.463 | 
     | MINC0/SHA2/C0/add_397/U374                         | A ^ -> Y ^   | OR2X2   | 0.164 | 0.457 |  18.414 |   99.919 | 
     | MINC0/SHA2/C0/add_397/U128                         | B ^ -> Y v   | NAND2X1 | 0.194 | 0.163 |  18.577 |  100.082 | 
     | MINC0/SHA2/C0/add_397/U127                         | A v -> Y ^   | OAI21X1 | 0.178 | 0.159 |  18.736 |  100.241 | 
     | MINC0/SHA2/C0/add_397/U125                         | C ^ -> Y v   | AOI21X1 | 0.354 | 0.342 |  19.078 |  100.583 | 
     | MINC0/SHA2/C0/add_397/U84                          | A v -> Y ^   | OAI21X1 | 0.178 | 0.153 |  19.231 |  100.736 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A ^ -> Y ^   | BUFX2   | 0.507 | 0.496 |  19.727 |  101.232 | 
     | MINC0/SHA2/C0/add_397/U32                          | A ^ -> Y v   | AOI21X1 | 0.275 | 0.200 |  19.927 |  101.432 | 
     | MINC0/SHA2/C0/add_397/U328                         | A v -> Y v   | XNOR2X1 | 0.157 | 0.225 |  20.152 |  101.657 | 
     | MINC0/SHA2/C0/U2370                                | A v -> Y ^   | NAND2X1 | 0.283 | 0.163 |  20.315 |  101.820 | 
     | MINC0/SHA2/C0/U519                                 | B ^ -> Y v   | NAND2X1 | 0.219 | 0.177 |  20.492 |  101.997 | 
     | MINC0/SHA2/C0/U2371                                | B v -> Y ^   | OAI22X1 | 0.372 | 0.158 |  20.650 |  102.156 | 
     | MINC0/SHA2/C0/U1192                                | A ^ -> Y v   | INVX1   | 0.263 | 0.264 |  20.915 |  102.420 | 
     | MINC0/SHA2/C0/\h_reg[4][2]                         | D v          | DFFSR   | 0.263 | 0.002 |  20.917 |  102.422 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.472 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.348 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -81.108 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -80.698 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.298 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |  -79.956 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.604 | 
     | clk__L7_I51                | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |  -79.257 | 
     | clk__L8_I203               | A v -> Y ^ | INVX8 | 0.325 | 0.303 |   2.551 |  -78.954 | 
     | MINC0/SHA2/C0/\h_reg[4][2] | CLK ^      | DFFSR | 0.336 | 0.019 |   2.570 |  -78.936 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][0] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][0] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.524
- Setup                         0.128
+ Phase Shift                 100.000
= Required Time               102.396
- Arrival Time                 20.889
= Slack Time                   81.507
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.540 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.664 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.905 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.315 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.714 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.084 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.461 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.795 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.080 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.602 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.127 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.603 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   85.991 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.023 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.532 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.870 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.124 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.962 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.552 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.227 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.938 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.643 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.108 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.725 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.151 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.702 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.299 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.831 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.015 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.191 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.357 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.659 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.559 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.019 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.277 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.548 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.746 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.892 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.210 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.683 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.465 | 
     | MINC0/SHA2/C0/add_397/U374                         | A ^ -> Y ^   | OR2X2   | 0.164 | 0.457 |  18.414 |   99.922 | 
     | MINC0/SHA2/C0/add_397/U128                         | B ^ -> Y v   | NAND2X1 | 0.194 | 0.163 |  18.577 |  100.084 | 
     | MINC0/SHA2/C0/add_397/U127                         | A v -> Y ^   | OAI21X1 | 0.178 | 0.159 |  18.736 |  100.243 | 
     | MINC0/SHA2/C0/add_397/U125                         | C ^ -> Y v   | AOI21X1 | 0.354 | 0.342 |  19.078 |  100.585 | 
     | MINC0/SHA2/C0/add_397/U84                          | A v -> Y ^   | OAI21X1 | 0.178 | 0.153 |  19.231 |  100.738 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A ^ -> Y ^   | BUFX2   | 0.507 | 0.496 |  19.727 |  101.234 | 
     | MINC0/SHA2/C0/add_397/U8                           | A ^ -> Y v   | AOI21X1 | 0.276 | 0.201 |  19.928 |  101.436 | 
     | MINC0/SHA2/C0/add_397/U313                         | A v -> Y v   | XNOR2X1 | 0.156 | 0.227 |  20.155 |  101.662 | 
     | MINC0/SHA2/C0/U2354                                | A v -> Y ^   | NAND2X1 | 0.343 | 0.208 |  20.363 |  101.870 | 
     | MINC0/SHA2/C0/U514                                 | B ^ -> Y v   | NAND2X1 | 0.229 | 0.182 |  20.545 |  102.053 | 
     | MINC0/SHA2/C0/U2355                                | B v -> Y ^   | OAI22X1 | 0.422 | 0.191 |  20.736 |  102.243 | 
     | MINC0/SHA2/C0/U1213                                | A ^ -> Y v   | INVX1   | 0.168 | 0.152 |  20.888 |  102.396 | 
     | MINC0/SHA2/C0/\h_reg[4][0]                         | D v          | DFFSR   | 0.168 | 0.000 |  20.889 |  102.396 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.475 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.351 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.110 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.700 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.300 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.958 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.607 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.280 | 
     | clk__L8_I198               | A v -> Y ^ | INVX8 | 0.283 | 0.285 |   2.512 |  -78.995 | 
     | MINC0/SHA2/C0/\h_reg[4][0] | CLK ^      | DFFSR | 0.287 | 0.012 |   2.524 |  -78.983 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][4] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.517
- Setup                         0.125
+ Phase Shift                 100.000
= Required Time               102.392
- Arrival Time                 20.865
= Slack Time                   81.527
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.079 |       |   0.033 |   81.559 | 
     | clk__L1_I0                                         | A ^ -> Y v   | INVX8   | 0.172 | 0.124 |   0.157 |   81.683 | 
     | clk__L2_I0                                         | A v -> Y ^   | INVX8   | 0.201 | 0.241 |   0.398 |   81.924 | 
     | clk__L3_I0                                         | A ^ -> Y v   | INVX8   | 0.436 | 0.410 |   0.808 |   82.334 | 
     | clk__L4_I1                                         | A v -> Y ^   | INVX8   | 0.429 | 0.400 |   1.207 |   82.734 | 
     | clk__L5_I4                                         | A ^ -> Y v   | INVX8   | 0.415 | 0.369 |   1.576 |   83.103 | 
     | clk__L6_I14                                        | A v -> Y ^   | INVX8   | 0.337 | 0.378 |   1.954 |   83.480 | 
     | clk__L7_I37                                        | A ^ -> Y v   | INVX8   | 0.356 | 0.334 |   2.288 |   83.814 | 
     | clk__L8_I147                                       | A v -> Y ^   | INVX8   | 0.251 | 0.285 |   2.573 |   84.100 | 
     | MINC0/SHA2/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.071 | 0.521 |   3.094 |   84.621 | 
     | MINC0/SHA2/C0/FE_OFC1729_state_6_                  | A v -> Y v   | BUFX2   | 0.548 | 0.526 |   3.620 |   85.147 | 
     | MINC0/SHA2/C0/U1220                                | A v -> Y ^   | INVX2   | 0.487 | 0.475 |   4.095 |   85.622 | 
     | MINC0/SHA2/C0/U1078                                | B ^ -> Y ^   | AND2X2  | 0.406 | 0.388 |   4.483 |   86.010 | 
     | MINC0/SHA2/C0/U1537                                | A ^ -> Y v   | NAND3X1 | 0.162 | 0.033 |   4.516 |   86.043 | 
     | MINC0/SHA2/C0/FE_OFC297_n1640                      | A v -> Y v   | BUFX2   | 0.471 | 0.509 |   5.025 |   86.552 | 
     | MINC0/SHA2/C0/FE_OFC298_n1640                      | A v -> Y v   | BUFX4   | 0.129 | 0.337 |   5.362 |   86.889 | 
     | MINC0/SHA2/C0/U596                                 | A v -> Y ^   | INVX8   | 0.448 | 0.254 |   5.616 |   87.143 | 
     | MINC0/SHA2/C0/U3966                                | B ^ -> Y v   | AOI22X1 | 1.116 | 1.838 |   7.454 |   88.981 | 
     | MINC0/SHA2/C0/U3969                                | A v -> Y ^   | NAND3X1 | 0.396 | 0.590 |   8.045 |   89.571 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.778 | 0.675 |   8.720 |   90.246 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.775 | 0.711 |   9.431 |   90.958 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.420 | 0.704 |  10.135 |   91.662 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.497 | 0.465 |  10.601 |   92.127 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.663 | 0.618 |  11.218 |   92.745 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.421 | 0.426 |  11.644 |   93.171 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.518 | 0.550 |  12.194 |   93.721 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.663 | 0.597 |  12.792 |   94.318 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.296 | 0.532 |  13.324 |   94.850 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.259 | 0.185 |  13.508 |   95.035 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.176 |  13.684 |   95.210 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.199 | 0.166 |  13.850 |   95.376 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.299 | 0.302 |  14.152 |   95.678 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 1.052 | 0.900 |  15.052 |   96.578 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.401 | 0.460 |  15.512 |   97.039 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.226 | 0.258 |  15.770 |   97.296 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.253 | 0.271 |  16.041 |   97.567 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.242 | 0.198 |  16.239 |   97.765 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.191 | 0.146 |  16.385 |   97.911 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.390 | 0.318 |  16.702 |   98.229 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.524 | 0.473 |  17.176 |   98.702 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 1.034 | 0.782 |  17.958 |   99.484 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.192 | 0.489 |  18.447 |   99.973 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.199 | 0.171 |  18.618 |  100.144 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.200 | 0.152 |  18.770 |  100.296 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.344 | 0.333 |  19.102 |  100.629 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.169 | 0.176 |  19.278 |  100.805 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.532 | 0.486 |  19.764 |  101.291 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U54    | A ^ -> Y v   | AOI21X1 | 0.279 | 0.195 |  19.960 |  101.486 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U364   | A v -> Y v   | XNOR2X1 | 0.136 | 0.211 |  20.170 |  101.697 | 
     | MINC0/SHA2/C0/U1719                                | A v -> Y ^   | NAND2X1 | 0.360 | 0.247 |  20.417 |  101.944 | 
     | MINC0/SHA2/C0/U488                                 | B ^ -> Y v   | NAND2X1 | 0.189 | 0.138 |  20.555 |  102.081 | 
     | MINC0/SHA2/C0/U1720                                | D v -> Y ^   | OAI22X1 | 0.410 | 0.166 |  20.721 |  102.247 | 
     | MINC0/SHA2/C0/U793                                 | A ^ -> Y v   | INVX1   | 0.160 | 0.144 |  20.865 |  102.391 | 
     | MINC0/SHA2/C0/\h_reg[0][4]                         | D v          | DFFSR   | 0.160 | 0.000 |  20.865 |  102.392 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -81.494 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -81.370 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -81.129 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -80.719 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -80.319 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |  -79.977 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |  -79.626 | 
     | clk__L7_I50                | A ^ -> Y v | INVX8 | 0.332 | 0.326 |   2.227 |  -79.299 | 
     | clk__L8_I197               | A v -> Y ^ | INVX8 | 0.259 | 0.278 |   2.506 |  -79.021 | 
     | MINC0/SHA2/C0/\h_reg[0][4] | CLK ^      | DFFSR | 0.263 | 0.011 |   2.517 |  -79.010 | 
     +--------------------------------------------------------------------------------------+ 

