
---------- Begin Simulation Statistics ----------
final_tick                               14052318888393                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180068                       # Simulator instruction rate (inst/s)
host_mem_usage                               17232284                       # Number of bytes of host memory used
host_op_rate                                   287812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4207.91                       # Real time elapsed on the host
host_tick_rate                                6972583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   757709638                       # Number of instructions simulated
sim_ops                                    1211087737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029340                       # Number of seconds simulated
sim_ticks                                 29340028269                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1524734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3050418                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     7                       # Number of float alu accesses
system.cpu0.num_fp_insts                            7                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         5                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     45.45%     45.45% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     18.18%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        94727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       190333                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          612                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu1.num_int_insts                          28                       # number of integer instructions
system.cpu1.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        28                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1234805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2466770                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          281                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       18     72.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.00%     92.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          796                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       295009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         1433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       590748                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         1433                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     92.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       141809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         298140                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176884                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        181212617                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        88931865                       # number of cc regfile writes
system.switch_cpus0.committedInsts          221084110                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            398412659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.398528                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.398528                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        128956497                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        73915990                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  68313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       950673                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        40980067                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.818457                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           124794857                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          37927155                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5384075                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91141754                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40403025                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    444579405                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     86867702                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2608390                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    424545429                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       155656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        874411                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       168157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16150                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       625024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       325649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        555392898                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            423013678                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567224                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        315032216                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.801073                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             424110668                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       588777473                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      265360029                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.509235                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.509235                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2312706      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    256304608     60.00%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       886389      0.21%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       933853      0.22%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2589470      0.61%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        69344      0.02%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15368905      3.60%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53192      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6633889      1.55%     66.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       530772      0.12%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15256057      3.57%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        36482      0.01%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54634494     12.79%     83.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32410954      7.59%     90.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     33314783      7.80%     98.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5817921      1.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427153819                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       90760874                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    177062458                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     85047181                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     95349206                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12276468                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028740                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3616195     29.46%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         8581      0.07%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        178920      1.46%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       441826      3.60%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        46619      0.38%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       304898      2.48%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2928002     23.85%     61.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1041836      8.49%     69.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3204386     26.10%     95.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       505205      4.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     346356707                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    778265995                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    337966497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395412896                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         444579386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427153819                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     46166710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       704499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     66779085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     88039848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.851824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.683834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12149122     13.80%     13.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2332400      2.65%     16.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4561421      5.18%     21.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6015615      6.83%     28.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8526573      9.68%     38.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10842851     12.32%     50.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13352368     15.17%     65.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12859007     14.61%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17400491     19.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     88039848                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.848062                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4673263                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2212921                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91141754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40403025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      209342830                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                88108161                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         68027505                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       167402048                       # number of cc regfile writes
system.switch_cpus1.committedInsts          164757748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            218884542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.534774                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.534774                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             2173                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             271                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  50943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        60685                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         6386929                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.507382                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            49266021                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9811416                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        8500991                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     39762305                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9988997                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    222742244                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     39454605                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       145176                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    220920815                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         11403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       171234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         60300                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       201458                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4117                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        31662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        29023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        368000534                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            220812710                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.523289                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        192570572                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.506155                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             220873212                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       437248564                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204746149                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.869949                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.869949                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       454178      0.21%      0.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    170679949     77.21%     77.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       577389      0.26%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           53      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           31      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           17      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           44      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt           47      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult           12      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39517516     17.88%     95.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9834874      4.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     221065992                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses           2080                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads         4143                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt             826612                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003739                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         420896     50.92%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        289292     35.00%     85.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116407     14.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     221436346                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    531024670                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220810650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    226601579                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         222742244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        221065992                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3857636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        13000                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      5893725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     88057218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.510481                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14513858     16.48%     16.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15135619     17.19%     33.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     21102164     23.96%     57.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11194895     12.71%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10551933     11.98%     82.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8939175     10.15%     92.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3947232      4.48%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1824375      2.07%     99.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       847967      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88057218                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.509030                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1173835                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       420405                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     39762305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9988997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       61989990                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                88108161                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        106346075                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        74718927                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            396523411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.352433                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.352433                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        294519829                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       161455792                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  25261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4855                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25098292                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.501768                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           110835643                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27722058                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10743472                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     83127025                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27730090                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    396715588                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     83113585                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        14513                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    396642528                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         53984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        64933                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          6095                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       155787                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1946                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526603495                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            396634437                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        308409098                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.501676                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             396637938                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       412078135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178411861                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.837422                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.837422                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5017      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    193550587     48.80%     48.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       669038      0.17%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9891317      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6595787      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4617423      1.16%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27671392      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4614555      1.16%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3293997      0.83%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     33589201      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1316314      0.33%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31698005      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11894858      3.00%     83.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     51421422     12.96%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15828133      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     396657046                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      189518589                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    376037229                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186510418                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    186581538                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5993724                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015111                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1331470     22.21%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         34931      0.58%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        39423      0.66%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       203608      3.40%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1633273     27.25%     54.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        28886      0.48%     54.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2721298     45.40%     99.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite          833      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     213127164                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    511355756                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    210124019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    210328108                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         396715588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        396657046                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       192121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2274                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       235563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88082900                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.503224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.700691                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     12617468     14.32%     14.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3253049      3.69%     18.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6630636      7.53%     25.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230514      9.34%     34.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9419134     10.69%     45.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11823256     13.42%     59.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10385405     11.79%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9441567     10.72%     81.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     16281871     18.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88082900                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.501933                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4591183                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       845119                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     83127025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27730090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      178182492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                88108161                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        109868971                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97856131                       # number of cc regfile writes
system.switch_cpus3.committedInsts          121867719                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            197267025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.722982                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.722982                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           109352                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          109361                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 144313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1577255                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        21630942                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.801125                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            55683573                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17025992                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       11837173                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     44588084                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        42488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     20449384                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    289840172                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     38657581                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3154434                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    246801962                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         27117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        33408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1424727                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        68493                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        52797                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       770570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       806685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        320789969                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            245749913                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.582803                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186957457                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.789184                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             246491068                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       380966557                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      209508800                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.383160                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.383160                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       617426      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    190319599     76.14%     76.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1731645      0.69%     77.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       420129      0.17%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            4      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc           36      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39338472     15.74%     92.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17310565      6.93%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       109278      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       109212      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     249956398                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         218579                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       437153                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       218484                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       374652                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            5190570                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020766                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3732563     71.91%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     71.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1063272     20.48%     92.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       394730      7.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     254310963                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    593283655                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    245531429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    382089536                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         289840172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        249956398                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     92573133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       653596                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    143670313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87963848                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.841581                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.531867                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     25588518     29.09%     29.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8058044      9.16%     38.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10038702     11.41%     49.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10106683     11.49%     61.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9481379     10.78%     71.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7823875      8.89%     80.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7685249      8.74%     89.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5106668      5.81%     95.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4074730      4.63%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87963848                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.836927                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7484740                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3378289                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     44588084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     20449384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      106402421                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                88108161                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   2140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    103342517                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       103342522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    103343489                       # number of overall hits
system.cpu0.dcache.overall_hits::total      103343494                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3039233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3039240                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3059181                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3059188                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  14491636524                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14491636524                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  14491636524                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14491636524                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    106381750                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    106381762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    106402670                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    106402682                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.583333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.583333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028751                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028751                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4768.188725                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4768.177743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4737.096799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4737.085960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1524685                       # number of writebacks
system.cpu0.dcache.writebacks::total          1524685                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1520680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1520680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1520680                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1520680                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1518553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1518553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1525203                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1525203                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   6941083968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6941083968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   6970043979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6970043979                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014275                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014275                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4570.853943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4570.853943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4569.912319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4569.912319                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1524685                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67712427                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67712430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2740536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2740540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13020844455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13020844455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70452963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70452970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4751.203580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4751.196646                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1514804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1514804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1225732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1225732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5585008401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5585008401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4556.467809                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4556.467809                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     35630090                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      35630092                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       298697                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1470792069                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1470792069                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     35928787                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     35928792                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.600000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4924.026920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4923.977466                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5876                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5876                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       292821                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292821                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1356075567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1356075567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4631.073478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4631.073478                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          972                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          972                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        19948                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        19948                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        20920                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        20920                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953537                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953537                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         6650                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         6650                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28960011                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28960011                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4354.888872                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4354.888872                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          505.961028                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          104868710                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1525197                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.757485                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.003915                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   501.957113                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.980385                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988205                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        852746653                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       852746653                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40325439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40325460                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40325439                       # number of overall hits
system.cpu0.icache.overall_hits::total       40325460                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          581                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           583                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          581                       # number of overall misses
system.cpu0.icache.overall_misses::total          583                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     49991292                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49991292                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     49991292                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49991292                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40326020                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40326043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40326020                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40326043                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 86043.531842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85748.356775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 86043.531842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85748.356775                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           32                       # number of writebacks
system.cpu0.icache.writebacks::total               32                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           92                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           92                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          489                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43387236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43387236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43387236                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43387236                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88726.453988                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88726.453988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88726.453988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88726.453988                       # average overall mshr miss latency
system.cpu0.icache.replacements                    32                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40325439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40325460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          581                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          583                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     49991292                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49991292                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40326020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40326043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 86043.531842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85748.356775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           92                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43387236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43387236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 88726.453988                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88726.453988                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          444.613599                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40325951                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              491                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         82130.246436                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   442.613599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.864480                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.868386                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        322608835                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       322608835                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1232877                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       414815                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1109902                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        292811                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       292811                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1232877                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1000                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4575105                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4576105                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        32576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    195192448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           195225024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           14                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1525701                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.024341                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.154105                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1488564     97.57%     97.57% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37137      2.43%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1525701                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2031247719                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         492163                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1523669139                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst           26                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1524320                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1524346                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst           26                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1524320                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1524346                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          449                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1328                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          449                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1328                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42942681                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     86487093                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    129429774                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42942681                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     86487093                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    129429774                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          475                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1525190                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1525674                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          475                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1525190                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1525674                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.945263                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000570                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000870                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.945263                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000570                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000870                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 95640.714922                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 99410.451724                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97462.179217                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 95640.714922                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 99410.451724                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97462.179217                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          439                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1309                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          439                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     42283341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     86197383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    128480724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     42283341                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     86197383                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    128480724                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.924211                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000570                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000858                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.924211                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000570                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000858                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96317.405467                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 99077.451724                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 98151.813598                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96317.405467                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 99077.451724                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 98151.813598                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       414815                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       414815                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       414815                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       414815                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1079453                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1079453                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1079453                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1079453                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       292422                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       292422                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          389                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     38021607                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     38021607                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       292808                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       292811                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001318                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001329                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 98501.572539                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 97741.920308                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     37893069                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     37893069                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 98168.572539                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 98168.572539                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst           26                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1231898                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1231924                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          449                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          939                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42942681                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     48465486                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     91408167                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          475                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1232382                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1232863                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.945263                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000393                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000762                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 95640.714922                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100135.301653                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 97346.290735                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          439                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          923                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     42283341                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     48304314                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     90587655                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.924211                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000393                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000749                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 96317.405467                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 99802.301653                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98144.804984                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1167.199484                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3019945                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1318                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2291.308801                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   438.598089                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   719.601396                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.107080                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.175684                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.284961                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1215                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.321777                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        48320598                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       48320598                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29340017613                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-9448.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread-9448.numOps                      0                       # Number of Ops committed
system.cpu0.thread-9448.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     47669133                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47669136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     47669133                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47669136                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       107882                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        107885                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       107882                       # number of overall misses
system.cpu1.dcache.overall_misses::total       107885                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   4515878934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4515878934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   4515878934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4515878934                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     47777015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47777021                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     47777015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47777021                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41859.429136                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41858.265134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41859.429136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41858.265134                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    42.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        94701                       # number of writebacks
system.cpu1.dcache.writebacks::total            94701                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        12660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        12660                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12660                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95222                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95222                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        95222                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95222                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4213630152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4213630152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4213630152                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4213630152                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 44250.594947                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44250.594947                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 44250.594947                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44250.594947                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 94701                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38043658                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38043661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       105783                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   4357232073                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4357232073                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     38149441                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38149446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.400000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 41190.286464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41189.507709                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        12660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        93123                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93123                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4055682258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4055682258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43551.885764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43551.885764                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9625475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9625475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         2099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    158646861                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158646861                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9627574                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9627575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 75582.115769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75546.124286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    157947894                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    157947894                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 75249.115769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75249.115769                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.739357                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47764361                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            95213                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           501.657977                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.026008                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.713349                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        382311381                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       382311381                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      9515010                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9515028                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      9515010                       # number of overall hits
system.cpu1.icache.overall_hits::total        9515028                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          455                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          455                       # number of overall misses
system.cpu1.icache.overall_misses::total          457                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     39284010                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39284010                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     39284010                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39284010                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      9515465                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9515485                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      9515465                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9515485                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 86338.483516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85960.634573                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 86338.483516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85960.634573                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu1.icache.writebacks::total               14                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           64                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          391                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     35184114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35184114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     35184114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35184114                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89984.946292                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89984.946292                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89984.946292                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89984.946292                       # average overall mshr miss latency
system.cpu1.icache.replacements                    14                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      9515010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9515028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          455                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     39284010                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39284010                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      9515465                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9515485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 86338.483516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85960.634573                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     35184114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35184114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 89984.946292                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89984.946292                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          305.858766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9515421                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24212.267176                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   303.858766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.593474                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.597380                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         76124273                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        76124273                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          93518                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty         4108                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       144144                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq          2088                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp         2088                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        93518                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       285151                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             285951                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        26048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     12154496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            12180544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        53537                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3426368                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        149155                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.004686                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.068297                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              148456     99.53%     99.53% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 699      0.47%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          149155                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       126459414                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         390609                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       95118786                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            7                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        38126                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          38133                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            7                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        38126                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         38133                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          384                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        57084                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        57473                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          384                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        57084                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        57473                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     34895736                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   4002069258                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4036964994                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     34895736                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   4002069258                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4036964994                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          391                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        95210                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        95606                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          391                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        95210                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        95606                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.599559                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.601144                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.599559                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.601144                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 90874.312500                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 70108.423691                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 70241.069615                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 90874.312500                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 70108.423691                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 70241.069615                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        53537                       # number of writebacks
system.cpu1.l2cache.writebacks::total           53537                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          384                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        57084                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        57468                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          384                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        57084                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        57468                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     34767864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3983060286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4017828150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     34767864                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3983060286                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4017828150                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.599559                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.601092                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.599559                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.601092                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90541.312500                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69775.423691                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69914.180935                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90541.312500                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69775.423691                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69914.180935                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                53537                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        92037                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        92037                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        92037                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        92037                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1669                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1670                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    154922922                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    154922922                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data         2087                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         2088                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.799713                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.799808                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92823.799880                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92768.216766                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1669                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1669                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    154367145                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    154367145                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.799713                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.799330                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92490.799880                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92490.799880                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        37708                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        37715                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        55415                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        55803                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34895736                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3847146336                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3882042072                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        93123                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        93518                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.595073                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.596709                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90874.312500                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 69424.277470                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69566.906295                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        55415                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        55799                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     34767864                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3828693141                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3863461005                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.595073                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.596666                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90541.312500                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69091.277470                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69238.893260                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3938.048785                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            190244                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57633                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.300956                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.772315                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.188186                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.651073                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    24.935194                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3905.502017                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001653                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000159                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006088                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.953492                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.961438                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1598                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2320                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3101569                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3101569                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29340017613                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29195.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29195.numOps                      0                       # Number of Ops committed
system.cpu1.thread29195.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99936164                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99936165                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99936164                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99936165                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1757321                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1757323                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1757321                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1757323                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  13452607593                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13452607593                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  13452607593                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13452607593                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    101693485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    101693488                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    101693485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    101693488                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017281                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7655.179442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7655.170730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7655.179442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7655.170730                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   146.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1231272                       # number of writebacks
system.cpu2.dcache.writebacks::total          1231272                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       522014                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       522014                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       522014                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       522014                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1235307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1235307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1235307                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1235307                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9866515941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9866515941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9866515941                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9866515941                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7987.096277                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7987.096277                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  7987.096277                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7987.096277                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1231272                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     72225525                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       72225526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1752526                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1752527                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  13422735828                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13422735828                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     73978051                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     73978053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7659.079425                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7659.075054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       522006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       522006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1230520                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1230520                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   9838240911                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9838240911                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7995.189766                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7995.189766                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         4795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     29871765                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29871765                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27715434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27715435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6229.773723                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6228.474771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     28275030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     28275030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5906.628368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5906.628368                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.581546                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          101171475                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1231784                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.134104                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.581546                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999183                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        814779688                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       814779688                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     29065241                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29065260                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     29065241                       # number of overall hits
system.cpu2.icache.overall_hits::total       29065260                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          232                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           234                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          232                       # number of overall misses
system.cpu2.icache.overall_misses::total          234                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20749563                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20749563                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20749563                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20749563                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     29065473                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29065494                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     29065473                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29065494                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.095238                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.095238                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 89437.771552                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 88673.346154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 89437.771552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 88673.346154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     15973011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15973011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     15973011                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15973011                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89234.698324                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89234.698324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89234.698324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89234.698324                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     29065241                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29065260                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20749563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20749563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     29065473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29065494                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 89437.771552                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 88673.346154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     15973011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15973011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 89234.698324                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89234.698324                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          176.118736                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29065441                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         160582.546961                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   174.118736                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.340076                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.343982                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232524133                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232524133                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1230702                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       373736                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       912173                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1230702                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          362                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3701906                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3702268                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    157635584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           157647168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        54637                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3496768                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1290135                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000219                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014783                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1289853     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 282      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1290135                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1641460230                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         178821                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1231726707                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1173305                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1173305                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1173305                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1173305                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        58477                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        58660                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        58477                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        58660                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     15851466                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4637687337                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4653538803                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     15851466                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4637687337                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4653538803                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1231782                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1231965                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1231782                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1231965                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.047615                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.047615                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 88555.675978                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 79307.887494                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 79330.698994                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 88555.675978                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 79307.887494                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 79330.698994                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        54637                       # number of writebacks
system.cpu2.l2cache.writebacks::total           54637                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        58477                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        58656                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        58477                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        58656                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     15791859                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4618214496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4634006355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     15791859                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4618214496                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4634006355                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.047612                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.047612                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88222.675978                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 78974.887494                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 79003.108889                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88222.675978                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 78974.887494                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 79003.108889                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                54637                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       863061                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       863061                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       863061                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       863061                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          328                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          329                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8432892                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8432892                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1262                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1263                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.259905                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.260491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 25710.036585                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 25631.890578                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8323668                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      8323668                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.259905                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.259699                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 25377.036585                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 25377.036585                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1172371                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1172371                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        58149                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        58331                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15851466                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4629254445                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4645105911                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1230520                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1230702                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.047256                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.047397                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88555.675978                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79610.215911                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 79633.572389                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        58149                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        58328                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15791859                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4609890828                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4625682687                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.047256                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047394                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88222.675978                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79277.215911                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79304.668204                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4039.409740                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2466769                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58733                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           41.999711                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.849616                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.041603                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.083935                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.335295                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4022.099291                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002405                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001791                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.981958                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.986184                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1548                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          879                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1506                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39527037                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39527037                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29340017613                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29195.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29195.numOps                      0                       # Number of Ops committed
system.cpu2.thread29195.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     46175646                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46175647                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     46177241                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46177242                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       277746                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        277747                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       277822                       # number of overall misses
system.cpu3.dcache.overall_misses::total       277823                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10095156405                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10095156405                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10095156405                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10095156405                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     46453392                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46453394                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     46455063                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46455065                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005979                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005979                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005980                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 36346.721123                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36346.590260                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 36336.778243                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36336.647452                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       188875                       # number of writebacks
system.cpu3.dcache.writebacks::total           188875                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        88107                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88107                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        88107                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88107                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       189639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       189639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       189712                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       189712                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4233129966                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4233129966                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4233613482                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4233613482                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22322.043282                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22322.043282                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22316.002583                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22316.002583                       # average overall mshr miss latency
system.cpu3.dcache.replacements                188875                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32114839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32114840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       214624                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       214625                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9708584697                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9708584697                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32329463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32329465                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006639                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006639                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 45235.317099                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45235.106334                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        87869                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87869                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       126755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       126755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   3869296830                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3869296830                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 30525.792513                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30525.792513                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     14060807                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14060807                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        63122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        63122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    386571708                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    386571708                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14123929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14123929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.004469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6124.199297                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6124.199297                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        62884                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        62884                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    363833136                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    363833136                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.004452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5785.782329                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5785.782329                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.092843                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46367008                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           189387                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           244.826773                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978866118                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004263                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.088580                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998220                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998228                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        371829907                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       371829907                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31742191                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31742206                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31742191                       # number of overall hits
system.cpu3.icache.overall_hits::total       31742206                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       110039                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        110042                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       110039                       # number of overall misses
system.cpu3.icache.overall_misses::total       110042                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    611733654                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    611733654                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    611733654                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    611733654                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31852230                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31852248                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31852230                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31852248                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003455                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003455                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003455                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003455                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5559.244032                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5559.092474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5559.244032                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5559.092474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       105813                       # number of writebacks
system.cpu3.icache.writebacks::total           105813                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3702                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3702                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3702                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3702                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       106337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       106337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       106337                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       106337                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    546030756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    546030756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    546030756                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    546030756                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.003338                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003338                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.003338                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003338                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  5134.908414                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5134.908414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  5134.908414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5134.908414                       # average overall mshr miss latency
system.cpu3.icache.replacements                105813                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31742191                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31742206                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       110039                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       110042                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    611733654                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    611733654                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31852230                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31852248                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003455                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003455                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5559.244032                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5559.092474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3702                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3702                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       106337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       106337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    546030756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    546030756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.003338                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  5134.908414                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5134.908414                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.213391                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31848546                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           106340                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           299.497329                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.199234                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   511.014157                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000389                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.998075                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998464                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        254924324                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       254924324                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         233158                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       136345                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       194283                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          333                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          333                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         62569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        62569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       233158                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       318476                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       568315                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             886791                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     13576704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     24208768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            37785472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        35957                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2301248                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        332000                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006723                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.081717                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              329768     99.33%     99.33% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2232      0.67%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          332000                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       392979960                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      106241287                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      189308167                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       105109                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       151716                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         256825                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       105109                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       151716                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        256825                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1211                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        37670                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        38885                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1211                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        37670                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        38885                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     83948634                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3532357773                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3616306407                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     83948634                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3532357773                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3616306407                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       106320                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       189386                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       295710                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       106320                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       189386                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       295710                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.011390                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.198906                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.131497                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.011390                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.198906                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.131497                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 69321.745665                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93771.111574                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93000.036184                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 69321.745665                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93771.111574                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93000.036184                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        35940                       # number of writebacks
system.cpu3.l2cache.writebacks::total           35940                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1211                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        37670                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        38881                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1211                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        37670                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        38881                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     83545371                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3519813663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3603359034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     83545371                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3519813663                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3603359034                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011390                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.198906                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.131484                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011390                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.198906                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.131484                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 68988.745665                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93438.111574                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92676.603842                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 68988.745665                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93438.111574                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92676.603842                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                35940                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       113138                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       113138                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       113138                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       113138                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       181399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       181399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       181399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       181399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          333                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          333                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          333                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          333                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        60445                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        60445                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         2124                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2124                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     95389182                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     95389182                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        62569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        62569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.033947                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.033947                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 44910.161017                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 44910.161017                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         2124                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2124                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     94681890                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     94681890                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.033947                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.033947                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 44577.161017                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 44577.161017                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       105109                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        91271                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       196380                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1211                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        35546                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        36761                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     83948634                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3436968591                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   3520917225                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       106320                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       126817                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       233141                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.011390                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.280294                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.157677                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 69321.745665                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96690.727255                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 95778.603003                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        35546                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        36757                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     83545371                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3425131773                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   3508677144                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.011390                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.280294                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157660                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 68988.745665                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96357.727255                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95456.025900                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3995.026003                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            590580                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40036                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           14.751224                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   198.116736                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.121758                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   334.491655                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3460.295854                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.048368                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000274                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.081663                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.844799                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.975348                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1422                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1703                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          840                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9489316                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9489316                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29340017613                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              151824                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         40392                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        111547                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             38392                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               4512                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              4512                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         151824                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2636                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       167877                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       171676                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       112284                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  454473                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        84352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      7065600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      7233024                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4697536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 19080512                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             48534                       # Total snoops (count)
system.l3bus.snoopTraffic                      649088                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             204875                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   204875    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               204875                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            146493355                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              871794                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            38276346                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            39067220                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            25898066                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        15052                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9720                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          372                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2838                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               27986                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        15052                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9720                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          372                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2838                       # number of overall hits
system.l3cache.overall_hits::total              27986                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          439                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          380                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42032                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        48757                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          839                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        34832                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            128350                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          439                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          380                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42032                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        48757                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          839                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        34832                       # number of overall misses
system.l3cache.overall_misses::total           128350                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     40528431                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     82718532                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     33175458                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3542660127                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15076575                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4248257822                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     73500426                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3329437562                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  11365354933                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     40528431                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     82718532                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     33175458                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3542660127                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15076575                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4248257822                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     73500426                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3329437562                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  11365354933                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          439                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          870                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          384                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        57084                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        58477                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1211                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        37670                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          156336                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          439                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          870                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          384                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        57084                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        58477                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1211                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        37670                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         156336                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.736318                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.833781                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.692816                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.924662                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.820988                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.736318                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.833781                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.692816                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.924662                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.820988                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 92319.888383                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95078.772414                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87303.836842                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 84284.833627                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 84226.675978                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87131.239043                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 87604.798570                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95585.598358                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 88549.707308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 92319.888383                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95078.772414                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87303.836842                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 84284.833627                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 84226.675978                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87131.239043                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 87604.798570                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95585.598358                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 88549.707308                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          10142                       # number of writebacks
system.l3cache.writebacks::total                10142                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          439                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          380                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42032                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        48757                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          839                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        34832                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       128328                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          439                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          380                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42032                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        48757                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          839                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        34832                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       128328                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     37604691                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     76924332                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     30644658                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3262727007                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     13884435                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3923536202                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     67912686                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3097456442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  10510690453                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     37604691                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     76924332                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     30644658                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3262727007                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     13884435                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3923536202                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     67912686                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3097456442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  10510690453                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.736318                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.833781                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.692816                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.924662                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.820847                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.736318                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.833781                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.692816                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.924662                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.820847                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85659.888383                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88418.772414                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80643.836842                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77624.833627                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77566.675978                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80471.239043                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80944.798570                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88925.598358                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81904.887889                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85659.888383                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88418.772414                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80643.836842                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77624.833627                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77566.675978                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80471.239043                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80944.798570                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88925.598358                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81904.887889                       # average overall mshr miss latency
system.l3cache.replacements                     48534                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        30250                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        30250                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        30250                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        30250                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       111547                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       111547                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       111547                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       111547                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data           51                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          288                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         1251                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1590                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           40                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          873                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2922                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     36350613                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    146979540                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      2983680                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     68670261                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    254984094                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          386                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1669                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         2124                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         4512                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.969443                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.121951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.411017                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.647606                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94172.572539                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90840.259580                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        74592                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 78660.092784                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87263.550308                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           40                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          873                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2917                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33779853                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    136203660                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      2717280                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     62856081                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    235556874                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.969443                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.121951                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.411017                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.646498                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87512.572539                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84180.259580                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        67932                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72000.092784                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80753.127871                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        15001                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         9432                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          372                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1587                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        26396                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          439                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        40414                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          839                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        33959                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       125428                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40528431                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     46367919                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     33175458                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3395680587                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15076575                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4245274142                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     73500426                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3260767301                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11110370839                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          484                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        55415                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        58149                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1211                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        35546                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       151824                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.729297                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.837796                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.692816                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.955354                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.826141                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 92319.888383                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95801.485537                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87303.836842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84022.383011                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 84226.675978                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87141.534618                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87604.798570                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96020.710298                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88579.669922                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          439                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        40414                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          839                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        33959                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       125411                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37604691                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     43144479                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     30644658                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3126523347                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     13884435                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3920818922                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     67912686                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3034600361                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10275133579                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.729297                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.837796                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.692816                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.955354                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.826029                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85659.888383                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89141.485537                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80643.836842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 77362.383011                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77566.675978                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80481.534618                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80944.798570                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89360.710298                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81931.677277                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            43319.458722                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 169785                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               141797                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197381                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023190288151                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 43319.458722                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.661002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.661002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65275                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         4377                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40506                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        19939                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996017                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              4911957                       # Number of tag accesses
system.l3cache.tags.data_accesses             4911957                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     48751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     34831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005599396682                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          597                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          597                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              267952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10142                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128328                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10142                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128328                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     214.916248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.778758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2438.828815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          595     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.904523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.871943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.059915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              335     56.11%     56.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      2.01%     58.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              225     37.69%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      3.69%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           597                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8212992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    279.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29339889408                       # Total gap between requests
system.mem_ctrls.avgGap                     211886.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        55680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        24320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2689984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3120064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        53696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2229184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       645888                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 957599.622686307644                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1897748.682772409171                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 828901.723509787931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91683074.581157624722                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 390456.338179610611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 106341547.165330708027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1830127.752696610754                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 75977568.240972161293                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 22013884.720159947872                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          439                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          380                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        48757                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        34832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10142                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     21149826                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     44284024                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     16403843                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1686425906                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7176116                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2096137090                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     36468619                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1788925977                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 998466045726                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     48177.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50901.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43168.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     40122.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     40090.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     42991.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     43466.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     51358.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  98448633.97                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            60200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6427                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      163                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   7491                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            1                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        55680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        24320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2690048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3120448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        53696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2229248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8214400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        53696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       118144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42032                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        48757                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        34832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         128350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10142                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10142                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        15269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       957600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1897749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       828902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91685256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       390456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    106354635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1830128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     75979750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        279972464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       957600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       828902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       390456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1830128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4026717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22122951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22122951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22122951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        15269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       957600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1897749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       828902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91685256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       390456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    106354635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1830128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     75979750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       302095414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               128320                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10092                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         3471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         3965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          438                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3452397961                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             427562240                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5696971401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26904.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44396.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77997                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                154                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            1.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        60258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.002025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.347860                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   126.814241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30140     50.02%     50.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17932     29.76%     79.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6621     10.99%     90.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4672      7.75%     98.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          292      0.48%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          253      0.42%     99.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          141      0.23%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           45      0.07%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        60258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8212480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             645888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              279.907024                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.013885                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    187939114.271998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    249850203.926404                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   539754571.775966                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  37930741.632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10459601085.359392                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24407334307.542347                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 399458200.780775                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36281868225.287941                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1236.599634                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    397886723                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2642500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26299630890                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125428                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10142                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38392                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2922                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2922                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125428                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       305234                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       305234                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 305234                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      8863488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      8863488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8863488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            128350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  128350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              128350                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            72404192                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238720250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       46493254                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     28984867                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       921477                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19934587                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19559023                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.116018                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7304109                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2547442                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2406205                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       141237                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       108204                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     46166610                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       860405                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     81869344                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.866445                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282896                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14182003     17.32%     17.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6366566      7.78%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4564329      5.58%     30.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8972377     10.96%     41.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2821356      3.45%     45.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1992547      2.43%     47.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2954342      3.61%     51.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3100499      3.79%     54.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36915325     45.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     81869344                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    221084110                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     398412659                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          117107089                       # Number of memory references committed
system.switch_cpus0.commit.loads             81178302                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39174668                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          82602552                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          350488320                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6133246                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2141459      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    237794548     59.69%     60.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       878412      0.22%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       881458      0.22%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2542066      0.64%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        69340      0.02%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15054288      3.78%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53192      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6483458      1.63%     66.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       524691      0.13%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14849213      3.73%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        33445      0.01%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50151341     12.59%     83.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30197817      7.58%     90.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31026961      7.79%     98.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5730970      1.44%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    398412659                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36915325                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5216588                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13348405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         63245923                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5354518                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        874411                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19022281                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        61546                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     460538319                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       367277                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           87035218                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           37927155                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               563334                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                93968                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       863810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             260747281                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           46493254                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29269337                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86240262                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1871036                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.cacheLines         40326021                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     88039848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.356820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.939676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10204196     11.59%     11.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3674044      4.17%     15.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         5933309      6.74%     22.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3939446      4.47%     26.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10674871     12.13%     39.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2905655      3.30%     42.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7562264      8.59%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3515229      3.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39630834     45.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     88039848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527684                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.959400                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40326057                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   96                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16336313                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        9963444                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9821                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16150                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4474238                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        52039                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29340028269                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        874411                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         7836566                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        5748269                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         65895088                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7685511                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     455195855                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        40046                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2091600                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1649148                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2587688                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    460371219                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1199619598                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       637840065                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        137984977                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    402482653                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        57888521                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         20449434                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489533288                       # The number of ROB reads
system.switch_cpus0.rob.writes              895340704                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        221084110                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          398412659                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        6646146                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      5739243                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        56949                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4711096                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4708216                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.938868                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         338767                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       243530                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       231283                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12247                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          943                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      3857546                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        56866                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     87536227                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.500502                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457937                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     10525508     12.02%     12.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35158130     40.16%     52.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     11972935     13.68%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10282992     11.75%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3011530      3.44%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4202160      4.80%     85.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1329489      1.52%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       530152      0.61%     87.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     10523331     12.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     87536227                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    164757748                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     218884542                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48556437                       # Number of memory references committed
system.switch_cpus1.commit.loads             38928863                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           6273690                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          218398088                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       326325                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       436120      0.20%      0.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    169318738     77.36%     77.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       573066      0.26%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           39      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd           25      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu           14      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc           40      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38928842     17.79%     95.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9625758      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    218884542                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     10523331                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7427429                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52403194                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         10256700                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     17909584                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         60300                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4662185                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           86                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     223770684                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          423                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           39454609                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9811416                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 2683                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   71                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        74295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             169027435                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            6646146                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5278266                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             87922475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         120772                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines          9515465                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     88057218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.558498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.387245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        50826836     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2361384      2.68%     60.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3099356      3.52%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2244123      2.55%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3055290      3.47%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2137720      2.43%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2845325      3.23%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1877460      2.13%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        19609724     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     88057218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.918408                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            9515471                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   35                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1287552                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         833432                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4117                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        361419                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        17332                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29340028269                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         60300                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13073946                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12341771                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22453648                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40127542                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     223341927                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         6556                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      34320425                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2211065                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        763750                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    375504383                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          574453755                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       442193521                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    370042691                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         5461574                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         81235922                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               299754919                       # The number of ROB reads
system.switch_cpus1.rob.writes              446005891                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        164757748                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          218884542                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       25121322                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16534228                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4829                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5313257                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5312924                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993733                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2640414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2639971                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2638896                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         1075                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       192418                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4340                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     88053670                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.503201                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.590378                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     22656667     25.73%     25.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10728022     12.18%     37.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      2039374      2.32%     40.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4029595      4.58%     44.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2635200      2.99%     47.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1614107      1.83%     49.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       716039      0.81%     50.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2357041      2.68%     53.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41277625     46.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     88053670                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     396523411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          110798005                       # Number of memory references committed
system.switch_cpus2.commit.loads             83082569                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          25090560                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186491534                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          281874108                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2638803                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4332      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    193469584     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       668689      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9889814      2.49%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6594746      1.66%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4617024      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27670398      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4613343      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3293828      0.83%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33588368      8.47%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1315280      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     31676514      7.99%     80.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11890183      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51406055     12.96%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15825253      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    396523411                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41277625                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5238379                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     29626650                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         43389480                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9822268                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          6095                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5308604                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     396802803                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2328                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           83113578                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27722058                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                33478                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  401                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250278528                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           25121322                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10592234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             88061600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          13168                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         29065473                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     88082900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.506575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.492160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24137978     27.40%     27.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4073131      4.62%     32.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3887092      4.41%     36.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7558925      8.58%     45.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2596625      2.95%     47.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2592370      2.94%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2068898      2.35%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2676663      3.04%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        38491218     43.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     88082900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.285119                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.840583                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           29065473                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            9135508                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          44438                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1946                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14651                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29340028269                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          6095                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9902418                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       11389248                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48483408                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18301703                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     396768167                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       564170                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5863103                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       8629609                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents          5293                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    414733158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          991484053                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       412260145                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        294584182                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    414458819                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          274259                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         51492223                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               443491874                       # The number of ROB reads
system.switch_cpus2.rob.writes              793461128                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          396523411                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       31743461                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     21851021                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1494332                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16920968                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16420672                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    97.043337                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        3951125                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1199                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        12038                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        10661                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         1377                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          639                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     92573564                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1379517                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     75486270                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.613284                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823611                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22105482     29.28%     29.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15766239     20.89%     50.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8666545     11.48%     61.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7916704     10.49%     72.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      4279423      5.67%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2112017      2.80%     80.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1565532      2.07%     82.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1248009      1.65%     84.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     11826319     15.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     75486270                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    121867719                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     197267025                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           44458188                       # Number of memory references committed
system.switch_cpus3.commit.loads             30334260                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17984569                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            217948                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          196569535                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2395024                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       452963      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    150269619     76.18%     76.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1679873      0.85%     77.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       406310      0.21%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            4      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc           36      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     30225324     15.32%     92.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     14015000      7.10%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       108936      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       108928      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    197267025                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     11826319                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8746010                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     34392871                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32455633                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10944595                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1424727                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     15006218                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       117861                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     312334936                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       554334                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           38657628                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17025993                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                26868                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  795                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2554132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             211997120                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           31743461                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20382458                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             83870118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3079094                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31852230                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        36762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     87963848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.892589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.348134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        28727604     32.66%     32.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4306216      4.90%     37.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4244163      4.82%     42.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         3915623      4.45%     46.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4293546      4.88%     51.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8747154      9.94%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4772057      5.43%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3336481      3.79%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        25621004     29.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     87963848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360278                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.406101                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31852239                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   47                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318888393                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            6323274                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       14253823                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        21314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        52797                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6325454                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2494                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29340028269                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1424727                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13156154                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18491879                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         38772426                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     16118650                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304074999                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       304097                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12940507                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        620220                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        160201                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           83                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    393064541                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          775864427                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       494050377                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           150888                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    255620629                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       137443867                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         41933050                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353500540                       # The number of ROB reads
system.switch_cpus3.rob.writes              592197122                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        121867719                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          197267025                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
