#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fda9bc1a9f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fda9bc1cb10 .scope module, "Register_4B_t" "Register_4B_t" 3 2;
 .timescale 0 0;
v0x7fda9bc30460_0 .var "clock", 0 0;
v0x7fda9bc30500_0 .var "input_clear", 0 0;
v0x7fda9bc305a0_0 .var "input_clock_enable", 0 0;
v0x7fda9bc30650_0 .var "input_d", 3 0;
v0x7fda9bc30700_0 .net "output_q", 3 0, L_0x7fda9bc32850;  1 drivers
S_0x7fda9bc0c360 .scope module, "r" "Register_4B" 3 6, 4 2 0, S_0x7fda9bc1cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 4 "q";
v0x7fda9bc2fd10_0 .net "clear", 0 0, v0x7fda9bc30500_0;  1 drivers
v0x7fda9bc2fdb0_0 .net "clock", 0 0, v0x7fda9bc30460_0;  1 drivers
v0x7fda9bc2fe50_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  1 drivers
v0x7fda9bc2fee0_0 .net "d", 3 0, v0x7fda9bc30650_0;  1 drivers
v0x7fda9bc2ff70_0 .net "q", 3 0, L_0x7fda9bc32850;  alias, 1 drivers
L_0x7fda9bc316f0 .part v0x7fda9bc30650_0, 0, 1;
L_0x7fda9bc31810 .part v0x7fda9bc30650_0, 1, 1;
L_0x7fda9bc32590 .part v0x7fda9bc30650_0, 2, 1;
L_0x7fda9bc32730 .part v0x7fda9bc30650_0, 3, 1;
L_0x7fda9bc32850 .concat8 [ 1 1 1 1], L_0x7fda9bc2efe0, L_0x7fda9bc31600, L_0x7fda9bc31e50, L_0x7fda9bc324a0;
S_0x7fda9bc0c4d0 .scope module, "r1" "Register_2B" 4 7, 5 2 0, S_0x7fda9bc0c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7fda9bc2da80_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2db50_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2dc20_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2dcb0_0 .net "d0", 0 0, L_0x7fda9bc316f0;  1 drivers
v0x7fda9bc2dd40_0 .net "d1", 0 0, L_0x7fda9bc31810;  1 drivers
v0x7fda9bc2de10_0 .net "q0", 0 0, L_0x7fda9bc2efe0;  1 drivers
v0x7fda9bc2dea0_0 .net "q1", 0 0, L_0x7fda9bc31600;  1 drivers
S_0x7fda9bc0a740 .scope module, "f1" "FDCE" 5 6, 6 1 0, S_0x7fda9bc0c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fda9bc307d0 .functor AND 1, v0x7fda9bc30460_0, v0x7fda9bc305a0_0, C4<1>, C4<1>;
L_0x7fda9bc2f0f0 .functor NAND 1, L_0x7fda9bc316f0, L_0x7fda9bc307d0, C4<1>, C4<1>;
L_0x7fda9bc30ac0 .functor NOT 1, L_0x7fda9bc316f0, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc30b30 .functor NAND 1, L_0x7fda9bc307d0, L_0x7fda9bc30ac0, C4<1>, C4<1>;
L_0x7fda9bc30c20 .functor NAND 1, L_0x7fda9bc2f0f0, L_0x7fda9bc30d20, C4<1>, C4<1>;
L_0x7fda9bc30d20 .functor NAND 1, L_0x7fda9bc30c20, L_0x7fda9bc30b30, C4<1>, C4<1>;
L_0x7fda9bc30e50 .functor NOT 1, v0x7fda9bc30500_0, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc2efe0 .functor AND 1, L_0x7fda9bc30e50, L_0x7fda9bc30c20, C4<1>, C4<1>;
v0x7fda9bc0ccc0_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2c7d0_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2c870_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2c900_0 .net "d", 0 0, L_0x7fda9bc316f0;  alias, 1 drivers
v0x7fda9bc2c9a0_0 .net "q", 0 0, L_0x7fda9bc2efe0;  alias, 1 drivers
v0x7fda9bc2ca80_0 .net "w1", 0 0, L_0x7fda9bc307d0;  1 drivers
v0x7fda9bc2cb20_0 .net "w2", 0 0, L_0x7fda9bc2f0f0;  1 drivers
v0x7fda9bc2cbc0_0 .net "w3", 0 0, L_0x7fda9bc30ac0;  1 drivers
v0x7fda9bc2cc60_0 .net "w4", 0 0, L_0x7fda9bc30b30;  1 drivers
v0x7fda9bc2cd70_0 .net "w5", 0 0, L_0x7fda9bc30c20;  1 drivers
v0x7fda9bc2ce00_0 .net "w6", 0 0, L_0x7fda9bc30d20;  1 drivers
v0x7fda9bc2cea0_0 .net "w7", 0 0, L_0x7fda9bc30e50;  1 drivers
S_0x7fda9bc2cfc0 .scope module, "f2" "FDCE" 5 7, 6 1 0, S_0x7fda9bc0c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fda9bc31080 .functor AND 1, v0x7fda9bc30460_0, v0x7fda9bc305a0_0, C4<1>, C4<1>;
L_0x7fda9bc310f0 .functor NAND 1, L_0x7fda9bc31810, L_0x7fda9bc31080, C4<1>, C4<1>;
L_0x7fda9bc311e0 .functor NOT 1, L_0x7fda9bc31810, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc31250 .functor NAND 1, L_0x7fda9bc31080, L_0x7fda9bc311e0, C4<1>, C4<1>;
L_0x7fda9bc31320 .functor NAND 1, L_0x7fda9bc310f0, L_0x7fda9bc31420, C4<1>, C4<1>;
L_0x7fda9bc31420 .functor NAND 1, L_0x7fda9bc31320, L_0x7fda9bc31250, C4<1>, C4<1>;
L_0x7fda9bc31550 .functor NOT 1, v0x7fda9bc30500_0, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc31600 .functor AND 1, L_0x7fda9bc31550, L_0x7fda9bc31320, C4<1>, C4<1>;
v0x7fda9bc2d200_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2d290_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2d340_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2d410_0 .net "d", 0 0, L_0x7fda9bc31810;  alias, 1 drivers
v0x7fda9bc2d4a0_0 .net "q", 0 0, L_0x7fda9bc31600;  alias, 1 drivers
v0x7fda9bc2d570_0 .net "w1", 0 0, L_0x7fda9bc31080;  1 drivers
v0x7fda9bc2d600_0 .net "w2", 0 0, L_0x7fda9bc310f0;  1 drivers
v0x7fda9bc2d690_0 .net "w3", 0 0, L_0x7fda9bc311e0;  1 drivers
v0x7fda9bc2d720_0 .net "w4", 0 0, L_0x7fda9bc31250;  1 drivers
v0x7fda9bc2d830_0 .net "w5", 0 0, L_0x7fda9bc31320;  1 drivers
v0x7fda9bc2d8c0_0 .net "w6", 0 0, L_0x7fda9bc31420;  1 drivers
v0x7fda9bc2d960_0 .net "w7", 0 0, L_0x7fda9bc31550;  1 drivers
S_0x7fda9bc2df90 .scope module, "r2" "Register_2B" 4 8, 5 2 0, S_0x7fda9bc0c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7fda9bc2f860_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2f8f0_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2f980_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2fa10_0 .net "d0", 0 0, L_0x7fda9bc32590;  1 drivers
v0x7fda9bc2faa0_0 .net "d1", 0 0, L_0x7fda9bc32730;  1 drivers
v0x7fda9bc2fb70_0 .net "q0", 0 0, L_0x7fda9bc31e50;  1 drivers
v0x7fda9bc2fc00_0 .net "q1", 0 0, L_0x7fda9bc324a0;  1 drivers
S_0x7fda9bc2e210 .scope module, "f1" "FDCE" 5 6, 6 1 0, S_0x7fda9bc2df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fda9bc31930 .functor AND 1, v0x7fda9bc30460_0, v0x7fda9bc305a0_0, C4<1>, C4<1>;
L_0x7fda9bc319a0 .functor NAND 1, L_0x7fda9bc32590, L_0x7fda9bc31930, C4<1>, C4<1>;
L_0x7fda9bc31a50 .functor NOT 1, L_0x7fda9bc32590, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc31ac0 .functor NAND 1, L_0x7fda9bc31930, L_0x7fda9bc31a50, C4<1>, C4<1>;
L_0x7fda9bc31b70 .functor NAND 1, L_0x7fda9bc319a0, L_0x7fda9bc31c70, C4<1>, C4<1>;
L_0x7fda9bc31c70 .functor NAND 1, L_0x7fda9bc31b70, L_0x7fda9bc31ac0, C4<1>, C4<1>;
L_0x7fda9bc31da0 .functor NOT 1, v0x7fda9bc30500_0, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc31e50 .functor AND 1, L_0x7fda9bc31da0, L_0x7fda9bc31b70, C4<1>, C4<1>;
v0x7fda9bc2e480_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2e520_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2e5c0_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2e670_0 .net "d", 0 0, L_0x7fda9bc32590;  alias, 1 drivers
v0x7fda9bc2e700_0 .net "q", 0 0, L_0x7fda9bc31e50;  alias, 1 drivers
v0x7fda9bc2e7d0_0 .net "w1", 0 0, L_0x7fda9bc31930;  1 drivers
v0x7fda9bc2e870_0 .net "w2", 0 0, L_0x7fda9bc319a0;  1 drivers
v0x7fda9bc2e910_0 .net "w3", 0 0, L_0x7fda9bc31a50;  1 drivers
v0x7fda9bc2e9b0_0 .net "w4", 0 0, L_0x7fda9bc31ac0;  1 drivers
v0x7fda9bc2eac0_0 .net "w5", 0 0, L_0x7fda9bc31b70;  1 drivers
v0x7fda9bc2eb50_0 .net "w6", 0 0, L_0x7fda9bc31c70;  1 drivers
v0x7fda9bc2ebf0_0 .net "w7", 0 0, L_0x7fda9bc31da0;  1 drivers
S_0x7fda9bc2ed10 .scope module, "f2" "FDCE" 5 7, 6 1 0, S_0x7fda9bc2df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fda9bc31f40 .functor AND 1, v0x7fda9bc30460_0, v0x7fda9bc305a0_0, C4<1>, C4<1>;
L_0x7fda9bc31fb0 .functor NAND 1, L_0x7fda9bc32730, L_0x7fda9bc31f40, C4<1>, C4<1>;
L_0x7fda9bc320a0 .functor NOT 1, L_0x7fda9bc32730, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc32110 .functor NAND 1, L_0x7fda9bc31f40, L_0x7fda9bc320a0, C4<1>, C4<1>;
L_0x7fda9bc321e0 .functor NAND 1, L_0x7fda9bc31fb0, L_0x7fda9bc322c0, C4<1>, C4<1>;
L_0x7fda9bc322c0 .functor NAND 1, L_0x7fda9bc321e0, L_0x7fda9bc32110, C4<1>, C4<1>;
L_0x7fda9bc323f0 .functor NOT 1, v0x7fda9bc30500_0, C4<0>, C4<0>, C4<0>;
L_0x7fda9bc324a0 .functor AND 1, L_0x7fda9bc323f0, L_0x7fda9bc321e0, C4<1>, C4<1>;
v0x7fda9bc2ef50_0 .net "clear", 0 0, v0x7fda9bc30500_0;  alias, 1 drivers
v0x7fda9bc2f060_0 .net "clock", 0 0, v0x7fda9bc30460_0;  alias, 1 drivers
v0x7fda9bc2f170_0 .net "clock_enable", 0 0, v0x7fda9bc305a0_0;  alias, 1 drivers
v0x7fda9bc2f280_0 .net "d", 0 0, L_0x7fda9bc32730;  alias, 1 drivers
v0x7fda9bc2f310_0 .net "q", 0 0, L_0x7fda9bc324a0;  alias, 1 drivers
v0x7fda9bc2f3a0_0 .net "w1", 0 0, L_0x7fda9bc31f40;  1 drivers
v0x7fda9bc2f430_0 .net "w2", 0 0, L_0x7fda9bc31fb0;  1 drivers
v0x7fda9bc2f4c0_0 .net "w3", 0 0, L_0x7fda9bc320a0;  1 drivers
v0x7fda9bc2f550_0 .net "w4", 0 0, L_0x7fda9bc32110;  1 drivers
v0x7fda9bc2f660_0 .net "w5", 0 0, L_0x7fda9bc321e0;  1 drivers
v0x7fda9bc2f6f0_0 .net "w6", 0 0, L_0x7fda9bc322c0;  1 drivers
v0x7fda9bc2f780_0 .net "w7", 0 0, L_0x7fda9bc323f0;  1 drivers
S_0x7fda9bc300c0 .scope task, "test" "test" 3 8, 3 8 0, S_0x7fda9bc1cb10;
 .timescale 0 0;
v0x7fda9bc30280_0 .var "CE", 3 0;
v0x7fda9bc30310_0 .var "CLR", 3 0;
v0x7fda9bc303a0_0 .var "D", 3 0;
TD_Register_4B_t.test ;
    %load/vec4 v0x7fda9bc303a0_0;
    %store/vec4 v0x7fda9bc30650_0, 0, 4;
    %load/vec4 v0x7fda9bc30280_0;
    %pad/u 1;
    %store/vec4 v0x7fda9bc305a0_0, 0, 1;
    %load/vec4 v0x7fda9bc30310_0;
    %pad/u 1;
    %store/vec4 v0x7fda9bc30500_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fda9bc1cb10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda9bc30460_0, 0, 1;
    %vpi_call/w 3 17 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc303a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc30280_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc30310_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fda9bc300c0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc303a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda9bc30280_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc30310_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fda9bc300c0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fda9bc303a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda9bc30280_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fda9bc30310_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fda9bc300c0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fda9bc303a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda9bc30280_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda9bc30310_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fda9bc300c0;
    %join;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fda9bc1cb10;
T_2 ;
    %delay 25, 0;
    %load/vec4 v0x7fda9bc30460_0;
    %inv;
    %store/vec4 v0x7fda9bc30460_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Register_4B_t.v";
    "./Register_4B.v";
    "./Register_2B.v";
    "./FDCE.v";
