<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCFastISel.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCFastISel.cpp.html'>PPCFastISel.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCFastISel.cpp - PowerPC FastISel implementation -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the PowerPC-specific support for the FastISel class. Some</i></td></tr>
<tr><th id="10">10</th><td><i>// of the target-specific code is generated by tablegen in the file</i></td></tr>
<tr><th id="11">11</th><td><i>// PPCGenFastISel.inc, which is #included here.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCCCState.h.html">"PPCCCState.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCCallingConv.h.html">"PPCCallingConv.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCISelLowering.h.html">"PPCISelLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="PPCSubtarget.h.html">"PPCSubtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/FastISel.h.html">"llvm/CodeGen/FastISel.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html">"llvm/CodeGen/FunctionLoweringInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html">"llvm/IR/GetElementPtrTypeIterator.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/GlobalAlias.h.html">"llvm/IR/GlobalAlias.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/GlobalVariable.h.html">"llvm/IR/GlobalVariable.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Operator.h.html">"llvm/IR/Operator.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="42">42</th><td><i>//</i></td></tr>
<tr><th id="43">43</th><td><i>// TBD:</i></td></tr>
<tr><th id="44">44</th><td><i>//   fastLowerArguments: Handle simple cases.</i></td></tr>
<tr><th id="45">45</th><td><i>//   PPCMaterializeGV: Handle TLS.</i></td></tr>
<tr><th id="46">46</th><td><i>//   SelectCall: Handle function pointers.</i></td></tr>
<tr><th id="47">47</th><td><i>//   SelectCall: Handle multi-register return values.</i></td></tr>
<tr><th id="48">48</th><td><i>//   SelectCall: Optimize away nops for local calls.</i></td></tr>
<tr><th id="49">49</th><td><i>//   processCallArgs: Handle bit-converted arguments.</i></td></tr>
<tr><th id="50">50</th><td><i>//   finishCall: Handle multi-register return values.</i></td></tr>
<tr><th id="51">51</th><td><i>//   PPCComputeAddress: Handle parameter references as FrameIndex's.</i></td></tr>
<tr><th id="52">52</th><td><i>//   PPCEmitCmp: Handle immediate as operand 1.</i></td></tr>
<tr><th id="53">53</th><td><i>//   SelectCall: Handle small byval arguments.</i></td></tr>
<tr><th id="54">54</th><td><i>//   SelectIntrinsicCall: Implement.</i></td></tr>
<tr><th id="55">55</th><td><i>//   SelectSelect: Implement.</i></td></tr>
<tr><th id="56">56</th><td><i>//   Consider factoring isTypeLegal into the base class.</i></td></tr>
<tr><th id="57">57</th><td><i>//   Implement switches and jump tables.</i></td></tr>
<tr><th id="58">58</th><td><i>//</i></td></tr>
<tr><th id="59">59</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="60">60</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "ppcfastisel"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>namespace</b> {</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>typedef</b> <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address"><a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a></dfn> {</td></tr>
<tr><th id="67">67</th><td>  <b>enum</b> {</td></tr>
<tr><th id="68">68</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-type='0' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</dfn>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-type='1' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</dfn></td></tr>
<tr><th id="70">70</th><td>  } <dfn class="tu decl" id="(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-type='enum (anonymous enum at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp:67:3)' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</dfn>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>union</b> {</td></tr>
<tr><th id="73">73</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="74">74</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-type='int' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</dfn>;</td></tr>
<tr><th id="75">75</th><td>  } <dfn class="tu decl" id="(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-type='union (anonymous union at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp:72:3)' data-ref="(anonymousnamespace)::Address::Base">Base</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>long</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-type='long' data-ref="(anonymousnamespace)::Address::Offset">Offset</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i  data-doc="_ZN12_GLOBAL__N_17AddressC1Ev">// Innocuous defaults for our address.</i></td></tr>
<tr><th id="80">80</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-type='void (anonymous namespace)::Address::Address()' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev">Address</dfn>()</td></tr>
<tr><th id="81">81</th><td>   : <a class="tu member" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a>(<a class="tu enum" href="#(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</a>), <a class="tu member" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>(<var>0</var>) {</td></tr>
<tr><th id="82">82</th><td>     <a class="tu member" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="83">83</th><td>   }</td></tr>
<tr><th id="84">84</th><td>} <dfn class="tu typedef" id="(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> {</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::TM" title='(anonymous namespace)::PPCFastISel::TM' data-type='const llvm::TargetMachine &amp;' data-ref="(anonymousnamespace)::PPCFastISel::TM">TM</dfn>;</td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-type='const llvm::PPCSubtarget *' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</dfn>;</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::PPCFuncInfo" title='(anonymous namespace)::PPCFastISel::PPCFuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="(anonymousnamespace)::PPCFastISel::PPCFuncInfo">PPCFuncInfo</dfn>;</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</dfn>;</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-type='const llvm::TargetLowering &amp;' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</dfn>;</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-type='llvm::LLVMContext *' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <b>public</b>:</td></tr>
<tr><th id="96">96</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::PPCFastISel::PPCFastISel' data-type='void (anonymous namespace)::PPCFastISel::PPCFastISel(llvm::FunctionLoweringInfo &amp; FuncInfo, const llvm::TargetLibraryInfo * LibInfo)' data-ref="_ZN12_GLOBAL__N_111PPCFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">PPCFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col1 decl" id="1FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="1FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="97">97</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col2 decl" id="2LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="2LibInfo">LibInfo</dfn>)</td></tr>
<tr><th id="98">98</th><td>        : <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a><a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" title='llvm::FastISel::FastISel' data-ref="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb">(</a><a class="local col1 ref" href="#1FuncInfo" title='FuncInfo' data-ref="1FuncInfo">FuncInfo</a>, <a class="local col2 ref" href="#2LibInfo" title='LibInfo' data-ref="2LibInfo">LibInfo</a>), <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TM" title='(anonymous namespace)::PPCFastISel::TM' data-use='w' data-ref="(anonymousnamespace)::PPCFastISel::TM">TM</a>(<a class="local col1 ref" href="#1FuncInfo" title='FuncInfo' data-ref="1FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>()),</td></tr>
<tr><th id="99">99</th><td>          PPCSubTarget(&amp;FuncInfo.MF-&gt;getSubtarget&lt;PPCSubtarget&gt;()),</td></tr>
<tr><th id="100">100</th><td>          PPCFuncInfo(FuncInfo.MF-&gt;getInfo&lt;PPCFunctionInfo&gt;()),</td></tr>
<tr><th id="101">101</th><td>          TII(*PPCSubTarget-&gt;getInstrInfo()),</td></tr>
<tr><th id="102">102</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='w' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>(*<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget17getTargetLoweringEv" title='llvm::PPCSubtarget::getTargetLowering' data-ref="_ZNK4llvm12PPCSubtarget17getTargetLoweringEv">getTargetLowering</a>()),</td></tr>
<tr><th id="103">103</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='w' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a>(&amp;<a class="local col1 ref" href="#1FuncInfo" title='FuncInfo' data-ref="1FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()) {}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// Backend specific FastISel code.</i></td></tr>
<tr><th id="106">106</th><td>  <b>private</b>:</td></tr>
<tr><th id="107">107</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::PPCFastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="3I" title='I' data-type='const llvm::Instruction *' data-ref="3I">I</dfn>) override;</td></tr>
<tr><th id="108">108</th><td>    <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::PPCFastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="4C" title='C' data-type='const llvm::Constant *' data-ref="4C">C</dfn>) override;</td></tr>
<tr><th id="109">109</th><td>    <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::PPCFastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col5 decl" id="5AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="5AI">AI</dfn>) override;</td></tr>
<tr><th id="110">110</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::PPCFastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::PPCFastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr *' data-ref="6MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7OpNo" title='OpNo' data-type='unsigned int' data-ref="7OpNo">OpNo</dfn>,</td></tr>
<tr><th id="111">111</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col8 decl" id="8LI" title='LI' data-type='const llvm::LoadInst *' data-ref="8LI">LI</dfn>) override;</td></tr>
<tr><th id="112">112</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv" title='(anonymous namespace)::PPCFastISel::fastLowerArguments' data-type='bool (anonymous namespace)::PPCFastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv">fastLowerArguments</a>() override;</td></tr>
<tr><th id="113">113</th><td>    <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::PPCFastISel::fastEmit_i' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmit_i(llvm::MVT Ty, llvm::MVT RetTy, unsigned int Opc, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="9Ty" title='Ty' data-type='llvm::MVT' data-ref="9Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="10RetTy" title='RetTy' data-type='llvm::MVT' data-ref="10RetTy">RetTy</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11Opc" title='Opc' data-type='unsigned int' data-ref="11Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="12Imm" title='Imm' data-type='uint64_t' data-ref="12Imm">Imm</dfn>) override;</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm" title='(anonymous namespace)::PPCFastISel::fastEmitInst_ri' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<em>unsigned</em> <dfn class="local col3 decl" id="13MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="13MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="115">115</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC">RC</dfn>,</td></tr>
<tr><th id="116">116</th><td>                             <em>unsigned</em> <dfn class="local col5 decl" id="15Op0" title='Op0' data-type='unsigned int' data-ref="15Op0">Op0</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="16Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="117">117</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="17Imm" title='Imm' data-type='uint64_t' data-ref="17Imm">Imm</dfn>);</td></tr>
<tr><th id="118">118</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb" title='(anonymous namespace)::PPCFastISel::fastEmitInst_r' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">fastEmitInst_r</a>(<em>unsigned</em> <dfn class="local col8 decl" id="18MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="18MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="119">119</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC">RC</dfn>,</td></tr>
<tr><th id="120">120</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="20Op0" title='Op0' data-type='unsigned int' data-ref="20Op0">Op0</dfn>, <em>bool</em> <dfn class="local col1 decl" id="21Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="21Op0IsKill">Op0IsKill</dfn>);</td></tr>
<tr><th id="121">121</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb" title='(anonymous namespace)::PPCFastISel::fastEmitInst_rr' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_rr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<em>unsigned</em> <dfn class="local col2 decl" id="22MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="22MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="122">122</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="23RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="23RC">RC</dfn>,</td></tr>
<tr><th id="123">123</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="24Op0" title='Op0' data-type='unsigned int' data-ref="24Op0">Op0</dfn>, <em>bool</em> <dfn class="local col5 decl" id="25Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="25Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="124">124</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="26Op1" title='Op1' data-type='unsigned int' data-ref="26Op1">Op1</dfn>, <em>bool</em> <dfn class="local col7 decl" id="27Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="27Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::PPCFastISel::fastLowerCall' data-type='bool (anonymous namespace)::PPCFastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</a>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col8 decl" id="28CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="28CLI">CLI</dfn>) override;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// Instruction selection routines.</i></td></tr>
<tr><th id="129">129</th><td>  <b>private</b>:</td></tr>
<tr><th id="130">130</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectLoad' data-type='bool (anonymous namespace)::PPCFastISel::SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="29I" title='I' data-type='const llvm::Instruction *' data-ref="29I">I</dfn>);</td></tr>
<tr><th id="131">131</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectStore' data-type='bool (anonymous namespace)::PPCFastISel::SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="30I" title='I' data-type='const llvm::Instruction *' data-ref="30I">I</dfn>);</td></tr>
<tr><th id="132">132</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectBranch' data-type='bool (anonymous namespace)::PPCFastISel::SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="31I" title='I' data-type='const llvm::Instruction *' data-ref="31I">I</dfn>);</td></tr>
<tr><th id="133">133</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIndirectBr' data-type='bool (anonymous namespace)::PPCFastISel::SelectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="32I" title='I' data-type='const llvm::Instruction *' data-ref="32I">I</dfn>);</td></tr>
<tr><th id="134">134</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPExt' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="33I" title='I' data-type='const llvm::Instruction *' data-ref="33I">I</dfn>);</td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPTrunc' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="34I" title='I' data-type='const llvm::Instruction *' data-ref="34I">I</dfn>);</td></tr>
<tr><th id="136">136</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectIToFP' data-type='bool (anonymous namespace)::PPCFastISel::SelectIToFP(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="35I" title='I' data-type='const llvm::Instruction *' data-ref="35I">I</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36IsSigned" title='IsSigned' data-type='bool' data-ref="36IsSigned">IsSigned</dfn>);</td></tr>
<tr><th id="137">137</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectFPToI' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPToI(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="37I" title='I' data-type='const llvm::Instruction *' data-ref="37I">I</dfn>, <em>bool</em> <dfn class="local col8 decl" id="38IsSigned" title='IsSigned' data-type='bool' data-ref="38IsSigned">IsSigned</dfn>);</td></tr>
<tr><th id="138">138</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::PPCFastISel::SelectBinaryIntOp' data-type='bool (anonymous namespace)::PPCFastISel::SelectBinaryIntOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="39I" title='I' data-type='const llvm::Instruction *' data-ref="39I">I</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="40ISDOpcode">ISDOpcode</dfn>);</td></tr>
<tr><th id="139">139</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectRet' data-type='bool (anonymous namespace)::PPCFastISel::SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="41I" title='I' data-type='const llvm::Instruction *' data-ref="41I">I</dfn>);</td></tr>
<tr><th id="140">140</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectTrunc' data-type='bool (anonymous namespace)::PPCFastISel::SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="42I" title='I' data-type='const llvm::Instruction *' data-ref="42I">I</dfn>);</td></tr>
<tr><th id="141">141</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIntExt' data-type='bool (anonymous namespace)::PPCFastISel::SelectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="43I" title='I' data-type='const llvm::Instruction *' data-ref="43I">I</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// Utility routines.</i></td></tr>
<tr><th id="144">144</th><td>  <b>private</b>:</td></tr>
<tr><th id="145">145</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-type='bool (anonymous namespace)::PPCFastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="44Ty" title='Ty' data-type='llvm::Type *' data-ref="44Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col5 decl" id="45VT" title='VT' data-type='llvm::MVT &amp;' data-ref="45VT">VT</dfn>);</td></tr>
<tr><th id="146">146</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-type='bool (anonymous namespace)::PPCFastISel::isLoadTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="46Ty" title='Ty' data-type='llvm::Type *' data-ref="46Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col7 decl" id="47VT" title='VT' data-type='llvm::MVT &amp;' data-ref="47VT">VT</dfn>);</td></tr>
<tr><th id="147">147</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::PPCFastISel::isValueAvailable' data-type='bool (anonymous namespace)::PPCFastISel::isValueAvailable(const llvm::Value * V) const' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="48V" title='V' data-type='const llvm::Value *' data-ref="48V">V</dfn>) <em>const</em>;</td></tr>
<tr><th id="148">148</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-type='bool (anonymous namespace)::PPCFastISel::isVSFRCRegClass(const llvm::TargetRegisterClass * RC) const' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="49RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="49RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> RC-&gt;getID() == PPC::VSFRCRegClassID;</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111PPCFastISel15isVSSRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSSRCRegClass' data-type='bool (anonymous namespace)::PPCFastISel::isVSSRCRegClass(const llvm::TargetRegisterClass * RC) const' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSSRCRegClassEPKN4llvm19TargetRegisterClassE">isVSSRCRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="50RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="50RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>      <b>return</b> RC-&gt;getID() == PPC::VSSRCRegClassID;</td></tr>
<tr><th id="153">153</th><td>    }</td></tr>
<tr><th id="154">154</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel17copyRegToRegClassEPKN4llvm19TargetRegisterClassEjjj" title='(anonymous namespace)::PPCFastISel::copyRegToRegClass' data-type='unsigned int (anonymous namespace)::PPCFastISel::copyRegToRegClass(const llvm::TargetRegisterClass * ToRC, unsigned int SrcReg, unsigned int Flag = 0, unsigned int SubReg = 0)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17copyRegToRegClassEPKN4llvm19TargetRegisterClassEjjj">copyRegToRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="51ToRC" title='ToRC' data-type='const llvm::TargetRegisterClass *' data-ref="51ToRC">ToRC</dfn>,</td></tr>
<tr><th id="155">155</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="52SrcReg" title='SrcReg' data-type='unsigned int' data-ref="52SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53Flag" title='Flag' data-type='unsigned int' data-ref="53Flag">Flag</dfn> = <var>0</var>,</td></tr>
<tr><th id="156">156</th><td>                               <em>unsigned</em> <dfn class="local col4 decl" id="54SubReg" title='SubReg' data-type='unsigned int' data-ref="54SubReg">SubReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="157">157</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="55TmpReg" title='TmpReg' data-type='unsigned int' data-ref="55TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#51ToRC" title='ToRC' data-ref="51ToRC">ToRC</a>);</td></tr>
<tr><th id="158">158</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="159">159</th><td>              <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col5 ref" href="#55TmpReg" title='TmpReg' data-ref="55TmpReg">TmpReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#52SrcReg" title='SrcReg' data-ref="52SrcReg">SrcReg</a>, <a class="local col3 ref" href="#53Flag" title='Flag' data-ref="53Flag">Flag</a>, <a class="local col4 ref" href="#54SubReg" title='SubReg' data-ref="54SubReg">SubReg</a>);</td></tr>
<tr><th id="160">160</th><td>      <b>return</b> <a class="local col5 ref" href="#55TmpReg" title='TmpReg' data-ref="55TmpReg">TmpReg</a>;</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE" title='(anonymous namespace)::PPCFastISel::PPCEmitCmp' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitCmp(const llvm::Value * Src1Value, const llvm::Value * Src2Value, bool isZExt, unsigned int DestReg, const PPC::Predicate Pred)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE">PPCEmitCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="56Src1Value" title='Src1Value' data-type='const llvm::Value *' data-ref="56Src1Value">Src1Value</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="57Src2Value" title='Src2Value' data-type='const llvm::Value *' data-ref="57Src2Value">Src2Value</dfn>,</td></tr>
<tr><th id="163">163</th><td>                    <em>bool</em> <dfn class="local col8 decl" id="58isZExt" title='isZExt' data-type='bool' data-ref="58isZExt">isZExt</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59DestReg" title='DestReg' data-type='unsigned int' data-ref="59DestReg">DestReg</dfn>,</td></tr>
<tr><th id="164">164</th><td>                    <em>const</em> <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col0 decl" id="60Pred" title='Pred' data-type='const PPC::Predicate' data-ref="60Pred">Pred</dfn>);</td></tr>
<tr><th id="165">165</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj" title='(anonymous namespace)::PPCFastISel::PPCEmitLoad' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitLoad(llvm::MVT VT, unsigned int &amp; ResultReg, Address &amp; Addr, const llvm::TargetRegisterClass * RC, bool IsZExt = true, unsigned int FP64LoadOpc = &lt;null expr&gt;)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">PPCEmitLoad</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="61VT" title='VT' data-type='llvm::MVT' data-ref="61VT">VT</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="62ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="62ResultReg">ResultReg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col3 decl" id="63Addr" title='Addr' data-type='Address &amp;' data-ref="63Addr">Addr</dfn>,</td></tr>
<tr><th id="166">166</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="64RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="64RC">RC</dfn>, <em>bool</em> <dfn class="local col5 decl" id="65IsZExt" title='IsZExt' data-type='bool' data-ref="65IsZExt">IsZExt</dfn> = <b>true</b>,</td></tr>
<tr><th id="167">167</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="66FP64LoadOpc" title='FP64LoadOpc' data-type='unsigned int' data-ref="66FP64LoadOpc">FP64LoadOpc</dfn> = PPC::LFD);</td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCEmitStore' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitStore(llvm::MVT VT, unsigned int SrcReg, Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">PPCEmitStore</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="67VT" title='VT' data-type='llvm::MVT' data-ref="67VT">VT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68SrcReg" title='SrcReg' data-type='unsigned int' data-ref="68SrcReg">SrcReg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col9 decl" id="69Addr" title='Addr' data-type='Address &amp;' data-ref="69Addr">Addr</dfn>);</td></tr>
<tr><th id="169">169</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-type='bool (anonymous namespace)::PPCFastISel::PPCComputeAddress(const llvm::Value * Obj, Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="70Obj" title='Obj' data-type='const llvm::Value *' data-ref="70Obj">Obj</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col1 decl" id="71Addr" title='Addr' data-type='Address &amp;' data-ref="71Addr">Addr</dfn>);</td></tr>
<tr><th id="170">170</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj" title='(anonymous namespace)::PPCFastISel::PPCSimplifyAddress' data-type='void (anonymous namespace)::PPCFastISel::PPCSimplifyAddress(Address &amp; Addr, bool &amp; UseOffset, unsigned int &amp; IndexReg)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">PPCSimplifyAddress</a>(<a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col2 decl" id="72Addr" title='Addr' data-type='Address &amp;' data-ref="72Addr">Addr</dfn>, <em>bool</em> &amp;<dfn class="local col3 decl" id="73UseOffset" title='UseOffset' data-type='bool &amp;' data-ref="73UseOffset">UseOffset</dfn>,</td></tr>
<tr><th id="171">171</th><td>                            <em>unsigned</em> &amp;<dfn class="local col4 decl" id="74IndexReg" title='IndexReg' data-type='unsigned int &amp;' data-ref="74IndexReg">IndexReg</dfn>);</td></tr>
<tr><th id="172">172</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, unsigned int DestReg, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="75SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="75SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76SrcReg" title='SrcReg' data-type='unsigned int' data-ref="76SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="77DestVT" title='DestVT' data-type='llvm::MVT' data-ref="77DestVT">DestVT</dfn>,</td></tr>
<tr><th id="173">173</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="78DestReg" title='DestReg' data-type='unsigned int' data-ref="78DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="79IsZExt" title='IsZExt' data-type='bool' data-ref="79IsZExt">IsZExt</dfn>);</td></tr>
<tr><th id="174">174</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeFP' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">PPCMaterializeFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col0 decl" id="80CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="80CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="81VT" title='VT' data-type='llvm::MVT' data-ref="81VT">VT</dfn>);</td></tr>
<tr><th id="175">175</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeGV' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">PPCMaterializeGV</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="82GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="82GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="83VT" title='VT' data-type='llvm::MVT' data-ref="83VT">VT</dfn>);</td></tr>
<tr><th id="176">176</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb" title='(anonymous namespace)::PPCFastISel::PPCMaterializeInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeInt(const llvm::ConstantInt * CI, llvm::MVT VT, bool UseSExt = true)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">PPCMaterializeInt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col4 decl" id="84CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="84CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="85VT" title='VT' data-type='llvm::MVT' data-ref="85VT">VT</dfn>,</td></tr>
<tr><th id="177">177</th><td>                               <em>bool</em> <dfn class="local col6 decl" id="86UseSExt" title='UseSExt' data-type='bool' data-ref="86UseSExt">UseSExt</dfn> = <b>true</b>);</td></tr>
<tr><th id="178">178</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt(int64_t Imm, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize32BitInt</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="87Imm" title='Imm' data-type='int64_t' data-ref="87Imm">Imm</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="88RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="88RC">RC</dfn>);</td></tr>
<tr><th id="180">180</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt(int64_t Imm, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize64BitInt</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="89Imm" title='Imm' data-type='int64_t' data-ref="89Imm">Imm</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="90RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="90RC">RC</dfn>);</td></tr>
<tr><th id="182">182</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToIntReg' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMoveToIntReg(const llvm::Instruction * I, llvm::MVT VT, unsigned int SrcReg, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">PPCMoveToIntReg</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="91I" title='I' data-type='const llvm::Instruction *' data-ref="91I">I</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="92VT" title='VT' data-type='llvm::MVT' data-ref="92VT">VT</dfn>,</td></tr>
<tr><th id="183">183</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="93SrcReg" title='SrcReg' data-type='unsigned int' data-ref="93SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="94IsSigned" title='IsSigned' data-type='bool' data-ref="94IsSigned">IsSigned</dfn>);</td></tr>
<tr><th id="184">184</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToFPReg' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMoveToFPReg(llvm::MVT VT, unsigned int SrcReg, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">PPCMoveToFPReg</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="95VT" title='VT' data-type='llvm::MVT' data-ref="95VT">VT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96SrcReg" title='SrcReg' data-type='unsigned int' data-ref="96SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="97IsSigned" title='IsSigned' data-type='bool' data-ref="97IsSigned">IsSigned</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// Call handling routines.</i></td></tr>
<tr><th id="187">187</th><td>  <b>private</b>:</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::PPCFastISel::processCallArgs' data-type='bool (anonymous namespace)::PPCFastISel::processCallArgs(SmallVectorImpl&lt;llvm::Value *&gt; &amp; Args, SmallVectorImpl&lt;unsigned int&gt; &amp; ArgRegs, SmallVectorImpl&lt;llvm::MVT&gt; &amp; ArgVTs, SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp; ArgFlags, SmallVectorImpl&lt;unsigned int&gt; &amp; RegArgs, CallingConv::ID CC, unsigned int &amp; NumBytes, bool IsVarArg)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">processCallArgs</a>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt; &amp;<dfn class="local col8 decl" id="98Args" title='Args' data-type='SmallVectorImpl&lt;llvm::Value *&gt; &amp;' data-ref="98Args">Args</dfn>,</td></tr>
<tr><th id="189">189</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="99ArgRegs" title='ArgRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="99ArgRegs">ArgRegs</dfn>,</td></tr>
<tr><th id="190">190</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; &amp;<dfn class="local col0 decl" id="100ArgVTs" title='ArgVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="100ArgVTs">ArgVTs</dfn>,</td></tr>
<tr><th id="191">191</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>&gt; &amp;<dfn class="local col1 decl" id="101ArgFlags" title='ArgFlags' data-type='SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp;' data-ref="101ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="192">192</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="102RegArgs" title='RegArgs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="102RegArgs">RegArgs</dfn>,</td></tr>
<tr><th id="193">193</th><td>                         <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="103CC" title='CC' data-type='CallingConv::ID' data-ref="103CC">CC</dfn>,</td></tr>
<tr><th id="194">194</th><td>                         <em>unsigned</em> &amp;<dfn class="local col4 decl" id="104NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="104NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="195">195</th><td>                         <em>bool</em> <dfn class="local col5 decl" id="105IsVarArg" title='IsVarArg' data-type='bool' data-ref="105IsVarArg">IsVarArg</dfn>);</td></tr>
<tr><th id="196">196</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj" title='(anonymous namespace)::PPCFastISel::finishCall' data-type='bool (anonymous namespace)::PPCFastISel::finishCall(llvm::MVT RetVT, llvm::FastISel::CallLoweringInfo &amp; CLI, unsigned int &amp; NumBytes)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj">finishCall</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="106RetVT" title='RetVT' data-type='llvm::MVT' data-ref="106RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="107CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="107CLI">CLI</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="108NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="108NumBytes">NumBytes</dfn>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <b>private</b>:</td></tr>
<tr><th id="199">199</th><td>  <u>#include <span class='error' title="&apos;PPCGenFastISel.inc&apos; file not found">"PPCGenFastISel.inc"</span></u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>};</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>&gt; <dfn class="tu decl def" id="_ZL14getComparePredN4llvm7CmpInst9PredicateE" title='getComparePred' data-type='Optional&lt;PPC::Predicate&gt; getComparePred(CmpInst::Predicate Pred)' data-ref="_ZL14getComparePredN4llvm7CmpInst9PredicateE">getComparePred</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col9 decl" id="109Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="109Pred">Pred</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <b>switch</b> (<a class="local col9 ref" href="#109Pred" title='Pred' data-ref="109Pred">Pred</a>) {</td></tr>
<tr><th id="207">207</th><td>    <i>// These are not representable with any single compare.</i></td></tr>
<tr><th id="208">208</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_FALSE" title='llvm::CmpInst::Predicate::FCMP_FALSE' data-ref="llvm::CmpInst::Predicate::FCMP_FALSE">FCMP_FALSE</a>:</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a>:</td></tr>
<tr><th id="210">210</th><td>    <i>// Major concern about the following 6 cases is NaN result. The comparison</i></td></tr>
<tr><th id="211">211</th><td><i>    // result consists of 4 bits, indicating lt, eq, gt and un (unordered),</i></td></tr>
<tr><th id="212">212</th><td><i>    // only one of which will be set. The result is generated by fcmpu</i></td></tr>
<tr><th id="213">213</th><td><i>    // instruction. However, bc instruction only inspects one of the first 3</i></td></tr>
<tr><th id="214">214</th><td><i>    // bits, so when un is set, bc instruction may jump to an undesired</i></td></tr>
<tr><th id="215">215</th><td><i>    // place.</i></td></tr>
<tr><th id="216">216</th><td><i>    //</i></td></tr>
<tr><th id="217">217</th><td><i>    // More specifically, if we expect an unordered comparison and un is set, we</i></td></tr>
<tr><th id="218">218</th><td><i>    // expect to always go to true branch; in such case UEQ, UGT and ULT still</i></td></tr>
<tr><th id="219">219</th><td><i>    // give false, which are undesired; but UNE, UGE, ULE happen to give true,</i></td></tr>
<tr><th id="220">220</th><td><i>    // since they are tested by inspecting !eq, !lt, !gt, respectively.</i></td></tr>
<tr><th id="221">221</th><td><i>    //</i></td></tr>
<tr><th id="222">222</th><td><i>    // Similarly, for ordered comparison, when un is set, we always expect the</i></td></tr>
<tr><th id="223">223</th><td><i>    // result to be false. In such case OGT, OLT and OEQ is good, since they are</i></td></tr>
<tr><th id="224">224</th><td><i>    // actually testing GT, LT, and EQ respectively, which are false. OGE, OLE</i></td></tr>
<tr><th id="225">225</th><td><i>    // and ONE are tested through !lt, !gt and !eq, and these are true.</i></td></tr>
<tr><th id="226">226</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="232">232</th><td>    <b>default</b>:</td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>&gt;<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">(</a>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="240">240</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="241">241</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="242">242</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="246">246</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="247">247</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="250">250</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="251">251</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="252">252</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="255">255</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="256">256</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="257">257</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="260">260</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="261">261</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE" title='llvm::PPC::Predicate::PRED_NE' data-ref="llvm::PPC::Predicate::PRED_NE">PRED_NE</a>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NU" title='llvm::PPC::Predicate::PRED_NU' data-ref="llvm::PPC::Predicate::PRED_NU">PRED_NU</a>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="267">267</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_UN" title='llvm::PPC::Predicate::PRED_UN' data-ref="llvm::PPC::Predicate::PRED_UN">PRED_UN</a>;</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">// Determine whether the type Ty is simple enough to be handled by</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">// fast-isel, and return its equivalent machine type in VT.</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">// FIXME: Copied directly from ARM -- factor into base class?</i></td></tr>
<tr><th id="274">274</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-type='bool (anonymous namespace)::PPCFastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="110Ty" title='Ty' data-type='llvm::Type *' data-ref="110Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col1 decl" id="111VT" title='VT' data-type='llvm::MVT &amp;' data-ref="111VT">VT</dfn>) {</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="112Evt" title='Evt' data-type='llvm::EVT' data-ref="112Evt">Evt</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col0 ref" href="#110Ty" title='Ty' data-ref="110Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (<a class="local col2 ref" href="#112Evt" title='Evt' data-ref="112Evt">Evt</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || !<a class="local col2 ref" href="#112Evt" title='Evt' data-ref="112Evt">Evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="279">279</th><td>  <a class="local col1 ref" href="#111VT" title='VT' data-ref="111VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col2 ref" href="#112Evt" title='Evt' data-ref="112Evt">Evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// Handle all legal types, i.e. a register that will directly hold this</i></td></tr>
<tr><th id="282">282</th><td><i>  // value.</i></td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#111VT" title='VT' data-ref="111VT">VT</a>);</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">// Determine whether the type Ty is simple enough to be handled by</i></td></tr>
<tr><th id="287">287</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">// fast-isel as a load target, and return its equivalent machine type in VT.</i></td></tr>
<tr><th id="288">288</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-type='bool (anonymous namespace)::PPCFastISel::isLoadTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="113Ty" title='Ty' data-type='llvm::Type *' data-ref="113Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col4 decl" id="114VT" title='VT' data-type='llvm::MVT &amp;' data-ref="114VT">VT</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col3 ref" href="#113Ty" title='Ty' data-ref="113Ty">Ty</a>, <span class='refarg'><a class="local col4 ref" href="#114VT" title='VT' data-ref="114VT">VT</a></span>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i>// If this is a type than can be sign or zero-extended to a basic operation</i></td></tr>
<tr><th id="292">292</th><td><i>  // go ahead and accept it now.</i></td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (<a class="local col4 ref" href="#114VT" title='VT' data-ref="114VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col4 ref" href="#114VT" title='VT' data-ref="114VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col4 ref" href="#114VT" title='VT' data-ref="114VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::PPCFastISel::isValueAvailable' data-type='bool (anonymous namespace)::PPCFastISel::isValueAvailable(const llvm::Value * V) const' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="115V" title='V' data-type='const llvm::Value *' data-ref="115V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>))</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="116I" title='I' data-type='const llvm::Instruction *' data-ref="116I">I</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>);</td></tr>
<tr><th id="305">305</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>;</td></tr>
<tr><th id="306">306</th><td>}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">// Given a value Obj, create an Address object Addr that represents its</i></td></tr>
<tr><th id="309">309</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">// address.  Return false if we can't handle it.</i></td></tr>
<tr><th id="310">310</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-type='bool (anonymous namespace)::PPCFastISel::PPCComputeAddress(const llvm::Value * Obj, Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="117Obj" title='Obj' data-type='const llvm::Value *' data-ref="117Obj">Obj</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col8 decl" id="118Addr" title='Addr' data-type='Address &amp;' data-ref="118Addr">Addr</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col9 decl" id="119U" title='U' data-type='const llvm::User *' data-ref="119U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="312">312</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120Opcode" title='Opcode' data-type='unsigned int' data-ref="120Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::OtherOps::UserOp1' data-ref="llvm::Instruction::OtherOps::UserOp1">UserOp1</a>;</td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="121I" title='I' data-type='const llvm::Instruction *' data-ref="121I"><a class="local col1 ref" href="#121I" title='I' data-ref="121I">I</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col7 ref" href="#117Obj" title='Obj' data-ref="117Obj">Obj</a>)) {</td></tr>
<tr><th id="314">314</th><td>    <i>// Don't walk into other basic blocks unless the object is an alloca from</i></td></tr>
<tr><th id="315">315</th><td><i>    // another block, otherwise it may not have a virtual register assigned.</i></td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *&gt;(<a class="local col7 ref" href="#117Obj" title='Obj' data-ref="117Obj">Obj</a>)) ||</td></tr>
<tr><th id="317">317</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col1 ref" href="#121I" title='I' data-ref="121I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>) {</td></tr>
<tr><th id="318">318</th><td>      <a class="local col0 ref" href="#120Opcode" title='Opcode' data-ref="120Opcode">Opcode</a> = <a class="local col1 ref" href="#121I" title='I' data-ref="121I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="319">319</th><td>      <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a> = <a class="local col1 ref" href="#121I" title='I' data-ref="121I">I</a>;</td></tr>
<tr><th id="320">320</th><td>    }</td></tr>
<tr><th id="321">321</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a> *<dfn class="local col2 decl" id="122C" title='C' data-type='const llvm::ConstantExpr *' data-ref="122C"><a class="local col2 ref" href="#122C" title='C' data-ref="122C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>&gt;(<a class="local col7 ref" href="#117Obj" title='Obj' data-ref="117Obj">Obj</a>)) {</td></tr>
<tr><th id="322">322</th><td>    <a class="local col0 ref" href="#120Opcode" title='Opcode' data-ref="120Opcode">Opcode</a> = <a class="local col2 ref" href="#122C" title='C' data-ref="122C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="323">323</th><td>    <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a> = <a class="local col2 ref" href="#122C" title='C' data-ref="122C">C</a>;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>switch</b> (<a class="local col0 ref" href="#120Opcode" title='Opcode' data-ref="120Opcode">Opcode</a>) {</td></tr>
<tr><th id="327">327</th><td>    <b>default</b>:</td></tr>
<tr><th id="328">328</th><td>      <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::CastOps::BitCast' data-ref="llvm::Instruction::CastOps::BitCast">BitCast</a>:</td></tr>
<tr><th id="330">330</th><td>      <i>// Look through bitcasts.</i></td></tr>
<tr><th id="331">331</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a></span>);</td></tr>
<tr><th id="332">332</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::CastOps::IntToPtr' data-ref="llvm::Instruction::CastOps::IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="333">333</th><td>      <i>// Look past no-op inttoptrs.</i></td></tr>
<tr><th id="334">334</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="335">335</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="336">336</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a></span>);</td></tr>
<tr><th id="337">337</th><td>      <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::CastOps::PtrToInt' data-ref="llvm::Instruction::CastOps::PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="339">339</th><td>      <i>// Look past no-op ptrtoints.</i></td></tr>
<tr><th id="340">340</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="341">341</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a></span>);</td></tr>
<tr><th id="342">342</th><td>      <b>break</b>;</td></tr>
<tr><th id="343">343</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#174" title='llvm::Instruction::MemoryOps::GetElementPtr' data-ref="llvm::Instruction::MemoryOps::GetElementPtr">GetElementPtr</a>: {</td></tr>
<tr><th id="344">344</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col3 decl" id="123SavedAddr" title='SavedAddr' data-type='Address' data-ref="123SavedAddr">SavedAddr</dfn> = <a class="tu ref fake" href="#66" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1ERKS0_"></a><a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>;</td></tr>
<tr><th id="345">345</th><td>      <em>long</em> <dfn class="local col4 decl" id="124TmpOffset" title='TmpOffset' data-type='long' data-ref="124TmpOffset">TmpOffset</dfn> = <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>      <i>// Iterate through the GEP folding the constants into offsets where</i></td></tr>
<tr><th id="348">348</th><td><i>      // we can.</i></td></tr>
<tr><th id="349">349</th><td>      <a class="typedef" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#llvm::gep_type_iterator" title='llvm::gep_type_iterator' data-type='generic_gep_type_iterator&lt;&gt;' data-ref="llvm::gep_type_iterator">gep_type_iterator</a> <dfn class="local col5 decl" id="125GTI" title='GTI' data-type='gep_type_iterator' data-ref="125GTI">GTI</dfn> = <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm14gep_type_beginEPKNS_4UserE" title='llvm::gep_type_begin' data-ref="_ZN4llvm14gep_type_beginEPKNS_4UserE">gep_type_begin</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>);</td></tr>
<tr><th id="350">350</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a>::<a class="typedef" href="../../../include/llvm/IR/User.h.html#llvm::User::const_op_iterator" title='llvm::User::const_op_iterator' data-type='const llvm::Use *' data-ref="llvm::User::const_op_iterator">const_op_iterator</a> <dfn class="local col6 decl" id="126II" title='II' data-type='User::const_op_iterator' data-ref="126II">II</dfn> = <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8op_beginEv" title='llvm::User::op_begin' data-ref="_ZNK4llvm4User8op_beginEv">op_begin</a>() + <var>1</var>, <dfn class="local col7 decl" id="127IE" title='IE' data-type='User::const_op_iterator' data-ref="127IE">IE</dfn> = <a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User6op_endEv" title='llvm::User::op_end' data-ref="_ZNK4llvm4User6op_endEv">op_end</a>();</td></tr>
<tr><th id="351">351</th><td>           <a class="local col6 ref" href="#126II" title='II' data-ref="126II">II</a> != <a class="local col7 ref" href="#127IE" title='IE' data-ref="127IE">IE</a>; ++<a class="local col6 ref" href="#126II" title='II' data-ref="126II">II</a>, <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm25generic_gep_type_iteratorppEv" title='llvm::generic_gep_type_iterator::operator++' data-ref="_ZN4llvm25generic_gep_type_iteratorppEv">++</a><a class="local col5 ref" href="#125GTI" title='GTI' data-ref="125GTI">GTI</a>) {</td></tr>
<tr><th id="352">352</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="128Op" title='Op' data-type='const llvm::Value *' data-ref="128Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv"></a>*<a class="local col6 ref" href="#126II" title='II' data-ref="126II">II</a>;</td></tr>
<tr><th id="353">353</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType">StructType</a> *<dfn class="local col9 decl" id="129STy" title='STy' data-type='llvm::StructType *' data-ref="129STy"><a class="local col9 ref" href="#129STy" title='STy' data-ref="129STy">STy</a></dfn> = <a class="local col5 ref" href="#125GTI" title='GTI' data-ref="125GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" title='llvm::generic_gep_type_iterator::getStructTypeOrNull' data-ref="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv">getStructTypeOrNull</a>()) {</td></tr>
<tr><th id="354">354</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::StructLayout" title='llvm::StructLayout' data-ref="llvm::StructLayout">StructLayout</a> *<dfn class="local col0 decl" id="130SL" title='SL' data-type='const llvm::StructLayout *' data-ref="130SL">SL</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" title='llvm::DataLayout::getStructLayout' data-ref="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE">getStructLayout</a>(<a class="local col9 ref" href="#129STy" title='STy' data-ref="129STy">STy</a>);</td></tr>
<tr><th id="355">355</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="131Idx" title='Idx' data-type='unsigned int' data-ref="131Idx">Idx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="356">356</th><td>          <a class="local col4 ref" href="#124TmpOffset" title='TmpOffset' data-ref="124TmpOffset">TmpOffset</a> += <a class="local col0 ref" href="#130SL" title='SL' data-ref="130SL">SL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm12StructLayout16getElementOffsetEj" title='llvm::StructLayout::getElementOffset' data-ref="_ZNK4llvm12StructLayout16getElementOffsetEj">getElementOffset</a>(<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>);</td></tr>
<tr><th id="357">357</th><td>        } <b>else</b> {</td></tr>
<tr><th id="358">358</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="132S" title='S' data-type='uint64_t' data-ref="132S">S</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col5 ref" href="#125GTI" title='GTI' data-ref="125GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" title='llvm::generic_gep_type_iterator::getIndexedType' data-ref="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv">getIndexedType</a>());</td></tr>
<tr><th id="359">359</th><td>          <b>for</b> (;;) {</td></tr>
<tr><th id="360">360</th><td>            <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col3 decl" id="133CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="133CI"><a class="local col3 ref" href="#133CI" title='CI' data-ref="133CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>)) {</td></tr>
<tr><th id="361">361</th><td>              <i>// Constant-offset addressing.</i></td></tr>
<tr><th id="362">362</th><td>              <a class="local col4 ref" href="#124TmpOffset" title='TmpOffset' data-ref="124TmpOffset">TmpOffset</a> += <a class="local col3 ref" href="#133CI" title='CI' data-ref="133CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col2 ref" href="#132S" title='S' data-ref="132S">S</a>;</td></tr>
<tr><th id="363">363</th><td>              <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>            }</td></tr>
<tr><th id="365">365</th><td>            <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::canFoldAddIntoGEP' data-ref="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE">canFoldAddIntoGEP</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>, <a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>)) {</td></tr>
<tr><th id="366">366</th><td>              <i>// A compatible add with a constant operand. Fold the constant.</i></td></tr>
<tr><th id="367">367</th><td>              <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col4 decl" id="134CI" title='CI' data-type='llvm::ConstantInt *' data-ref="134CI">CI</dfn> =</td></tr>
<tr><th id="368">368</th><td>              <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="369">369</th><td>              <a class="local col4 ref" href="#124TmpOffset" title='TmpOffset' data-ref="124TmpOffset">TmpOffset</a> += <a class="local col4 ref" href="#134CI" title='CI' data-ref="134CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col2 ref" href="#132S" title='S' data-ref="132S">S</a>;</td></tr>
<tr><th id="370">370</th><td>              <i>// Iterate on the other operand.</i></td></tr>
<tr><th id="371">371</th><td>              <a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="372">372</th><td>              <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td>            }</td></tr>
<tr><th id="374">374</th><td>            <i>// Unsupported</i></td></tr>
<tr><th id="375">375</th><td>            <b>goto</b> <a class="lbl" href="#135unsupported_gep" data-ref="135unsupported_gep">unsupported_gep</a>;</td></tr>
<tr><th id="376">376</th><td>          }</td></tr>
<tr><th id="377">377</th><td>        }</td></tr>
<tr><th id="378">378</th><td>      }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>      <i>// Try to grab the base operand now.</i></td></tr>
<tr><th id="381">381</th><td>      <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = <a class="local col4 ref" href="#124TmpOffset" title='TmpOffset' data-ref="124TmpOffset">TmpOffset</a>;</td></tr>
<tr><th id="382">382</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col9 ref" href="#119U" title='U' data-ref="119U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a></span>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>      <i>// We failed, restore everything and try the other options.</i></td></tr>
<tr><th id="385">385</th><td>      <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a> <a class="tu ref" href="#66" title='(anonymous namespace)::Address::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressaSERKS0_">=</a> <a class="local col3 ref" href="#123SavedAddr" title='SavedAddr' data-ref="123SavedAddr">SavedAddr</a>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>      <dfn class="lbl" id="135unsupported_gep" data-ref="135unsupported_gep">unsupported_gep</dfn>:</td></tr>
<tr><th id="388">388</th><td>      <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>    }</td></tr>
<tr><th id="390">390</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#171" title='llvm::Instruction::MemoryOps::Alloca' data-ref="llvm::Instruction::MemoryOps::Alloca">Alloca</a>: {</td></tr>
<tr><th id="391">391</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col6 decl" id="136AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="136AI">AI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col7 ref" href="#117Obj" title='Obj' data-ref="117Obj">Obj</a>);</td></tr>
<tr><th id="392">392</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>*, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864">iterator</a> <dfn class="local col7 decl" id="137SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="137SI">SI</dfn> =</td></tr>
<tr><th id="393">393</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#136AI" title='AI' data-ref="136AI">AI</a>);</td></tr>
<tr><th id="394">394</th><td>      <b>if</b> (<a class="local col7 ref" href="#137SI" title='SI' data-ref="137SI">SI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="395">395</th><td>        <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="396">396</th><td>        <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a> = <a class="local col7 ref" href="#137SI" title='SI' data-ref="137SI">SI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::AllocaInst *, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="397">397</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="398">398</th><td>      }</td></tr>
<tr><th id="399">399</th><td>      <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>    }</td></tr>
<tr><th id="401">401</th><td>  }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i>// FIXME: References to parameters fall through to the behavior</i></td></tr>
<tr><th id="404">404</th><td><i>  // below.  They should be able to reference a frame index since</i></td></tr>
<tr><th id="405">405</th><td><i>  // they are stored to the stack, so we can get "ld rx, offset(r1)"</i></td></tr>
<tr><th id="406">406</th><td><i>  // instead of "addi ry, r1, offset / ld rx, 0(ry)".  Obj will</i></td></tr>
<tr><th id="407">407</th><td><i>  // just contain the parameter.  Try to handle this with a FI.</i></td></tr>
<tr><th id="408">408</th><td><i></i></td></tr>
<tr><th id="409">409</th><td><i>  // Try to get this in a register if nothing else has worked.</i></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="411">411</th><td>    <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#117Obj" title='Obj' data-ref="117Obj">Obj</a>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Prevent assignment of base register to X0, which is inappropriate</i></td></tr>
<tr><th id="414">414</th><td><i>  // for loads and stores alike.</i></td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (Addr.Base.Reg != <var>0</var>)</td></tr>
<tr><th id="416">416</th><td>    MRI.setRegClass(Addr.Base.Reg, &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="local col8 ref" href="#118Addr" title='Addr' data-ref="118Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> != <var>0</var>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">// Fix up some addresses that can't be used directly.  For example, if</i></td></tr>
<tr><th id="422">422</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">// an offset won't fit in an instruction field, we may need to move it</i></td></tr>
<tr><th id="423">423</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">// into an index register.</i></td></tr>
<tr><th id="424">424</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj" title='(anonymous namespace)::PPCFastISel::PPCSimplifyAddress' data-type='void (anonymous namespace)::PPCFastISel::PPCSimplifyAddress(Address &amp; Addr, bool &amp; UseOffset, unsigned int &amp; IndexReg)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">PPCSimplifyAddress</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col8 decl" id="138Addr" title='Addr' data-type='Address &amp;' data-ref="138Addr">Addr</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="139UseOffset" title='UseOffset' data-type='bool &amp;' data-ref="139UseOffset">UseOffset</dfn>,</td></tr>
<tr><th id="425">425</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col0 decl" id="140IndexReg" title='IndexReg' data-type='unsigned int &amp;' data-ref="140IndexReg">IndexReg</dfn>) {</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <i>// Check whether the offset fits in the instruction field.</i></td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#138Addr" title='Addr' data-ref="138Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>))</td></tr>
<tr><th id="429">429</th><td>    <a class="local col9 ref" href="#139UseOffset" title='UseOffset' data-ref="139UseOffset">UseOffset</a> = <b>false</b>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i>// If this is a stack pointer and the offset needs to be simplified then</i></td></tr>
<tr><th id="432">432</th><td><i>  // put the alloca address into a register, set the base type back to</i></td></tr>
<tr><th id="433">433</th><td><i>  // register and continue. This should almost never happen.</i></td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139UseOffset" title='UseOffset' data-ref="139UseOffset">UseOffset</a> &amp;&amp; <a class="local col8 ref" href="#138Addr" title='Addr' data-ref="138Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> == <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) {</td></tr>
<tr><th id="435">435</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="141ResultReg" title='ResultReg' data-type='unsigned int' data-ref="141ResultReg">ResultReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="436">436</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>),</td></tr>
<tr><th id="437">437</th><td>            ResultReg).addFrameIndex(Addr.Base.FI).addImm(<var>0</var>);</td></tr>
<tr><th id="438">438</th><td>    Addr.Base.Reg = ResultReg;</td></tr>
<tr><th id="439">439</th><td>    <a class="local col8 ref" href="#138Addr" title='Addr' data-ref="138Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</a>;</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139UseOffset" title='UseOffset' data-ref="139UseOffset">UseOffset</a>) {</td></tr>
<tr><th id="443">443</th><td>    <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType">IntegerType</a> *<dfn class="local col2 decl" id="142OffsetTy" title='OffsetTy' data-type='llvm::IntegerType *' data-ref="142OffsetTy">OffsetTy</dfn> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" title='llvm::Type::getInt64Ty' data-ref="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE">getInt64Ty</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a></span>);</td></tr>
<tr><th id="444">444</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col3 decl" id="143Offset" title='Offset' data-type='const llvm::ConstantInt *' data-ref="143Offset">Offset</dfn> =</td></tr>
<tr><th id="445">445</th><td>      <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt9getSignedEPNS_11IntegerTypeEl" title='llvm::ConstantInt::getSigned' data-ref="_ZN4llvm11ConstantInt9getSignedEPNS_11IntegerTypeEl">getSigned</a>(<a class="local col2 ref" href="#142OffsetTy" title='OffsetTy' data-ref="142OffsetTy">OffsetTy</a>, (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)(<a class="local col8 ref" href="#138Addr" title='Addr' data-ref="138Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>));</td></tr>
<tr><th id="446">446</th><td>    <a class="local col0 ref" href="#140IndexReg" title='IndexReg' data-ref="140IndexReg">IndexReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb" title='(anonymous namespace)::PPCFastISel::PPCMaterializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">PPCMaterializeInt</a>(<a class="local col3 ref" href="#143Offset" title='Offset' data-ref="143Offset">Offset</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="447">447</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexReg &amp;&amp; &quot;Unexpected error in PPCMaterializeInt!&quot;) ? void (0) : __assert_fail (&quot;IndexReg &amp;&amp; \&quot;Unexpected error in PPCMaterializeInt!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140IndexReg" title='IndexReg' data-ref="140IndexReg">IndexReg</a> &amp;&amp; <q>"Unexpected error in PPCMaterializeInt!"</q>);</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">// Emit a load instruction if possible, returning true if we succeeded,</i></td></tr>
<tr><th id="452">452</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">// otherwise false.  See commentary below for how the register class of</i></td></tr>
<tr><th id="453">453</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">// the load is determined.</i></td></tr>
<tr><th id="454">454</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj" title='(anonymous namespace)::PPCFastISel::PPCEmitLoad' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitLoad(llvm::MVT VT, unsigned int &amp; ResultReg, Address &amp; Addr, const llvm::TargetRegisterClass * RC, bool IsZExt = true, unsigned int FP64LoadOpc = &lt;null expr&gt;)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">PPCEmitLoad</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="144VT" title='VT' data-type='llvm::MVT' data-ref="144VT">VT</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="145ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="145ResultReg">ResultReg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col6 decl" id="146Addr" title='Addr' data-type='Address &amp;' data-ref="146Addr">Addr</dfn>,</td></tr>
<tr><th id="455">455</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="147RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="147RC">RC</dfn>,</td></tr>
<tr><th id="456">456</th><td>                              <em>bool</em> <dfn class="local col8 decl" id="148IsZExt" title='IsZExt' data-type='bool' data-ref="148IsZExt">IsZExt</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149FP64LoadOpc" title='FP64LoadOpc' data-type='unsigned int' data-ref="149FP64LoadOpc">FP64LoadOpc</dfn>) {</td></tr>
<tr><th id="457">457</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150Opc" title='Opc' data-type='unsigned int' data-ref="150Opc">Opc</dfn>;</td></tr>
<tr><th id="458">458</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151UseOffset" title='UseOffset' data-type='bool' data-ref="151UseOffset">UseOffset</dfn> = <b>true</b>;</td></tr>
<tr><th id="459">459</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152HasSPE" title='HasSPE' data-type='bool' data-ref="152HasSPE">HasSPE</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>();</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// If ResultReg is given, it determines the register class of the load.</i></td></tr>
<tr><th id="462">462</th><td><i>  // Otherwise, RC is the register class to use.  If the result of the</i></td></tr>
<tr><th id="463">463</th><td><i>  // load isn't anticipated in this block, both may be zero, in which</i></td></tr>
<tr><th id="464">464</th><td><i>  // case we must make a conservative guess.  In particular, don't assign</i></td></tr>
<tr><th id="465">465</th><td><i>  // R0 or X0 to the result register, as the result may be used in a load,</i></td></tr>
<tr><th id="466">466</th><td><i>  // store, add-immediate, or isel that won't permit this.  (Though</i></td></tr>
<tr><th id="467">467</th><td><i>  // perhaps the spill and reload of live-exit values would handle this?)</i></td></tr>
<tr><th id="468">468</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="153UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="153UseRC">UseRC</dfn> =</td></tr>
<tr><th id="469">469</th><td>    (ResultReg ? MRI.getRegClass(ResultReg) :</td></tr>
<tr><th id="470">470</th><td>     (RC ? RC :</td></tr>
<tr><th id="471">471</th><td>      (VT == MVT::f64 ? (HasSPE ? &amp;PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>) :</td></tr>
<tr><th id="472">472</th><td>       (VT == MVT::f32 ? (HasSPE ? &amp;PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>) :</td></tr>
<tr><th id="473">473</th><td>        (VT == MVT::i64 ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span> :</td></tr>
<tr><th id="474">474</th><td>         &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>)))));</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <em>bool</em> <dfn class="local col4 decl" id="154Is32BitInt" title='Is32BitInt' data-type='bool' data-ref="154Is32BitInt">Is32BitInt</dfn> = UseRC-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <b>switch</b> (<a class="local col4 ref" href="#144VT" title='VT' data-ref="144VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="479">479</th><td>    <b>default</b>: <i>// e.g., vector types not handled</i></td></tr>
<tr><th id="480">480</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="482">482</th><td>      Opc = Is32BitInt ? PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span> : PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>;</td></tr>
<tr><th id="483">483</th><td>      <b>break</b>;</td></tr>
<tr><th id="484">484</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="485">485</th><td>      Opc = (IsZExt ? (Is32BitInt ? PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span> : PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>)</td></tr>
<tr><th id="486">486</th><td>                    : (Is32BitInt ? PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span> : PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>));</td></tr>
<tr><th id="487">487</th><td>      <b>break</b>;</td></tr>
<tr><th id="488">488</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="489">489</th><td>      Opc = (IsZExt ? (Is32BitInt ? PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span> : PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span>)</td></tr>
<tr><th id="490">490</th><td>                    : (Is32BitInt ? PPC::<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;">LWA_32</span> : PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>));</td></tr>
<tr><th id="491">491</th><td>      <b>if</b> ((Opc == PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span> || Opc == PPC::<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;">LWA_32</span>) &amp;&amp; ((Addr.Offset &amp; <var>3</var>) != <var>0</var>))</td></tr>
<tr><th id="492">492</th><td>        <a class="local col1 ref" href="#151UseOffset" title='UseOffset' data-ref="151UseOffset">UseOffset</a> = <b>false</b>;</td></tr>
<tr><th id="493">493</th><td>      <b>break</b>;</td></tr>
<tr><th id="494">494</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="495">495</th><td>      Opc = PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>;</td></tr>
<tr><th id="496">496</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseRC-&gt;hasSuperClassEq(&amp;PPC::G8RCRegClass) &amp;&amp; &quot;64-bit load with 32-bit target??&quot;) ? void (0) : __assert_fail (&quot;UseRC-&gt;hasSuperClassEq(&amp;PPC::G8RCRegClass) &amp;&amp; \&quot;64-bit load with 32-bit target??\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 497, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(UseRC-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="497">497</th><td>             <q>"64-bit load with 32-bit target??"</q>);</td></tr>
<tr><th id="498">498</th><td>      <a class="local col1 ref" href="#151UseOffset" title='UseOffset' data-ref="151UseOffset">UseOffset</a> = ((<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &amp; <var>3</var>) == <var>0</var>);</td></tr>
<tr><th id="499">499</th><td>      <b>break</b>;</td></tr>
<tr><th id="500">500</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="501">501</th><td>      Opc = PPCSubTarget-&gt;hasSPE() ? PPC::<span class='error' title="no member named &apos;SPELWZ&apos; in namespace &apos;llvm::PPC&apos;">SPELWZ</span> : PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>;</td></tr>
<tr><th id="502">502</th><td>      <b>break</b>;</td></tr>
<tr><th id="503">503</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="504">504</th><td>      <a class="local col0 ref" href="#150Opc" title='Opc' data-ref="150Opc">Opc</a> = <a class="local col9 ref" href="#149FP64LoadOpc" title='FP64LoadOpc' data-ref="149FP64LoadOpc">FP64LoadOpc</a>;</td></tr>
<tr><th id="505">505</th><td>      <b>break</b>;</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// If necessary, materialize the offset into a register and use</i></td></tr>
<tr><th id="509">509</th><td><i>  // the indexed form.  Also handle stack pointers with special needs.</i></td></tr>
<tr><th id="510">510</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="155IndexReg" title='IndexReg' data-type='unsigned int' data-ref="155IndexReg">IndexReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="511">511</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj" title='(anonymous namespace)::PPCFastISel::PPCSimplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">PPCSimplifyAddress</a>(<span class='refarg'><a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a></span>, <span class='refarg'><a class="local col1 ref" href="#151UseOffset" title='UseOffset' data-ref="151UseOffset">UseOffset</a></span>, <span class='refarg'><a class="local col5 ref" href="#155IndexReg" title='IndexReg' data-ref="155IndexReg">IndexReg</a></span>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// If this is a potential VSX load with an offset of 0, a VSX indexed load can</i></td></tr>
<tr><th id="514">514</th><td><i>  // be used.</i></td></tr>
<tr><th id="515">515</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156IsVSSRC" title='IsVSSRC' data-type='bool' data-ref="156IsVSSRC">IsVSSRC</dfn> = isVSSRCRegClass(UseRC);</td></tr>
<tr><th id="516">516</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157IsVSFRC" title='IsVSFRC' data-type='bool' data-ref="157IsVSFRC">IsVSFRC</dfn> = isVSFRCRegClass(UseRC);</td></tr>
<tr><th id="517">517</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158Is32VSXLoad" title='Is32VSXLoad' data-type='bool' data-ref="158Is32VSXLoad">Is32VSXLoad</dfn> = IsVSSRC &amp;&amp; Opc == PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>;</td></tr>
<tr><th id="518">518</th><td>  <em>bool</em> <dfn class="local col9 decl" id="159Is64VSXLoad" title='Is64VSXLoad' data-type='bool' data-ref="159Is64VSXLoad">Is64VSXLoad</dfn> = IsVSFRC &amp;&amp; Opc == PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>;</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> ((Is32VSXLoad || Is64VSXLoad) &amp;&amp;</td></tr>
<tr><th id="520">520</th><td>      (Addr.BaseType != Address::FrameIndexBase) &amp;&amp; UseOffset &amp;&amp;</td></tr>
<tr><th id="521">521</th><td>      (Addr.Offset == <var>0</var>)) {</td></tr>
<tr><th id="522">522</th><td>    <a class="local col1 ref" href="#151UseOffset" title='UseOffset' data-ref="151UseOffset">UseOffset</a> = <b>false</b>;</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (ResultReg == <var>0</var>)</td></tr>
<tr><th id="526">526</th><td>    ResultReg = createResultReg(UseRC);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// Note: If we still have a frame index here, we know the offset is</i></td></tr>
<tr><th id="529">529</th><td><i>  // in range, as otherwise PPCSimplifyAddress would have converted it</i></td></tr>
<tr><th id="530">530</th><td><i>  // into a RegBase.</i></td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> == <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) {</td></tr>
<tr><th id="532">532</th><td>    <i>// VSX only provides an indexed load.</i></td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (Is32VSXLoad || Is64VSXLoad) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="160MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="160MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="536">536</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>,</td></tr>
<tr><th id="537">537</th><td>                                          <a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>),</td></tr>
<tr><th id="538">538</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>),</td></tr>
<tr><th id="539">539</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>));</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#150Opc" title='Opc' data-ref="150Opc">Opc</a>), <a class="local col5 ref" href="#145ResultReg" title='ResultReg' data-ref="145ResultReg">ResultReg</a>)</td></tr>
<tr><th id="542">542</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#160MMO" title='MMO' data-ref="160MMO">MMO</a>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// Base reg with offset in range.</i></td></tr>
<tr><th id="545">545</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#151UseOffset" title='UseOffset' data-ref="151UseOffset">UseOffset</a>) {</td></tr>
<tr><th id="546">546</th><td>    <i>// VSX only provides an indexed load.</i></td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (Is32VSXLoad || Is64VSXLoad) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#150Opc" title='Opc' data-ref="150Opc">Opc</a>), <a class="local col5 ref" href="#145ResultReg" title='ResultReg' data-ref="145ResultReg">ResultReg</a>)</td></tr>
<tr><th id="550">550</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i>// Indexed form.</i></td></tr>
<tr><th id="553">553</th><td>  } <b>else</b> {</td></tr>
<tr><th id="554">554</th><td>    <i>// Get the RR opcode corresponding to the RI one.  FIXME: It would be</i></td></tr>
<tr><th id="555">555</th><td><i>    // preferable to use the ImmToIdxMap from PPCRegisterInfo.cpp, but it</i></td></tr>
<tr><th id="556">556</th><td><i>    // is hard to get at.</i></td></tr>
<tr><th id="557">557</th><td>    <b>switch</b> (Opc) {</td></tr>
<tr><th id="558">558</th><td>      <b>default</b>:        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 558)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="559">559</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>:    Opc = PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>;    <b>break</b>;</td></tr>
<tr><th id="560">560</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>:   Opc = PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>;   <b>break</b>;</td></tr>
<tr><th id="561">561</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>:    Opc = PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>;    <b>break</b>;</td></tr>
<tr><th id="562">562</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>:   Opc = PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>;   <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span>:    Opc = PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>;    <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>:   Opc = PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>;   <b>break</b>;</td></tr>
<tr><th id="565">565</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>:    Opc = PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>;    <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span>:   Opc = PPC::<span class='error' title="no member named &apos;LWZX8&apos; in namespace &apos;llvm::PPC&apos;">LWZX8</span>;   <b>break</b>;</td></tr>
<tr><th id="567">567</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>:    Opc = PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>;    <b>break</b>;</td></tr>
<tr><th id="568">568</th><td>      <b>case</b> <span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;Lo_32&apos;?">PPC</span>::<span class='error' title="value of type &apos;uint32_t (uint64_t)&apos; (aka &apos;unsigned int (unsigned long)&apos;) is not implicitly convertible to &apos;unsigned int&apos;">LWA_32</span>: Opc = PPC::<span class='error' title="no member named &apos;LWAX_32&apos; in namespace &apos;llvm::PPC&apos;">LWAX_32</span>; <b>break</b>;</td></tr>
<tr><th id="569">569</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>:     Opc = PPC::<span class='error' title="no member named &apos;LDX&apos; in namespace &apos;llvm::PPC&apos;">LDX</span>;     <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>:    Opc = IsVSSRC ? PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span> : PPC::<span class='error' title="no member named &apos;LFSX&apos; in namespace &apos;llvm::PPC&apos;">LFSX</span>; <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>:    Opc = IsVSFRC ? PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span> : PPC::<span class='error' title="no member named &apos;LFDX&apos; in namespace &apos;llvm::PPC&apos;">LFDX</span>; <b>break</b>;</td></tr>
<tr><th id="572">572</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span>:  Opc = PPC::<span class='error' title="no member named &apos;EVLDDX&apos; in namespace &apos;llvm::PPC&apos;">EVLDDX</span>;  <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;SPELWZ&apos; in namespace &apos;llvm::PPC&apos;">SPELWZ</span>: Opc = PPC::<span class='error' title="no member named &apos;SPELWZX&apos; in namespace &apos;llvm::PPC&apos;">SPELWZX</span>;    <b>break</b>;</td></tr>
<tr><th id="574">574</th><td>    }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <em>auto</em> <dfn class="local col1 decl" id="161MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="161MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#150Opc" title='Opc' data-ref="150Opc">Opc</a>),</td></tr>
<tr><th id="577">577</th><td>                       <a class="local col5 ref" href="#145ResultReg" title='ResultReg' data-ref="145ResultReg">ResultReg</a>);</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>    <i>// If we have an index register defined we use it in the store inst,</i></td></tr>
<tr><th id="580">580</th><td><i>    // otherwise we use X0 as base as it makes the vector instructions to</i></td></tr>
<tr><th id="581">581</th><td><i>    // use zero in the computation of the effective address regardless the</i></td></tr>
<tr><th id="582">582</th><td><i>    // content of the register.</i></td></tr>
<tr><th id="583">583</th><td>    <b>if</b> (<a class="local col5 ref" href="#155IndexReg" title='IndexReg' data-ref="155IndexReg">IndexReg</a>)</td></tr>
<tr><th id="584">584</th><td>      <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#146Addr" title='Addr' data-ref="146Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#155IndexReg" title='IndexReg' data-ref="155IndexReg">IndexReg</a>);</td></tr>
<tr><th id="585">585</th><td>    <b>else</b></td></tr>
<tr><th id="586">586</th><td>      MIB.addReg(PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span>).addReg(Addr.Base.Reg);</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE">// Attempt to fast-select a load instruction.</i></td></tr>
<tr><th id="593">593</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectLoad' data-type='bool (anonymous namespace)::PPCFastISel::SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="162I" title='I' data-type='const llvm::Instruction *' data-ref="162I">I</dfn>) {</td></tr>
<tr><th id="594">594</th><td>  <i>// FIXME: No atomic loads are supported.</i></td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a>&gt;(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col3 decl" id="163VT" title='VT' data-type='llvm::MVT' data-ref="163VT">VT</dfn>;</td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col3 ref" href="#163VT" title='VT' data-ref="163VT">VT</a></span>))</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col4 decl" id="164Addr" title='Addr' data-type='Address' data-ref="164Addr">Addr</dfn>;</td></tr>
<tr><th id="605">605</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col4 ref" href="#164Addr" title='Addr' data-ref="164Addr">Addr</a></span>))</td></tr>
<tr><th id="606">606</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <i>// Look at the currently assigned register for this instruction</i></td></tr>
<tr><th id="609">609</th><td><i>  // to determine the required register class.  This is necessary</i></td></tr>
<tr><th id="610">610</th><td><i>  // to constrain RA from using R0/X0 when this is not legal.</i></td></tr>
<tr><th id="611">611</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165AssignedReg" title='AssignedReg' data-type='unsigned int' data-ref="165AssignedReg">AssignedReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::ValueMap" title='llvm::FunctionLoweringInfo::ValueMap' data-ref="llvm::FunctionLoweringInfo::ValueMap">ValueMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>]</a>;</td></tr>
<tr><th id="612">612</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="166RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="166RC">RC</dfn> =</td></tr>
<tr><th id="613">613</th><td>    <a class="local col5 ref" href="#165AssignedReg" title='AssignedReg' data-ref="165AssignedReg">AssignedReg</a> ? <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#165AssignedReg" title='AssignedReg' data-ref="165AssignedReg">AssignedReg</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167ResultReg" title='ResultReg' data-type='unsigned int' data-ref="167ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (!PPCEmitLoad(VT, ResultReg, Addr, RC, <b>true</b>,</td></tr>
<tr><th id="617">617</th><td>      PPCSubTarget-&gt;hasSPE() ? PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span> : PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>))</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="619">619</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>, <a class="local col7 ref" href="#167ResultReg" title='ResultReg' data-ref="167ResultReg">ResultReg</a>);</td></tr>
<tr><th id="620">620</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="621">621</th><td>}</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">// Emit a store instruction to store SrcReg at Addr.</i></td></tr>
<tr><th id="624">624</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCEmitStore' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitStore(llvm::MVT VT, unsigned int SrcReg, Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">PPCEmitStore</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="168VT" title='VT' data-type='llvm::MVT' data-ref="168VT">VT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="169SrcReg" title='SrcReg' data-type='unsigned int' data-ref="169SrcReg">SrcReg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col0 decl" id="170Addr" title='Addr' data-type='Address &amp;' data-ref="170Addr">Addr</dfn>) {</td></tr>
<tr><th id="625">625</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcReg &amp;&amp; &quot;Nothing to store!&quot;) ? void (0) : __assert_fail (&quot;SrcReg &amp;&amp; \&quot;Nothing to store!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 625, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169SrcReg" title='SrcReg' data-ref="169SrcReg">SrcReg</a> &amp;&amp; <q>"Nothing to store!"</q>);</td></tr>
<tr><th id="626">626</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171Opc" title='Opc' data-type='unsigned int' data-ref="171Opc">Opc</dfn>;</td></tr>
<tr><th id="627">627</th><td>  <em>bool</em> <dfn class="local col2 decl" id="172UseOffset" title='UseOffset' data-type='bool' data-ref="172UseOffset">UseOffset</dfn> = <b>true</b>;</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="173RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#169SrcReg" title='SrcReg' data-ref="169SrcReg">SrcReg</a>);</td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="local col4 decl" id="174Is32BitInt" title='Is32BitInt' data-type='bool' data-ref="174Is32BitInt">Is32BitInt</dfn> = RC-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>switch</b> (<a class="local col8 ref" href="#168VT" title='VT' data-ref="168VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="633">633</th><td>    <b>default</b>: <i>// e.g., vector types not handled</i></td></tr>
<tr><th id="634">634</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="636">636</th><td>      Opc = Is32BitInt ? PPC::<span class='error' title="no member named &apos;STB&apos; in namespace &apos;llvm::PPC&apos;">STB</span> : PPC::<span class='error' title="no member named &apos;STB8&apos; in namespace &apos;llvm::PPC&apos;">STB8</span>;</td></tr>
<tr><th id="637">637</th><td>      <b>break</b>;</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="639">639</th><td>      Opc = Is32BitInt ? PPC::<span class='error' title="no member named &apos;STH&apos; in namespace &apos;llvm::PPC&apos;">STH</span> : PPC::<span class='error' title="no member named &apos;STH8&apos; in namespace &apos;llvm::PPC&apos;">STH8</span>;</td></tr>
<tr><th id="640">640</th><td>      <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="642">642</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Is32BitInt &amp;&amp; &quot;Not GPRC for i32??&quot;) ? void (0) : __assert_fail (&quot;Is32BitInt &amp;&amp; \&quot;Not GPRC for i32??\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 642, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#174Is32BitInt" title='Is32BitInt' data-ref="174Is32BitInt">Is32BitInt</a> &amp;&amp; <q>"Not GPRC for i32??"</q>);</td></tr>
<tr><th id="643">643</th><td>      Opc = PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>;</td></tr>
<tr><th id="644">644</th><td>      <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="646">646</th><td>      Opc = PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>;</td></tr>
<tr><th id="647">647</th><td>      <a class="local col2 ref" href="#172UseOffset" title='UseOffset' data-ref="172UseOffset">UseOffset</a> = ((<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &amp; <var>3</var>) == <var>0</var>);</td></tr>
<tr><th id="648">648</th><td>      <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="650">650</th><td>      Opc = PPCSubTarget-&gt;hasSPE() ? PPC::<span class='error' title="no member named &apos;SPESTW&apos; in namespace &apos;llvm::PPC&apos;">SPESTW</span> : PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>;</td></tr>
<tr><th id="651">651</th><td>      <b>break</b>;</td></tr>
<tr><th id="652">652</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="653">653</th><td>      Opc = PPCSubTarget-&gt;hasSPE() ? PPC::<span class='error' title="no member named &apos;EVSTDD&apos; in namespace &apos;llvm::PPC&apos;">EVSTDD</span> : PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>;</td></tr>
<tr><th id="654">654</th><td>      <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>  }</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <i>// If necessary, materialize the offset into a register and use</i></td></tr>
<tr><th id="658">658</th><td><i>  // the indexed form.  Also handle stack pointers with special needs.</i></td></tr>
<tr><th id="659">659</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175IndexReg" title='IndexReg' data-type='unsigned int' data-ref="175IndexReg">IndexReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="660">660</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj" title='(anonymous namespace)::PPCFastISel::PPCSimplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18PPCSimplifyAddressERNS_7AddressERbRj">PPCSimplifyAddress</a>(<span class='refarg'><a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a></span>, <span class='refarg'><a class="local col2 ref" href="#172UseOffset" title='UseOffset' data-ref="172UseOffset">UseOffset</a></span>, <span class='refarg'><a class="local col5 ref" href="#175IndexReg" title='IndexReg' data-ref="175IndexReg">IndexReg</a></span>);</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i>// If this is a potential VSX store with an offset of 0, a VSX indexed store</i></td></tr>
<tr><th id="663">663</th><td><i>  // can be used.</i></td></tr>
<tr><th id="664">664</th><td>  <em>bool</em> <dfn class="local col6 decl" id="176IsVSSRC" title='IsVSSRC' data-type='bool' data-ref="176IsVSSRC">IsVSSRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSSRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSSRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSSRCRegClassEPKN4llvm19TargetRegisterClassE">isVSSRCRegClass</a>(<a class="local col3 ref" href="#173RC" title='RC' data-ref="173RC">RC</a>);</td></tr>
<tr><th id="665">665</th><td>  <em>bool</em> <dfn class="local col7 decl" id="177IsVSFRC" title='IsVSFRC' data-type='bool' data-ref="177IsVSFRC">IsVSFRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</a>(<a class="local col3 ref" href="#173RC" title='RC' data-ref="173RC">RC</a>);</td></tr>
<tr><th id="666">666</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178Is32VSXStore" title='Is32VSXStore' data-type='bool' data-ref="178Is32VSXStore">Is32VSXStore</dfn> = IsVSSRC &amp;&amp; Opc == PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>;</td></tr>
<tr><th id="667">667</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179Is64VSXStore" title='Is64VSXStore' data-type='bool' data-ref="179Is64VSXStore">Is64VSXStore</dfn> = IsVSFRC &amp;&amp; Opc == PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>;</td></tr>
<tr><th id="668">668</th><td>  <b>if</b> ((<a class="local col8 ref" href="#178Is32VSXStore" title='Is32VSXStore' data-ref="178Is32VSXStore">Is32VSXStore</a> || <a class="local col9 ref" href="#179Is64VSXStore" title='Is64VSXStore' data-ref="179Is64VSXStore">Is64VSXStore</a>) &amp;&amp;</td></tr>
<tr><th id="669">669</th><td>      (<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> != <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) &amp;&amp; <a class="local col2 ref" href="#172UseOffset" title='UseOffset' data-ref="172UseOffset">UseOffset</a> &amp;&amp;</td></tr>
<tr><th id="670">670</th><td>      (<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> == <var>0</var>)) {</td></tr>
<tr><th id="671">671</th><td>    <a class="local col2 ref" href="#172UseOffset" title='UseOffset' data-ref="172UseOffset">UseOffset</a> = <b>false</b>;</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// Note: If we still have a frame index here, we know the offset is</i></td></tr>
<tr><th id="675">675</th><td><i>  // in range, as otherwise PPCSimplifyAddress would have converted it</i></td></tr>
<tr><th id="676">676</th><td><i>  // into a RegBase.</i></td></tr>
<tr><th id="677">677</th><td>  <b>if</b> (<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> == <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) {</td></tr>
<tr><th id="678">678</th><td>    <i>// VSX only provides an indexed store.</i></td></tr>
<tr><th id="679">679</th><td>    <b>if</b> (<a class="local col8 ref" href="#178Is32VSXStore" title='Is32VSXStore' data-ref="178Is32VSXStore">Is32VSXStore</a> || <a class="local col9 ref" href="#179Is64VSXStore" title='Is64VSXStore' data-ref="179Is64VSXStore">Is64VSXStore</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="180MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="180MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="682">682</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>,</td></tr>
<tr><th id="683">683</th><td>                                          <a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>),</td></tr>
<tr><th id="684">684</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>),</td></tr>
<tr><th id="685">685</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>));</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#171Opc" title='Opc' data-ref="171Opc">Opc</a>))</td></tr>
<tr><th id="688">688</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#169SrcReg" title='SrcReg' data-ref="169SrcReg">SrcReg</a>)</td></tr>
<tr><th id="689">689</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>)</td></tr>
<tr><th id="690">690</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>)</td></tr>
<tr><th id="691">691</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#180MMO" title='MMO' data-ref="180MMO">MMO</a>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <i>// Base reg with offset in range.</i></td></tr>
<tr><th id="694">694</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#172UseOffset" title='UseOffset' data-ref="172UseOffset">UseOffset</a>) {</td></tr>
<tr><th id="695">695</th><td>    <i>// VSX only provides an indexed store.</i></td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (<a class="local col8 ref" href="#178Is32VSXStore" title='Is32VSXStore' data-ref="178Is32VSXStore">Is32VSXStore</a> || <a class="local col9 ref" href="#179Is64VSXStore" title='Is64VSXStore' data-ref="179Is64VSXStore">Is64VSXStore</a>)</td></tr>
<tr><th id="697">697</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#171Opc" title='Opc' data-ref="171Opc">Opc</a>))</td></tr>
<tr><th id="700">700</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#169SrcReg" title='SrcReg' data-ref="169SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i>// Indexed form.</i></td></tr>
<tr><th id="703">703</th><td>  } <b>else</b> {</td></tr>
<tr><th id="704">704</th><td>    <i>// Get the RR opcode corresponding to the RI one.  FIXME: It would be</i></td></tr>
<tr><th id="705">705</th><td><i>    // preferable to use the ImmToIdxMap from PPCRegisterInfo.cpp, but it</i></td></tr>
<tr><th id="706">706</th><td><i>    // is hard to get at.</i></td></tr>
<tr><th id="707">707</th><td>    <b>switch</b> (<a class="local col1 ref" href="#171Opc" title='Opc' data-ref="171Opc">Opc</a>) {</td></tr>
<tr><th id="708">708</th><td>      <b>default</b>:        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 708)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="709">709</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STB&apos; in namespace &apos;llvm::PPC&apos;">STB</span>:  Opc = PPC::<span class='error' title="no member named &apos;STBX&apos; in namespace &apos;llvm::PPC&apos;">STBX</span>;  <b>break</b>;</td></tr>
<tr><th id="710">710</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STH&apos; in namespace &apos;llvm::PPC&apos;">STH</span> : Opc = PPC::<span class='error' title="no member named &apos;STHX&apos; in namespace &apos;llvm::PPC&apos;">STHX</span>;  <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span> : Opc = PPC::<span class='error' title="no member named &apos;STWX&apos; in namespace &apos;llvm::PPC&apos;">STWX</span>;  <b>break</b>;</td></tr>
<tr><th id="712">712</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STB8&apos; in namespace &apos;llvm::PPC&apos;">STB8</span>: Opc = PPC::<span class='error' title="no member named &apos;STBX8&apos; in namespace &apos;llvm::PPC&apos;">STBX8</span>; <b>break</b>;</td></tr>
<tr><th id="713">713</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STH8&apos; in namespace &apos;llvm::PPC&apos;">STH8</span>: Opc = PPC::<span class='error' title="no member named &apos;STHX8&apos; in namespace &apos;llvm::PPC&apos;">STHX8</span>; <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STW8&apos; in namespace &apos;llvm::PPC&apos;">STW8</span>: Opc = PPC::<span class='error' title="no member named &apos;STWX8&apos; in namespace &apos;llvm::PPC&apos;">STWX8</span>; <b>break</b>;</td></tr>
<tr><th id="715">715</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>:  Opc = PPC::<span class='error' title="no member named &apos;STDX&apos; in namespace &apos;llvm::PPC&apos;">STDX</span>;  <b>break</b>;</td></tr>
<tr><th id="716">716</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>: Opc = IsVSSRC ? PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span> : PPC::<span class='error' title="no member named &apos;STFSX&apos; in namespace &apos;llvm::PPC&apos;">STFSX</span>; <b>break</b>;</td></tr>
<tr><th id="717">717</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>: Opc = IsVSFRC ? PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span> : PPC::<span class='error' title="no member named &apos;STFDX&apos; in namespace &apos;llvm::PPC&apos;">STFDX</span>; <b>break</b>;</td></tr>
<tr><th id="718">718</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EVSTDD&apos; in namespace &apos;llvm::PPC&apos;">EVSTDD</span>: Opc = PPC::<span class='error' title="no member named &apos;EVSTDDX&apos; in namespace &apos;llvm::PPC&apos;">EVSTDDX</span>; <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;SPESTW&apos; in namespace &apos;llvm::PPC&apos;">SPESTW</span>: Opc = PPC::<span class='error' title="no member named &apos;SPESTWX&apos; in namespace &apos;llvm::PPC&apos;">SPESTWX</span>; <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>    }</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <em>auto</em> <dfn class="local col1 decl" id="181MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="181MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#171Opc" title='Opc' data-ref="171Opc">Opc</a>))</td></tr>
<tr><th id="723">723</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#169SrcReg" title='SrcReg' data-ref="169SrcReg">SrcReg</a>);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>    <i>// If we have an index register defined we use it in the store inst,</i></td></tr>
<tr><th id="726">726</th><td><i>    // otherwise we use X0 as base as it makes the vector instructions to</i></td></tr>
<tr><th id="727">727</th><td><i>    // use zero in the computation of the effective address regardless the</i></td></tr>
<tr><th id="728">728</th><td><i>    // content of the register.</i></td></tr>
<tr><th id="729">729</th><td>    <b>if</b> (<a class="local col5 ref" href="#175IndexReg" title='IndexReg' data-ref="175IndexReg">IndexReg</a>)</td></tr>
<tr><th id="730">730</th><td>      <a class="local col1 ref" href="#181MIB" title='MIB' data-ref="181MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#170Addr" title='Addr' data-ref="170Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#175IndexReg" title='IndexReg' data-ref="175IndexReg">IndexReg</a>);</td></tr>
<tr><th id="731">731</th><td>    <b>else</b></td></tr>
<tr><th id="732">732</th><td>      MIB.addReg(PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span>).addReg(Addr.Base.Reg);</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="736">736</th><td>}</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE">// Attempt to fast-select a store instruction.</i></td></tr>
<tr><th id="739">739</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectStore' data-type='bool (anonymous namespace)::PPCFastISel::SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="182I" title='I' data-type='const llvm::Instruction *' data-ref="182I">I</dfn>) {</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="183Op0" title='Op0' data-type='llvm::Value *' data-ref="183Op0">Op0</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="741">741</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184SrcReg" title='SrcReg' data-type='unsigned int' data-ref="184SrcReg">SrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <i>// FIXME: No atomics loads are supported.</i></td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a>&gt;(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="748">748</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="185VT" title='VT' data-type='llvm::MVT' data-ref="185VT">VT</dfn>;</td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col3 ref" href="#183Op0" title='Op0' data-ref="183Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#185VT" title='VT' data-ref="185VT">VT</a></span>))</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <i>// Get the value to be stored into a register.</i></td></tr>
<tr><th id="753">753</th><td>  <a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#183Op0" title='Op0' data-ref="183Op0">Op0</a>);</td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (<a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg">SrcReg</a> == <var>0</var>)</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="758">758</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col6 decl" id="186Addr" title='Addr' data-type='Address' data-ref="186Addr">Addr</dfn>;</td></tr>
<tr><th id="759">759</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#186Addr" title='Addr' data-ref="186Addr">Addr</a></span>))</td></tr>
<tr><th id="760">760</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">PPCEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#185VT" title='VT' data-ref="185VT">VT</a>, <a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg">SrcReg</a>, <span class='refarg'><a class="local col6 ref" href="#186Addr" title='Addr' data-ref="186Addr">Addr</a></span>))</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE">// Attempt to fast-select a branch instruction.</i></td></tr>
<tr><th id="769">769</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectBranch' data-type='bool (anonymous namespace)::PPCFastISel::SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="187I" title='I' data-type='const llvm::Instruction *' data-ref="187I">I</dfn>) {</td></tr>
<tr><th id="770">770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a> *<dfn class="local col8 decl" id="188BI" title='BI' data-type='const llvm::BranchInst *' data-ref="188BI">BI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a>&gt;(<a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a>);</td></tr>
<tr><th id="771">771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="189BrBB" title='BrBB' data-type='llvm::MachineBasicBlock *' data-ref="189BrBB">BrBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>;</td></tr>
<tr><th id="772">772</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="190TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="190TBB">TBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#188BI" title='BI' data-ref="188BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="773">773</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="191FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="191FBB">FBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#188BI" title='BI' data-ref="188BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)]</a>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <i>// For now, just try the simplest case where it's fed by a compare.</i></td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col2 decl" id="192CI" title='CI' data-type='const llvm::CmpInst *' data-ref="192CI"><a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col8 ref" href="#188BI" title='BI' data-ref="188BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::PPCFastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a>)) {</td></tr>
<tr><th id="778">778</th><td>      <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>&gt; <dfn class="local col3 decl" id="193OptPPCPred" title='OptPPCPred' data-type='Optional&lt;PPC::Predicate&gt;' data-ref="193OptPPCPred">OptPPCPred</dfn> = <a class="tu ref" href="#_ZL14getComparePredN4llvm7CmpInst9PredicateE" title='getComparePred' data-use='c' data-ref="_ZL14getComparePredN4llvm7CmpInst9PredicateE">getComparePred</a>(<a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst12getPredicateEv" title='llvm::CmpInst::getPredicate' data-ref="_ZNK4llvm7CmpInst12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="779">779</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#193OptPPCPred" title='OptPPCPred' data-ref="193OptPPCPred">OptPPCPred</a>)</td></tr>
<tr><th id="780">780</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>      <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col4 decl" id="194PPCPred" title='PPCPred' data-type='PPC::Predicate' data-ref="194PPCPred">PPCPred</dfn> = <a class="local col3 ref" href="#193OptPPCPred" title='OptPPCPred' data-ref="193OptPPCPred">OptPPCPred</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>();</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>      <i>// Take advantage of fall-through opportunities.</i></td></tr>
<tr><th id="785">785</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col0 ref" href="#190TBB" title='TBB' data-ref="190TBB">TBB</a>)) {</td></tr>
<tr><th id="786">786</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#190TBB" title='TBB' data-ref="190TBB">TBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#191FBB" title='FBB' data-ref="191FBB">FBB</a></span>);</td></tr>
<tr><th id="787">787</th><td>        <a class="local col4 ref" href="#194PPCPred" title='PPCPred' data-ref="194PPCPred">PPCPred</a> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE" title='llvm::PPC::InvertPredicate' data-ref="_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE">InvertPredicate</a>(<a class="local col4 ref" href="#194PPCPred" title='PPCPred' data-ref="194PPCPred">PPCPred</a>);</td></tr>
<tr><th id="788">788</th><td>      }</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="195CondReg" title='CondReg' data-type='unsigned int' data-ref="195CondReg">CondReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>);</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE" title='(anonymous namespace)::PPCFastISel::PPCEmitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE">PPCEmitCmp</a>(<a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col2 ref" href="#192CI" title='CI' data-ref="192CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>(),</td></tr>
<tr><th id="793">793</th><td>                      <a class="local col5 ref" href="#195CondReg" title='CondReg' data-ref="195CondReg">CondReg</a>, <a class="local col4 ref" href="#194PPCPred" title='PPCPred' data-ref="194PPCPred">PPCPred</a>))</td></tr>
<tr><th id="794">794</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>      BuildMI(*BrBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span>))</td></tr>
<tr><th id="797">797</th><td>        .addImm(PPCSubTarget-&gt;hasSPE() ? PPC::PRED_SPE : PPCPred)</td></tr>
<tr><th id="798">798</th><td>        .addReg(CondReg).addMBB(TBB);</td></tr>
<tr><th id="799">799</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col8 ref" href="#188BI" title='BI' data-ref="188BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col0 ref" href="#190TBB" title='TBB' data-ref="190TBB">TBB</a>, <a class="local col1 ref" href="#191FBB" title='FBB' data-ref="191FBB">FBB</a>);</td></tr>
<tr><th id="800">800</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="801">801</th><td>    }</td></tr>
<tr><th id="802">802</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col6 decl" id="196CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="196CI"><a class="local col6 ref" href="#196CI" title='CI' data-ref="196CI">CI</a></dfn> =</td></tr>
<tr><th id="803">803</th><td>             <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#188BI" title='BI' data-ref="188BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="804">804</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="197Imm" title='Imm' data-type='uint64_t' data-ref="197Imm">Imm</dfn> = <a class="local col6 ref" href="#196CI" title='CI' data-ref="196CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="805">805</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="198Target" title='Target' data-type='llvm::MachineBasicBlock *' data-ref="198Target">Target</dfn> = (<a class="local col7 ref" href="#197Imm" title='Imm' data-ref="197Imm">Imm</a> == <var>0</var>) ? <a class="local col1 ref" href="#191FBB" title='FBB' data-ref="191FBB">FBB</a> : <a class="local col0 ref" href="#190TBB" title='TBB' data-ref="190TBB">TBB</a>;</td></tr>
<tr><th id="806">806</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col8 ref" href="#198Target" title='Target' data-ref="198Target">Target</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>);</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <i>// FIXME: ARM looks for a case where the block containing the compare</i></td></tr>
<tr><th id="811">811</th><td><i>  // has been split from the block containing the branch.  If this happens,</i></td></tr>
<tr><th id="812">812</th><td><i>  // there is a vreg available containing the result of the compare.  I'm</i></td></tr>
<tr><th id="813">813</th><td><i>  // not sure we can do much, as we've lost the predicate information with</i></td></tr>
<tr><th id="814">814</th><td><i>  // the compare instruction -- we have a 4-bit CR but don't know which bit</i></td></tr>
<tr><th id="815">815</th><td><i>  // to test here.</i></td></tr>
<tr><th id="816">816</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="817">817</th><td>}</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE">// Attempt to emit a compare of the two source values.  Signed and unsigned</i></td></tr>
<tr><th id="820">820</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE">// comparisons are supported.  Return false if we can't handle it.</i></td></tr>
<tr><th id="821">821</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE" title='(anonymous namespace)::PPCFastISel::PPCEmitCmp' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitCmp(const llvm::Value * SrcValue1, const llvm::Value * SrcValue2, bool IsZExt, unsigned int DestReg, const PPC::Predicate Pred)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE">PPCEmitCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="199SrcValue1" title='SrcValue1' data-type='const llvm::Value *' data-ref="199SrcValue1">SrcValue1</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="200SrcValue2" title='SrcValue2' data-type='const llvm::Value *' data-ref="200SrcValue2">SrcValue2</dfn>,</td></tr>
<tr><th id="822">822</th><td>                             <em>bool</em> <dfn class="local col1 decl" id="201IsZExt" title='IsZExt' data-type='bool' data-ref="201IsZExt">IsZExt</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202DestReg" title='DestReg' data-type='unsigned int' data-ref="202DestReg">DestReg</dfn>,</td></tr>
<tr><th id="823">823</th><td>                             <em>const</em> <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col3 decl" id="203Pred" title='Pred' data-type='const PPC::Predicate' data-ref="203Pred">Pred</dfn>) {</td></tr>
<tr><th id="824">824</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="204Ty" title='Ty' data-type='llvm::Type *' data-ref="204Ty">Ty</dfn> = <a class="local col9 ref" href="#199SrcValue1" title='SrcValue1' data-ref="199SrcValue1">SrcValue1</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="825">825</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="205SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="205SrcEVT">SrcEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#204Ty" title='Ty' data-ref="204Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (!<a class="local col5 ref" href="#205SrcEVT" title='SrcEVT' data-ref="205SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="827">827</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="828">828</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="206SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="206SrcVT">SrcVT</dfn> = <a class="local col5 ref" href="#205SrcEVT" title='SrcEVT' data-ref="205SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <b>if</b> (<a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9useCRBitsEv" title='llvm::PPCSubtarget::useCRBits' data-ref="_ZNK4llvm12PPCSubtarget9useCRBitsEv">useCRBits</a>())</td></tr>
<tr><th id="831">831</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <i>// See if operand 2 is an immediate encodeable in the compare.</i></td></tr>
<tr><th id="834">834</th><td><i>  // FIXME: Operands are not in canonical order at -O0, so an immediate</i></td></tr>
<tr><th id="835">835</th><td><i>  // operand in position 1 is a lost opportunity for now.  We are</i></td></tr>
<tr><th id="836">836</th><td><i>  // similar to ARM in this regard.</i></td></tr>
<tr><th id="837">837</th><td>  <em>long</em> <dfn class="local col7 decl" id="207Imm" title='Imm' data-type='long' data-ref="207Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="838">838</th><td>  <em>bool</em> <dfn class="local col8 decl" id="208UseImm" title='UseImm' data-type='bool' data-ref="208UseImm">UseImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="839">839</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="209HasSPE" title='HasSPE' data-type='const bool' data-ref="209HasSPE">HasSPE</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>();</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <i>// Only 16-bit integer constants can be represented in compares for</i></td></tr>
<tr><th id="842">842</th><td><i>  // PowerPC.  Others will be materialized into a register.</i></td></tr>
<tr><th id="843">843</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col0 decl" id="210ConstInt" title='ConstInt' data-type='const llvm::ConstantInt *' data-ref="210ConstInt"><a class="local col0 ref" href="#210ConstInt" title='ConstInt' data-ref="210ConstInt">ConstInt</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col0 ref" href="#200SrcValue2" title='SrcValue2' data-ref="200SrcValue2">SrcValue2</a>)) {</td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (<a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> || <a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> ||</td></tr>
<tr><th id="845">845</th><td>        <a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="846">846</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="211CIVal" title='CIVal' data-type='const llvm::APInt &amp;' data-ref="211CIVal">CIVal</dfn> = <a class="local col0 ref" href="#210ConstInt" title='ConstInt' data-ref="210ConstInt">ConstInt</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="847">847</th><td>      <a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm">Imm</a> = (<a class="local col1 ref" href="#201IsZExt" title='IsZExt' data-ref="201IsZExt">IsZExt</a>) ? (<em>long</em>)<a class="local col1 ref" href="#211CIVal" title='CIVal' data-ref="211CIVal">CIVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() : (<em>long</em>)<a class="local col1 ref" href="#211CIVal" title='CIVal' data-ref="211CIVal">CIVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="848">848</th><td>      <b>if</b> ((<a class="local col1 ref" href="#201IsZExt" title='IsZExt' data-ref="201IsZExt">IsZExt</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm">Imm</a>)) || (!<a class="local col1 ref" href="#201IsZExt" title='IsZExt' data-ref="201IsZExt">IsZExt</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm">Imm</a>)))</td></tr>
<tr><th id="849">849</th><td>        <a class="local col8 ref" href="#208UseImm" title='UseImm' data-ref="208UseImm">UseImm</a> = <b>true</b>;</td></tr>
<tr><th id="850">850</th><td>    }</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="212SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="212SrcReg1">SrcReg1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#199SrcValue1" title='SrcValue1' data-ref="199SrcValue1">SrcValue1</a>);</td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a> == <var>0</var>)</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="213SrcReg2">SrcReg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (!<a class="local col8 ref" href="#208UseImm" title='UseImm' data-ref="208UseImm">UseImm</a>) {</td></tr>
<tr><th id="859">859</th><td>    <a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#200SrcValue2" title='SrcValue2' data-ref="200SrcValue2">SrcValue2</a>);</td></tr>
<tr><th id="860">860</th><td>    <b>if</b> (<a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a> == <var>0</var>)</td></tr>
<tr><th id="861">861</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="862">862</th><td>  }</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="214CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="214CmpOpc">CmpOpc</dfn>;</td></tr>
<tr><th id="865">865</th><td>  <em>bool</em> <dfn class="local col5 decl" id="215NeedsExt" title='NeedsExt' data-type='bool' data-ref="215NeedsExt">NeedsExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <em>auto</em> <dfn class="local col6 decl" id="216RC1" title='RC1' data-type='const llvm::TargetRegisterClass *' data-ref="216RC1">RC1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a>);</td></tr>
<tr><th id="868">868</th><td>  <em>auto</em> <dfn class="local col7 decl" id="217RC2" title='RC2' data-type='const llvm::TargetRegisterClass *' data-ref="217RC2">RC2</dfn> = <a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a> != <var>0</var> ? <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <b>switch</b> (<a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="871">871</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="873">873</th><td>      <b>if</b> (<a class="local col9 ref" href="#209HasSPE" title='HasSPE' data-ref="209HasSPE">HasSPE</a>) {</td></tr>
<tr><th id="874">874</th><td>        <b>switch</b> (<a class="local col3 ref" href="#203Pred" title='Pred' data-ref="203Pred">Pred</a>) {</td></tr>
<tr><th id="875">875</th><td>          <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="876">876</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>:</td></tr>
<tr><th id="877">877</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFSCMPEQ&apos; in namespace &apos;llvm::PPC&apos;">EFSCMPEQ</span>;</td></tr>
<tr><th id="878">878</th><td>            <b>break</b>;</td></tr>
<tr><th id="879">879</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>:</td></tr>
<tr><th id="880">880</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFSCMPLT&apos; in namespace &apos;llvm::PPC&apos;">EFSCMPLT</span>;</td></tr>
<tr><th id="881">881</th><td>            <b>break</b>;</td></tr>
<tr><th id="882">882</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>:</td></tr>
<tr><th id="883">883</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFSCMPGT&apos; in namespace &apos;llvm::PPC&apos;">EFSCMPGT</span>;</td></tr>
<tr><th id="884">884</th><td>            <b>break</b>;</td></tr>
<tr><th id="885">885</th><td>        }</td></tr>
<tr><th id="886">886</th><td>      } <b>else</b> {</td></tr>
<tr><th id="887">887</th><td>        CmpOpc = PPC::<span class='error' title="no member named &apos;FCMPUS&apos; in namespace &apos;llvm::PPC&apos;">FCMPUS</span>;</td></tr>
<tr><th id="888">888</th><td>        <b>if</b> (isVSSRCRegClass(RC1))</td></tr>
<tr><th id="889">889</th><td>          SrcReg1 = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>, SrcReg1);</td></tr>
<tr><th id="890">890</th><td>        <b>if</b> (RC2 &amp;&amp; isVSSRCRegClass(RC2))</td></tr>
<tr><th id="891">891</th><td>          SrcReg2 = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>, SrcReg2);</td></tr>
<tr><th id="892">892</th><td>      }</td></tr>
<tr><th id="893">893</th><td>      <b>break</b>;</td></tr>
<tr><th id="894">894</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="895">895</th><td>      <b>if</b> (<a class="local col9 ref" href="#209HasSPE" title='HasSPE' data-ref="209HasSPE">HasSPE</a>) {</td></tr>
<tr><th id="896">896</th><td>        <b>switch</b> (<a class="local col3 ref" href="#203Pred" title='Pred' data-ref="203Pred">Pred</a>) {</td></tr>
<tr><th id="897">897</th><td>          <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="898">898</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a>:</td></tr>
<tr><th id="899">899</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFDCMPEQ&apos; in namespace &apos;llvm::PPC&apos;">EFDCMPEQ</span>;</td></tr>
<tr><th id="900">900</th><td>            <b>break</b>;</td></tr>
<tr><th id="901">901</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>:</td></tr>
<tr><th id="902">902</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFDCMPLT&apos; in namespace &apos;llvm::PPC&apos;">EFDCMPLT</span>;</td></tr>
<tr><th id="903">903</th><td>            <b>break</b>;</td></tr>
<tr><th id="904">904</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>:</td></tr>
<tr><th id="905">905</th><td>            CmpOpc = PPC::<span class='error' title="no member named &apos;EFDCMPGT&apos; in namespace &apos;llvm::PPC&apos;">EFDCMPGT</span>;</td></tr>
<tr><th id="906">906</th><td>            <b>break</b>;</td></tr>
<tr><th id="907">907</th><td>        }</td></tr>
<tr><th id="908">908</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</a>(<a class="local col6 ref" href="#216RC1" title='RC1' data-ref="216RC1">RC1</a>) || (<a class="local col7 ref" href="#217RC2" title='RC2' data-ref="217RC2">RC2</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</a>(<a class="local col7 ref" href="#217RC2" title='RC2' data-ref="217RC2">RC2</a>))) {</td></tr>
<tr><th id="909">909</th><td>        CmpOpc = PPC::<span class='error' title="no member named &apos;XSCMPUDP&apos; in namespace &apos;llvm::PPC&apos;">XSCMPUDP</span>;</td></tr>
<tr><th id="910">910</th><td>      } <b>else</b> {</td></tr>
<tr><th id="911">911</th><td>        CmpOpc = PPC::<span class='error' title="no member named &apos;FCMPUD&apos; in namespace &apos;llvm::PPC&apos;">FCMPUD</span>;</td></tr>
<tr><th id="912">912</th><td>      }</td></tr>
<tr><th id="913">913</th><td>      <b>break</b>;</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="915">915</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="917">917</th><td>      <a class="local col5 ref" href="#215NeedsExt" title='NeedsExt' data-ref="215NeedsExt">NeedsExt</a> = <b>true</b>;</td></tr>
<tr><th id="918">918</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="919">919</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="920">920</th><td>      <b>if</b> (!UseImm)</td></tr>
<tr><th id="921">921</th><td>        CmpOpc = IsZExt ? PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span> : PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>;</td></tr>
<tr><th id="922">922</th><td>      <b>else</b></td></tr>
<tr><th id="923">923</th><td>        CmpOpc = IsZExt ? PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> : PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>;</td></tr>
<tr><th id="924">924</th><td>      <b>break</b>;</td></tr>
<tr><th id="925">925</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="926">926</th><td>      <b>if</b> (!UseImm)</td></tr>
<tr><th id="927">927</th><td>        CmpOpc = IsZExt ? PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span> : PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>;</td></tr>
<tr><th id="928">928</th><td>      <b>else</b></td></tr>
<tr><th id="929">929</th><td>        CmpOpc = IsZExt ? PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span> : PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>;</td></tr>
<tr><th id="930">930</th><td>      <b>break</b>;</td></tr>
<tr><th id="931">931</th><td>  }</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="local col5 ref" href="#215NeedsExt" title='NeedsExt' data-ref="215NeedsExt">NeedsExt</a>) {</td></tr>
<tr><th id="934">934</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="218ExtReg" title='ExtReg' data-type='unsigned int' data-ref="218ExtReg">ExtReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="935">935</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a>, <a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col8 ref" href="#218ExtReg" title='ExtReg' data-ref="218ExtReg">ExtReg</a>, <a class="local col1 ref" href="#201IsZExt" title='IsZExt' data-ref="201IsZExt">IsZExt</a>))</td></tr>
<tr><th id="936">936</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="937">937</th><td>    <a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a> = <a class="local col8 ref" href="#218ExtReg" title='ExtReg' data-ref="218ExtReg">ExtReg</a>;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>    <b>if</b> (!<a class="local col8 ref" href="#208UseImm" title='UseImm' data-ref="208UseImm">UseImm</a>) {</td></tr>
<tr><th id="940">940</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="219ExtReg" title='ExtReg' data-type='unsigned int' data-ref="219ExtReg">ExtReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="941">941</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#206SrcVT" title='SrcVT' data-ref="206SrcVT">SrcVT</a>, <a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg">ExtReg</a>, <a class="local col1 ref" href="#201IsZExt" title='IsZExt' data-ref="201IsZExt">IsZExt</a>))</td></tr>
<tr><th id="942">942</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="943">943</th><td>      <a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a> = <a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg">ExtReg</a>;</td></tr>
<tr><th id="944">944</th><td>    }</td></tr>
<tr><th id="945">945</th><td>  }</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <b>if</b> (!<a class="local col8 ref" href="#208UseImm" title='UseImm' data-ref="208UseImm">UseImm</a>)</td></tr>
<tr><th id="948">948</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#214CmpOpc" title='CmpOpc' data-ref="214CmpOpc">CmpOpc</a>), <a class="local col2 ref" href="#202DestReg" title='DestReg' data-ref="202DestReg">DestReg</a>)</td></tr>
<tr><th id="949">949</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#213SrcReg2" title='SrcReg2' data-ref="213SrcReg2">SrcReg2</a>);</td></tr>
<tr><th id="950">950</th><td>  <b>else</b></td></tr>
<tr><th id="951">951</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#214CmpOpc" title='CmpOpc' data-ref="214CmpOpc">CmpOpc</a>), <a class="local col2 ref" href="#202DestReg" title='DestReg' data-ref="202DestReg">DestReg</a>)</td></tr>
<tr><th id="952">952</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#212SrcReg1" title='SrcReg1' data-ref="212SrcReg1">SrcReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm">Imm</a>);</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="955">955</th><td>}</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE">// Attempt to fast-select a floating-point extend instruction.</i></td></tr>
<tr><th id="958">958</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPExt' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="220I" title='I' data-type='const llvm::Instruction *' data-ref="220I">I</dfn>) {</td></tr>
<tr><th id="959">959</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="221Src" title='Src' data-type='llvm::Value *' data-ref="221Src">Src</dfn>  = <a class="local col0 ref" href="#220I" title='I' data-ref="220I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="960">960</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="222SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="222SrcVT">SrcVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col1 ref" href="#221Src" title='Src' data-ref="221Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="961">961</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="223DestVT" title='DestVT' data-type='llvm::EVT' data-ref="223DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col0 ref" href="#220I" title='I' data-ref="220I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>if</b> (<a class="local col2 ref" href="#222SrcVT" title='SrcVT' data-ref="222SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col3 ref" href="#223DestVT" title='DestVT' data-ref="223DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="964">964</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="224SrcReg" title='SrcReg' data-type='unsigned int' data-ref="224SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#221Src" title='Src' data-ref="221Src">Src</a>);</td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (!<a class="local col4 ref" href="#224SrcReg" title='SrcReg' data-ref="224SrcReg">SrcReg</a>)</td></tr>
<tr><th id="968">968</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <i>// No code is generated for a FP extend.</i></td></tr>
<tr><th id="971">971</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#220I" title='I' data-ref="220I">I</a>, <a class="local col4 ref" href="#224SrcReg" title='SrcReg' data-ref="224SrcReg">SrcReg</a>);</td></tr>
<tr><th id="972">972</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="973">973</th><td>}</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE">// Attempt to fast-select a floating-point truncate instruction.</i></td></tr>
<tr><th id="976">976</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPTrunc' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="225I" title='I' data-type='const llvm::Instruction *' data-ref="225I">I</dfn>) {</td></tr>
<tr><th id="977">977</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="226Src" title='Src' data-type='llvm::Value *' data-ref="226Src">Src</dfn>  = <a class="local col5 ref" href="#225I" title='I' data-ref="225I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="227SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="227SrcVT">SrcVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#226Src" title='Src' data-ref="226Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="979">979</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="228DestVT" title='DestVT' data-type='llvm::EVT' data-ref="228DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col5 ref" href="#225I" title='I' data-ref="225I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <b>if</b> (<a class="local col7 ref" href="#227SrcVT" title='SrcVT' data-ref="227SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || <a class="local col8 ref" href="#228DestVT" title='DestVT' data-ref="228DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>)</td></tr>
<tr><th id="982">982</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="229SrcReg" title='SrcReg' data-type='unsigned int' data-ref="229SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#226Src" title='Src' data-ref="226Src">Src</a>);</td></tr>
<tr><th id="985">985</th><td>  <b>if</b> (!<a class="local col9 ref" href="#229SrcReg" title='SrcReg' data-ref="229SrcReg">SrcReg</a>)</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <i>// Round the result to single precision.</i></td></tr>
<tr><th id="989">989</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230DestReg" title='DestReg' data-type='unsigned int' data-ref="230DestReg">DestReg</dfn>;</td></tr>
<tr><th id="990">990</th><td>  <em>auto</em> <dfn class="local col1 decl" id="231RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="231RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#229SrcReg" title='SrcReg' data-ref="229SrcReg">SrcReg</a>);</td></tr>
<tr><th id="991">991</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>()) {</td></tr>
<tr><th id="992">992</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span>);</td></tr>
<tr><th id="993">993</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="994">994</th><td>      TII.get(PPC::<span class='error' title="no member named &apos;EFSCFD&apos; in namespace &apos;llvm::PPC&apos;">EFSCFD</span>), DestReg)</td></tr>
<tr><th id="995">995</th><td>      .addReg(SrcReg);</td></tr>
<tr><th id="996">996</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</a>(<a class="local col1 ref" href="#231RC" title='RC' data-ref="231RC">RC</a>)) {</td></tr>
<tr><th id="997">997</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>);</td></tr>
<tr><th id="998">998</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="999">999</th><td>      TII.get(PPC::<span class='error' title="no member named &apos;XSRSP&apos; in namespace &apos;llvm::PPC&apos;">XSRSP</span>), DestReg)</td></tr>
<tr><th id="1000">1000</th><td>      .addReg(SrcReg);</td></tr>
<tr><th id="1001">1001</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1002">1002</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>);</td></tr>
<tr><th id="1003">1003</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1004">1004</th><td>      TII.get(PPC::<span class='error' title="no member named &apos;FRSP&apos; in namespace &apos;llvm::PPC&apos;">FRSP</span>), DestReg)</td></tr>
<tr><th id="1005">1005</th><td>      .addReg(SrcReg);</td></tr>
<tr><th id="1006">1006</th><td>  }</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col5 ref" href="#225I" title='I' data-ref="225I">I</a>, <a class="local col0 ref" href="#230DestReg" title='DestReg' data-ref="230DestReg">DestReg</a>);</td></tr>
<tr><th id="1009">1009</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// Move an i32 or i64 value in a GPR to an f64 value in an FPR.</i></td></tr>
<tr><th id="1013">1013</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// FIXME: When direct register moves are implemented (see PowerISA 2.07),</i></td></tr>
<tr><th id="1014">1014</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// those should be used instead of moving via a stack slot when the</i></td></tr>
<tr><th id="1015">1015</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// subtarget permits.</i></td></tr>
<tr><th id="1016">1016</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// FIXME: The code here is sloppy for the 4-byte case.  Can use a 4-byte</i></td></tr>
<tr><th id="1017">1017</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// stack slot and 4-byte store/load sequence.  Or just sext the 4-byte</i></td></tr>
<tr><th id="1018">1018</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">// case to 8 bytes which produces tighter code but wastes stack space.</i></td></tr>
<tr><th id="1019">1019</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToFPReg' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMoveToFPReg(llvm::MVT SrcVT, unsigned int SrcReg, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">PPCMoveToFPReg</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="232SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="232SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233SrcReg" title='SrcReg' data-type='unsigned int' data-ref="233SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1020">1020</th><td>                                     <em>bool</em> <dfn class="local col4 decl" id="234IsSigned" title='IsSigned' data-type='bool' data-ref="234IsSigned">IsSigned</dfn>) {</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <i>// If necessary, extend 32-bit int to 64-bit.</i></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (<a class="local col2 ref" href="#232SrcVT" title='SrcVT' data-ref="232SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1024">1024</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235TmpReg" title='TmpReg' data-type='unsigned int' data-ref="235TmpReg">TmpReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>);</td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col3 ref" href="#233SrcReg" title='SrcReg' data-ref="233SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col5 ref" href="#235TmpReg" title='TmpReg' data-ref="235TmpReg">TmpReg</a>, !<a class="local col4 ref" href="#234IsSigned" title='IsSigned' data-ref="234IsSigned">IsSigned</a>))</td></tr>
<tr><th id="1026">1026</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1027">1027</th><td>    <a class="local col3 ref" href="#233SrcReg" title='SrcReg' data-ref="233SrcReg">SrcReg</a> = <a class="local col5 ref" href="#235TmpReg" title='TmpReg' data-ref="235TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1028">1028</th><td>  }</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <i>// Get a stack slot 8 bytes wide, aligned on an 8-byte boundary.</i></td></tr>
<tr><th id="1031">1031</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col6 decl" id="236Addr" title='Addr' data-type='Address' data-ref="236Addr">Addr</dfn>;</td></tr>
<tr><th id="1032">1032</th><td>  <a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="1033">1033</th><td>  <a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<var>8</var>, <var>8</var>, <b>false</b>);</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <i>// Store the value from the GPR.</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">PPCEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col3 ref" href="#233SrcReg" title='SrcReg' data-ref="233SrcReg">SrcReg</a>, <span class='refarg'><a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a></span>))</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <i>// Load the integer value into an FPR.  The kind of load used depends</i></td></tr>
<tr><th id="1040">1040</th><td><i>  // on a number of conditions.</i></td></tr>
<tr><th id="1041">1041</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="237LoadOpc">LoadOpc</dfn> = PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>;</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col2 ref" href="#232SrcVT" title='SrcVT' data-ref="232SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (!<a class="local col4 ref" href="#234IsSigned" title='IsSigned' data-ref="234IsSigned">IsSigned</a>) {</td></tr>
<tr><th id="1045">1045</th><td>      LoadOpc = PPC::<span class='error' title="no member named &apos;LFIWZX&apos; in namespace &apos;llvm::PPC&apos;">LFIWZX</span>;</td></tr>
<tr><th id="1046">1046</th><td>      <a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget14isLittleEndianEv" title='llvm::PPCSubtarget::isLittleEndian' data-ref="_ZNK4llvm12PPCSubtarget14isLittleEndianEv">isLittleEndian</a>()) ? <var>0</var> : <var>4</var>;</td></tr>
<tr><th id="1047">1047</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9hasLFIWAXEv" title='llvm::PPCSubtarget::hasLFIWAX' data-ref="_ZNK4llvm12PPCSubtarget9hasLFIWAXEv">hasLFIWAX</a>()) {</td></tr>
<tr><th id="1048">1048</th><td>      LoadOpc = PPC::<span class='error' title="no member named &apos;LFIWAX&apos; in namespace &apos;llvm::PPC&apos;">LFIWAX</span>;</td></tr>
<tr><th id="1049">1049</th><td>      <a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget14isLittleEndianEv" title='llvm::PPCSubtarget::isLittleEndian' data-ref="_ZNK4llvm12PPCSubtarget14isLittleEndianEv">isLittleEndian</a>()) ? <var>0</var> : <var>4</var>;</td></tr>
<tr><th id="1050">1050</th><td>    }</td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="238RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="238RC">RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>;</td></tr>
<tr><th id="1054">1054</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239ResultReg" title='ResultReg' data-type='unsigned int' data-ref="239ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj" title='(anonymous namespace)::PPCFastISel::PPCEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">PPCEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <span class='refarg'><a class="local col9 ref" href="#239ResultReg" title='ResultReg' data-ref="239ResultReg">ResultReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#236Addr" title='Addr' data-ref="236Addr">Addr</a></span>, <a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>, !<a class="local col4 ref" href="#234IsSigned" title='IsSigned' data-ref="234IsSigned">IsSigned</a>, <a class="local col7 ref" href="#237LoadOpc" title='LoadOpc' data-ref="237LoadOpc">LoadOpc</a>))</td></tr>
<tr><th id="1056">1056</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <b>return</b> <a class="local col9 ref" href="#239ResultReg" title='ResultReg' data-ref="239ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1059">1059</th><td>}</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">// Attempt to fast-select an integer-to-floating-point conversion.</i></td></tr>
<tr><th id="1062">1062</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">// FIXME: Once fast-isel has better support for VSX, conversions using</i></td></tr>
<tr><th id="1063">1063</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">//        direct moves should be implemented.</i></td></tr>
<tr><th id="1064">1064</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectIToFP' data-type='bool (anonymous namespace)::PPCFastISel::SelectIToFP(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="240I" title='I' data-type='const llvm::Instruction *' data-ref="240I">I</dfn>, <em>bool</em> <dfn class="local col1 decl" id="241IsSigned" title='IsSigned' data-type='bool' data-ref="241IsSigned">IsSigned</dfn>) {</td></tr>
<tr><th id="1065">1065</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col2 decl" id="242DstVT" title='DstVT' data-type='llvm::MVT' data-ref="242DstVT">DstVT</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="243DstTy" title='DstTy' data-type='llvm::Type *' data-ref="243DstTy">DstTy</dfn> = <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1067">1067</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col3 ref" href="#243DstTy" title='DstTy' data-ref="243DstTy">DstTy</a>, <span class='refarg'><a class="local col2 ref" href="#242DstVT" title='DstVT' data-ref="242DstVT">DstVT</a></span>))</td></tr>
<tr><th id="1068">1068</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col2 ref" href="#242DstVT" title='DstVT' data-ref="242DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <a class="local col2 ref" href="#242DstVT" title='DstVT' data-ref="242DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="244Src" title='Src' data-type='llvm::Value *' data-ref="244Src">Src</dfn> = <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1074">1074</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="245SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="245SrcEVT">SrcEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#244Src" title='Src' data-ref="244Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1075">1075</th><td>  <b>if</b> (!<a class="local col5 ref" href="#245SrcEVT" title='SrcEVT' data-ref="245SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1076">1076</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="246SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="246SrcVT">SrcVT</dfn> = <a class="local col5 ref" href="#245SrcEVT" title='SrcEVT' data-ref="245SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>  <b>if</b> (<a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>  &amp;&amp; <a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="1081">1081</th><td>      <a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="247SrcReg" title='SrcReg' data-type='unsigned int' data-ref="247SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#244Src" title='Src' data-ref="244Src">Src</a>);</td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (<a class="local col7 ref" href="#247SrcReg" title='SrcReg' data-ref="247SrcReg">SrcReg</a> == <var>0</var>)</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>  <i>// Shortcut for SPE.  Doesn't need to store/load, since it's all in the GPRs</i></td></tr>
<tr><th id="1089">1089</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>()) {</td></tr>
<tr><th id="1090">1090</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="248Opc" title='Opc' data-type='unsigned int' data-ref="248Opc">Opc</dfn>;</td></tr>
<tr><th id="1091">1091</th><td>    <b>if</b> (DstVT == MVT::f32)</td></tr>
<tr><th id="1092">1092</th><td>      Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;EFSCFSI&apos; in namespace &apos;llvm::PPC&apos;">EFSCFSI</span> : PPC::<span class='error' title="no member named &apos;EFSCFUI&apos; in namespace &apos;llvm::PPC&apos;">EFSCFUI</span>;</td></tr>
<tr><th id="1093">1093</th><td>    <b>else</b></td></tr>
<tr><th id="1094">1094</th><td>      Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;EFDCFSI&apos; in namespace &apos;llvm::PPC&apos;">EFDCFSI</span> : PPC::<span class='error' title="no member named &apos;EFDCFUI&apos; in namespace &apos;llvm::PPC&apos;">EFDCFUI</span>;</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="249DestReg" title='DestReg' data-type='unsigned int' data-ref="249DestReg">DestReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>);</td></tr>
<tr><th id="1097">1097</th><td>    <i>// Generate the convert.</i></td></tr>
<tr><th id="1098">1098</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#248Opc" title='Opc' data-ref="248Opc">Opc</a>), <a class="local col9 ref" href="#249DestReg" title='DestReg' data-ref="249DestReg">DestReg</a>)</td></tr>
<tr><th id="1099">1099</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#247SrcReg" title='SrcReg' data-ref="247SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1100">1100</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>, <a class="local col9 ref" href="#249DestReg" title='DestReg' data-ref="249DestReg">DestReg</a>);</td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1102">1102</th><td>  }</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <i>// We can only lower an unsigned convert if we have the newer</i></td></tr>
<tr><th id="1105">1105</th><td><i>  // floating-point conversion operations.</i></td></tr>
<tr><th id="1106">1106</th><td>  <b>if</b> (!<a class="local col1 ref" href="#241IsSigned" title='IsSigned' data-ref="241IsSigned">IsSigned</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8hasFPCVTEv" title='llvm::PPCSubtarget::hasFPCVT' data-ref="_ZNK4llvm12PPCSubtarget8hasFPCVTEv">hasFPCVT</a>())</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <i>// FIXME: For now we require the newer floating-point conversion operations</i></td></tr>
<tr><th id="1110">1110</th><td><i>  // (which are present only on P7 and A2 server models) when converting</i></td></tr>
<tr><th id="1111">1111</th><td><i>  // to single-precision float.  Otherwise we have to generate a lot of</i></td></tr>
<tr><th id="1112">1112</th><td><i>  // fiddly code to avoid double rounding.  If necessary, the fiddly code</i></td></tr>
<tr><th id="1113">1113</th><td><i>  // can be found in PPCTargetLowering::LowerINT_TO_FP().</i></td></tr>
<tr><th id="1114">1114</th><td>  <b>if</b> (<a class="local col2 ref" href="#242DstVT" title='DstVT' data-ref="242DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8hasFPCVTEv" title='llvm::PPCSubtarget::hasFPCVT' data-ref="_ZNK4llvm12PPCSubtarget8hasFPCVTEv">hasFPCVT</a>())</td></tr>
<tr><th id="1115">1115</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td>  <i>// Extend the input if necessary.</i></td></tr>
<tr><th id="1118">1118</th><td>  <b>if</b> (<a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) {</td></tr>
<tr><th id="1119">1119</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="250TmpReg" title='TmpReg' data-type='unsigned int' data-ref="250TmpReg">TmpReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>);</td></tr>
<tr><th id="1120">1120</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a>, <a class="local col7 ref" href="#247SrcReg" title='SrcReg' data-ref="247SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col0 ref" href="#250TmpReg" title='TmpReg' data-ref="250TmpReg">TmpReg</a>, !<a class="local col1 ref" href="#241IsSigned" title='IsSigned' data-ref="241IsSigned">IsSigned</a>))</td></tr>
<tr><th id="1121">1121</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1122">1122</th><td>    <a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1123">1123</th><td>    <a class="local col7 ref" href="#247SrcReg" title='SrcReg' data-ref="247SrcReg">SrcReg</a> = <a class="local col0 ref" href="#250TmpReg" title='TmpReg' data-ref="250TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1124">1124</th><td>  }</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <i>// Move the integer value to an FPR.</i></td></tr>
<tr><th id="1127">1127</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251FPReg" title='FPReg' data-type='unsigned int' data-ref="251FPReg">FPReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToFPReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel14PPCMoveToFPRegEN4llvm3MVTEjb">PPCMoveToFPReg</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#246SrcVT" title='SrcVT' data-ref="246SrcVT">SrcVT</a>, <a class="local col7 ref" href="#247SrcReg" title='SrcReg' data-ref="247SrcReg">SrcReg</a>, <a class="local col1 ref" href="#241IsSigned" title='IsSigned' data-ref="241IsSigned">IsSigned</a>);</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (<a class="local col1 ref" href="#251FPReg" title='FPReg' data-ref="251FPReg">FPReg</a> == <var>0</var>)</td></tr>
<tr><th id="1129">1129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <i>// Determine the opcode for the conversion.</i></td></tr>
<tr><th id="1132">1132</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="252RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="252RC">RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>;</td></tr>
<tr><th id="1133">1133</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="253DestReg" title='DestReg' data-type='unsigned int' data-ref="253DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#252RC" title='RC' data-ref="252RC">RC</a>);</td></tr>
<tr><th id="1134">1134</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254Opc" title='Opc' data-type='unsigned int' data-ref="254Opc">Opc</dfn>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <b>if</b> (DstVT == MVT::f32)</td></tr>
<tr><th id="1137">1137</th><td>    Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;FCFIDS&apos; in namespace &apos;llvm::PPC&apos;">FCFIDS</span> : PPC::<span class='error' title="no member named &apos;FCFIDUS&apos; in namespace &apos;llvm::PPC&apos;">FCFIDUS</span>;</td></tr>
<tr><th id="1138">1138</th><td>  <b>else</b></td></tr>
<tr><th id="1139">1139</th><td>    Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;FCFID&apos; in namespace &apos;llvm::PPC&apos;">FCFID</span> : PPC::<span class='error' title="no member named &apos;FCFIDU&apos; in namespace &apos;llvm::PPC&apos;">FCFIDU</span>;</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i>// Generate the convert.</i></td></tr>
<tr><th id="1142">1142</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#254Opc" title='Opc' data-ref="254Opc">Opc</a>), <a class="local col3 ref" href="#253DestReg" title='DestReg' data-ref="253DestReg">DestReg</a>)</td></tr>
<tr><th id="1143">1143</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#251FPReg" title='FPReg' data-ref="251FPReg">FPReg</a>);</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>, <a class="local col3 ref" href="#253DestReg" title='DestReg' data-ref="253DestReg">DestReg</a>);</td></tr>
<tr><th id="1146">1146</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1147">1147</th><td>}</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">// Move the floating-point value in SrcReg into an integer destination</i></td></tr>
<tr><th id="1150">1150</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">// register, and return the register (or zero if we can't handle it).</i></td></tr>
<tr><th id="1151">1151</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">// FIXME: When direct register moves are implemented (see PowerISA 2.07),</i></td></tr>
<tr><th id="1152">1152</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">// those should be used instead of moving via a stack slot when the</i></td></tr>
<tr><th id="1153">1153</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">// subtarget permits.</i></td></tr>
<tr><th id="1154">1154</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToIntReg' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMoveToIntReg(const llvm::Instruction * I, llvm::MVT VT, unsigned int SrcReg, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">PPCMoveToIntReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="255I" title='I' data-type='const llvm::Instruction *' data-ref="255I">I</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="256VT" title='VT' data-type='llvm::MVT' data-ref="256VT">VT</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>                                      <em>unsigned</em> <dfn class="local col7 decl" id="257SrcReg" title='SrcReg' data-type='unsigned int' data-ref="257SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="258IsSigned" title='IsSigned' data-type='bool' data-ref="258IsSigned">IsSigned</dfn>) {</td></tr>
<tr><th id="1156">1156</th><td>  <i>// Get a stack slot 8 bytes wide, aligned on an 8-byte boundary.</i></td></tr>
<tr><th id="1157">1157</th><td><i>  // Note that if have STFIWX available, we could use a 4-byte stack</i></td></tr>
<tr><th id="1158">1158</th><td><i>  // slot for i32, but this being fast-isel we'll just go with the</i></td></tr>
<tr><th id="1159">1159</th><td><i>  // easiest code gen possible.</i></td></tr>
<tr><th id="1160">1160</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col9 decl" id="259Addr" title='Addr' data-type='Address' data-ref="259Addr">Addr</dfn>;</td></tr>
<tr><th id="1161">1161</th><td>  <a class="local col9 ref" href="#259Addr" title='Addr' data-ref="259Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="1162">1162</th><td>  <a class="local col9 ref" href="#259Addr" title='Addr' data-ref="259Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<var>8</var>, <var>8</var>, <b>false</b>);</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>  <i>// Store the value from the FPR.</i></td></tr>
<tr><th id="1165">1165</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE">PPCEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>, <a class="local col7 ref" href="#257SrcReg" title='SrcReg' data-ref="257SrcReg">SrcReg</a>, <span class='refarg'><a class="local col9 ref" href="#259Addr" title='Addr' data-ref="259Addr">Addr</a></span>))</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <i>// Reload it into a GPR.  If we want an i32 on big endian, modify the</i></td></tr>
<tr><th id="1169">1169</th><td><i>  // address to have a 4-byte offset so we load from the right place.</i></td></tr>
<tr><th id="1170">1170</th><td>  <b>if</b> (<a class="local col6 ref" href="#256VT" title='VT' data-ref="256VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1171">1171</th><td>    <a class="local col9 ref" href="#259Addr" title='Addr' data-ref="259Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget14isLittleEndianEv" title='llvm::PPCSubtarget::isLittleEndian' data-ref="_ZNK4llvm12PPCSubtarget14isLittleEndianEv">isLittleEndian</a>()) ? <var>0</var> : <var>4</var>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <i>// Look at the currently assigned register for this instruction</i></td></tr>
<tr><th id="1174">1174</th><td><i>  // to determine the required register class.</i></td></tr>
<tr><th id="1175">1175</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260AssignedReg" title='AssignedReg' data-type='unsigned int' data-ref="260AssignedReg">AssignedReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::ValueMap" title='llvm::FunctionLoweringInfo::ValueMap' data-ref="llvm::FunctionLoweringInfo::ValueMap">ValueMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#255I" title='I' data-ref="255I">I</a>]</a>;</td></tr>
<tr><th id="1176">1176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="261RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="261RC">RC</dfn> =</td></tr>
<tr><th id="1177">1177</th><td>    <a class="local col0 ref" href="#260AssignedReg" title='AssignedReg' data-ref="260AssignedReg">AssignedReg</a> ? <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#260AssignedReg" title='AssignedReg' data-ref="260AssignedReg">AssignedReg</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="262ResultReg" title='ResultReg' data-type='unsigned int' data-ref="262ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1180">1180</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj" title='(anonymous namespace)::PPCFastISel::PPCEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERjRNS_7AddressEPKNS1_19TargetRegisterClassEbj">PPCEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#256VT" title='VT' data-ref="256VT">VT</a>, <span class='refarg'><a class="local col2 ref" href="#262ResultReg" title='ResultReg' data-ref="262ResultReg">ResultReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#259Addr" title='Addr' data-ref="259Addr">Addr</a></span>, <a class="local col1 ref" href="#261RC" title='RC' data-ref="261RC">RC</a>, !<a class="local col8 ref" href="#258IsSigned" title='IsSigned' data-ref="258IsSigned">IsSigned</a>))</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <b>return</b> <a class="local col2 ref" href="#262ResultReg" title='ResultReg' data-ref="262ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1184">1184</th><td>}</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">// Attempt to fast-select a floating-point-to-integer conversion.</i></td></tr>
<tr><th id="1187">1187</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">// FIXME: Once fast-isel has better support for VSX, conversions using</i></td></tr>
<tr><th id="1188">1188</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">//        direct moves should be implemented.</i></td></tr>
<tr><th id="1189">1189</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectFPToI' data-type='bool (anonymous namespace)::PPCFastISel::SelectFPToI(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="263I" title='I' data-type='const llvm::Instruction *' data-ref="263I">I</dfn>, <em>bool</em> <dfn class="local col4 decl" id="264IsSigned" title='IsSigned' data-type='bool' data-ref="264IsSigned">IsSigned</dfn>) {</td></tr>
<tr><th id="1190">1190</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="265DstVT" title='DstVT' data-type='llvm::MVT' data-ref="265DstVT">DstVT</dfn>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="266SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="266SrcVT">SrcVT</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="267DstTy" title='DstTy' data-type='llvm::Type *' data-ref="267DstTy">DstTy</dfn> = <a class="local col3 ref" href="#263I" title='I' data-ref="263I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1192">1192</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col7 ref" href="#267DstTy" title='DstTy' data-ref="267DstTy">DstTy</a>, <span class='refarg'><a class="local col5 ref" href="#265DstVT" title='DstVT' data-ref="265DstVT">DstVT</a></span>))</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <b>if</b> (<a class="local col5 ref" href="#265DstVT" title='DstVT' data-ref="265DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col5 ref" href="#265DstVT" title='DstVT' data-ref="265DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <i>// If we don't have FCTIDUZ, or SPE, and we need it, punt to SelectionDAG.</i></td></tr>
<tr><th id="1199">1199</th><td>  <b>if</b> (<a class="local col5 ref" href="#265DstVT" title='DstVT' data-ref="265DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; !<a class="local col4 ref" href="#264IsSigned" title='IsSigned' data-ref="264IsSigned">IsSigned</a> &amp;&amp;</td></tr>
<tr><th id="1200">1200</th><td>      !<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8hasFPCVTEv" title='llvm::PPCSubtarget::hasFPCVT' data-ref="_ZNK4llvm12PPCSubtarget8hasFPCVTEv">hasFPCVT</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>())</td></tr>
<tr><th id="1201">1201</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="268Src" title='Src' data-type='llvm::Value *' data-ref="268Src">Src</dfn> = <a class="local col3 ref" href="#263I" title='I' data-ref="263I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1204">1204</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="269SrcTy" title='SrcTy' data-type='llvm::Type *' data-ref="269SrcTy">SrcTy</dfn> = <a class="local col8 ref" href="#268Src" title='Src' data-ref="268Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col9 ref" href="#269SrcTy" title='SrcTy' data-ref="269SrcTy">SrcTy</a>, <span class='refarg'><a class="local col6 ref" href="#266SrcVT" title='SrcVT' data-ref="266SrcVT">SrcVT</a></span>))</td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>if</b> (<a class="local col6 ref" href="#266SrcVT" title='SrcVT' data-ref="266SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <a class="local col6 ref" href="#266SrcVT" title='SrcVT' data-ref="266SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="1209">1209</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270SrcReg" title='SrcReg' data-type='unsigned int' data-ref="270SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#268Src" title='Src' data-ref="268Src">Src</a>);</td></tr>
<tr><th id="1212">1212</th><td>  <b>if</b> (<a class="local col0 ref" href="#270SrcReg" title='SrcReg' data-ref="270SrcReg">SrcReg</a> == <var>0</var>)</td></tr>
<tr><th id="1213">1213</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <i>// Convert f32 to f64 or convert VSSRC to VSFRC if necessary. This is just a</i></td></tr>
<tr><th id="1216">1216</th><td><i>  // meaningless copy to get the register class right.</i></td></tr>
<tr><th id="1217">1217</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="271InRC" title='InRC' data-type='const llvm::TargetRegisterClass *' data-ref="271InRC">InRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#270SrcReg" title='SrcReg' data-ref="270SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1218">1218</th><td>  <b>if</b> (InRC == &amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span>)</td></tr>
<tr><th id="1219">1219</th><td>    SrcReg = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>, SrcReg);</td></tr>
<tr><th id="1220">1220</th><td>  <b>else</b> <b>if</b> (InRC == &amp;PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>)</td></tr>
<tr><th id="1221">1221</th><td>    SrcReg = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>, SrcReg);</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <i>// Determine the opcode for the conversion, which takes place</i></td></tr>
<tr><th id="1224">1224</th><td><i>  // entirely within FPRs or VSRs.</i></td></tr>
<tr><th id="1225">1225</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="272DestReg" title='DestReg' data-type='unsigned int' data-ref="272DestReg">DestReg</dfn>;</td></tr>
<tr><th id="1226">1226</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273Opc" title='Opc' data-type='unsigned int' data-ref="273Opc">Opc</dfn>;</td></tr>
<tr><th id="1227">1227</th><td>  <em>auto</em> <dfn class="local col4 decl" id="274RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="274RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#270SrcReg" title='SrcReg' data-ref="270SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>()) {</td></tr>
<tr><th id="1230">1230</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="1231">1231</th><td>    <b>if</b> (IsSigned)</td></tr>
<tr><th id="1232">1232</th><td>      Opc = InRC == &amp;PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span> ? PPC::<span class='error' title="no member named &apos;EFSCTSIZ&apos; in namespace &apos;llvm::PPC&apos;">EFSCTSIZ</span> : PPC::<span class='error' title="no member named &apos;EFDCTSIZ&apos; in namespace &apos;llvm::PPC&apos;">EFDCTSIZ</span>;</td></tr>
<tr><th id="1233">1233</th><td>    <b>else</b></td></tr>
<tr><th id="1234">1234</th><td>      Opc = InRC == &amp;PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span> ? PPC::<span class='error' title="no member named &apos;EFSCTUIZ&apos; in namespace &apos;llvm::PPC&apos;">EFSCTUIZ</span> : PPC::<span class='error' title="no member named &apos;EFDCTUIZ&apos; in namespace &apos;llvm::PPC&apos;">EFDCTUIZ</span>;</td></tr>
<tr><th id="1235">1235</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::isVSFRCRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_111PPCFastISel15isVSFRCRegClassEPKN4llvm19TargetRegisterClassE">isVSFRCRegClass</a>(<a class="local col4 ref" href="#274RC" title='RC' data-ref="274RC">RC</a>)) {</td></tr>
<tr><th id="1236">1236</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>);</td></tr>
<tr><th id="1237">1237</th><td>    <b>if</b> (DstVT == MVT::i32) </td></tr>
<tr><th id="1238">1238</th><td>      Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;XSCVDPSXWS&apos; in namespace &apos;llvm::PPC&apos;">XSCVDPSXWS</span> : PPC::<span class='error' title="no member named &apos;XSCVDPUXWS&apos; in namespace &apos;llvm::PPC&apos;">XSCVDPUXWS</span>;</td></tr>
<tr><th id="1239">1239</th><td>    <b>else</b></td></tr>
<tr><th id="1240">1240</th><td>      Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;XSCVDPSXDS&apos; in namespace &apos;llvm::PPC&apos;">XSCVDPSXDS</span> : PPC::<span class='error' title="no member named &apos;XSCVDPUXDS&apos; in namespace &apos;llvm::PPC&apos;">XSCVDPUXDS</span>;</td></tr>
<tr><th id="1241">1241</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1242">1242</th><td>    DestReg = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>);</td></tr>
<tr><th id="1243">1243</th><td>    <b>if</b> (DstVT == MVT::i32)</td></tr>
<tr><th id="1244">1244</th><td>      <b>if</b> (IsSigned)</td></tr>
<tr><th id="1245">1245</th><td>        Opc = PPC::<span class='error' title="no member named &apos;FCTIWZ&apos; in namespace &apos;llvm::PPC&apos;">FCTIWZ</span>;</td></tr>
<tr><th id="1246">1246</th><td>      <b>else</b></td></tr>
<tr><th id="1247">1247</th><td>        Opc = PPCSubTarget-&gt;hasFPCVT() ? PPC::<span class='error' title="no member named &apos;FCTIWUZ&apos; in namespace &apos;llvm::PPC&apos;">FCTIWUZ</span> : PPC::<span class='error' title="no member named &apos;FCTIDZ&apos; in namespace &apos;llvm::PPC&apos;">FCTIDZ</span>;</td></tr>
<tr><th id="1248">1248</th><td>    <b>else</b></td></tr>
<tr><th id="1249">1249</th><td>      Opc = IsSigned ? PPC::<span class='error' title="no member named &apos;FCTIDZ&apos; in namespace &apos;llvm::PPC&apos;">FCTIDZ</span> : PPC::<span class='error' title="no member named &apos;FCTIDUZ&apos; in namespace &apos;llvm::PPC&apos;">FCTIDUZ</span>;</td></tr>
<tr><th id="1250">1250</th><td>  }</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <i>// Generate the convert.</i></td></tr>
<tr><th id="1253">1253</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#273Opc" title='Opc' data-ref="273Opc">Opc</a>), <a class="local col2 ref" href="#272DestReg" title='DestReg' data-ref="272DestReg">DestReg</a>)</td></tr>
<tr><th id="1254">1254</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#270SrcReg" title='SrcReg' data-ref="270SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <i>// Now move the integer value from a float register to an integer register.</i></td></tr>
<tr><th id="1257">1257</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="275IntReg" title='IntReg' data-type='unsigned int' data-ref="275IntReg">IntReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>() ? <a class="local col2 ref" href="#272DestReg" title='DestReg' data-ref="272DestReg">DestReg</a> :</td></tr>
<tr><th id="1258">1258</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb" title='(anonymous namespace)::PPCFastISel::PPCMoveToIntReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15PPCMoveToIntRegEPKN4llvm11InstructionENS1_3MVTEjb">PPCMoveToIntReg</a>(<a class="local col3 ref" href="#263I" title='I' data-ref="263I">I</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#265DstVT" title='DstVT' data-ref="265DstVT">DstVT</a>, <a class="local col2 ref" href="#272DestReg" title='DestReg' data-ref="272DestReg">DestReg</a>, <a class="local col4 ref" href="#264IsSigned" title='IsSigned' data-ref="264IsSigned">IsSigned</a>);</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <b>if</b> (<a class="local col5 ref" href="#275IntReg" title='IntReg' data-ref="275IntReg">IntReg</a> == <var>0</var>)</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#263I" title='I' data-ref="263I">I</a>, <a class="local col5 ref" href="#275IntReg" title='IntReg' data-ref="275IntReg">IntReg</a>);</td></tr>
<tr><th id="1264">1264</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1265">1265</th><td>}</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">// Attempt to fast-select a binary integer operation that isn't already</i></td></tr>
<tr><th id="1268">1268</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">// handled automatically.</i></td></tr>
<tr><th id="1269">1269</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::PPCFastISel::SelectBinaryIntOp' data-type='bool (anonymous namespace)::PPCFastISel::SelectBinaryIntOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="276I" title='I' data-type='const llvm::Instruction *' data-ref="276I">I</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="277ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="277ISDOpcode">ISDOpcode</dfn>) {</td></tr>
<tr><th id="1270">1270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="278DestVT" title='DestVT' data-type='llvm::EVT' data-ref="278DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <i>// We can get here in the case when we have a binary operation on a non-legal</i></td></tr>
<tr><th id="1273">1273</th><td><i>  // type and the target independent selector doesn't know how to handle it.</i></td></tr>
<tr><th id="1274">1274</th><td>  <b>if</b> (<a class="local col8 ref" href="#278DestVT" title='DestVT' data-ref="278DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col8 ref" href="#278DestVT" title='DestVT' data-ref="278DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1275">1275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <i>// Look at the currently assigned register for this instruction</i></td></tr>
<tr><th id="1278">1278</th><td><i>  // to determine the required register class.  If there is no register,</i></td></tr>
<tr><th id="1279">1279</th><td><i>  // make a conservative choice (don't assign R0).</i></td></tr>
<tr><th id="1280">1280</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="279AssignedReg" title='AssignedReg' data-type='unsigned int' data-ref="279AssignedReg">AssignedReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::ValueMap" title='llvm::FunctionLoweringInfo::ValueMap' data-ref="llvm::FunctionLoweringInfo::ValueMap">ValueMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>]</a>;</td></tr>
<tr><th id="1281">1281</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="280RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="280RC">RC</dfn> =</td></tr>
<tr><th id="1282">1282</th><td>    (AssignedReg ? MRI.getRegClass(AssignedReg) :</td></tr>
<tr><th id="1283">1283</th><td>     &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>);</td></tr>
<tr><th id="1284">1284</th><td>  <em>bool</em> <dfn class="local col1 decl" id="281IsGPRC" title='IsGPRC' data-type='bool' data-ref="281IsGPRC">IsGPRC</dfn> = RC-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="282Opc" title='Opc' data-type='unsigned int' data-ref="282Opc">Opc</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>  <b>switch</b> (<a class="local col7 ref" href="#277ISDOpcode" title='ISDOpcode' data-ref="277ISDOpcode">ISDOpcode</a>) {</td></tr>
<tr><th id="1288">1288</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1289">1289</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="1290">1290</th><td>      Opc = IsGPRC ? PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span> : PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span>;</td></tr>
<tr><th id="1291">1291</th><td>      <b>break</b>;</td></tr>
<tr><th id="1292">1292</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="1293">1293</th><td>      Opc = IsGPRC ? PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span> : PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>;</td></tr>
<tr><th id="1294">1294</th><td>      <b>break</b>;</td></tr>
<tr><th id="1295">1295</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>:</td></tr>
<tr><th id="1296">1296</th><td>      Opc = IsGPRC ? PPC::<span class='error' title="no member named &apos;SUBF&apos; in namespace &apos;llvm::PPC&apos;">SUBF</span> : PPC::<span class='error' title="no member named &apos;SUBF8&apos; in namespace &apos;llvm::PPC&apos;">SUBF8</span>;</td></tr>
<tr><th id="1297">1297</th><td>      <b>break</b>;</td></tr>
<tr><th id="1298">1298</th><td>  }</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283ResultReg" title='ResultReg' data-type='unsigned int' data-ref="283ResultReg">ResultReg</dfn> = createResultReg(RC ? RC : &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>);</td></tr>
<tr><th id="1301">1301</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="284SrcReg1">SrcReg1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1302">1302</th><td>  <b>if</b> (<a class="local col4 ref" href="#284SrcReg1" title='SrcReg1' data-ref="284SrcReg1">SrcReg1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>  <i>// Handle case of small immediate operand.</i></td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col5 decl" id="285ConstInt" title='ConstInt' data-type='const llvm::ConstantInt *' data-ref="285ConstInt"><a class="local col5 ref" href="#285ConstInt" title='ConstInt' data-ref="285ConstInt">ConstInt</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1306">1306</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="286CIVal" title='CIVal' data-type='const llvm::APInt &amp;' data-ref="286CIVal">CIVal</dfn> = <a class="local col5 ref" href="#285ConstInt" title='ConstInt' data-ref="285ConstInt">ConstInt</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="1307">1307</th><td>    <em>int</em> <dfn class="local col7 decl" id="287Imm" title='Imm' data-type='int' data-ref="287Imm">Imm</dfn> = (<em>int</em>)<a class="local col6 ref" href="#286CIVal" title='CIVal' data-ref="286CIVal">CIVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1308">1308</th><td>    <em>bool</em> <dfn class="local col8 decl" id="288UseImm" title='UseImm' data-type='bool' data-ref="288UseImm">UseImm</dfn> = <b>true</b>;</td></tr>
<tr><th id="1309">1309</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#287Imm" title='Imm' data-ref="287Imm">Imm</a>)) {</td></tr>
<tr><th id="1310">1310</th><td>      <b>switch</b> (<a class="local col2 ref" href="#282Opc" title='Opc' data-ref="282Opc">Opc</a>) {</td></tr>
<tr><th id="1311">1311</th><td>        <b>default</b>:</td></tr>
<tr><th id="1312">1312</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Missing case!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1312)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Missing case!"</q>);</td></tr>
<tr><th id="1313">1313</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span>:</td></tr>
<tr><th id="1314">1314</th><td>          Opc = PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>;</td></tr>
<tr><th id="1315">1315</th><td>          MRI.setRegClass(SrcReg1, &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>);</td></tr>
<tr><th id="1316">1316</th><td>          <b>break</b>;</td></tr>
<tr><th id="1317">1317</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span>:</td></tr>
<tr><th id="1318">1318</th><td>          Opc = PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>;</td></tr>
<tr><th id="1319">1319</th><td>          MRI.setRegClass(SrcReg1, &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="1320">1320</th><td>          <b>break</b>;</td></tr>
<tr><th id="1321">1321</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>:</td></tr>
<tr><th id="1322">1322</th><td>          Opc = PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>;</td></tr>
<tr><th id="1323">1323</th><td>          <b>break</b>;</td></tr>
<tr><th id="1324">1324</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span>:</td></tr>
<tr><th id="1325">1325</th><td>          Opc = PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>;</td></tr>
<tr><th id="1326">1326</th><td>          <b>break</b>;</td></tr>
<tr><th id="1327">1327</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;SUBF&apos; in namespace &apos;llvm::PPC&apos;">SUBF</span>:</td></tr>
<tr><th id="1328">1328</th><td>          <b>if</b> (Imm == -<var>32768</var>)</td></tr>
<tr><th id="1329">1329</th><td>            UseImm = <b>false</b>;</td></tr>
<tr><th id="1330">1330</th><td>          <b>else</b> {</td></tr>
<tr><th id="1331">1331</th><td>            Opc = PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>;</td></tr>
<tr><th id="1332">1332</th><td>            MRI.setRegClass(SrcReg1, &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>);</td></tr>
<tr><th id="1333">1333</th><td>            Imm = -Imm;</td></tr>
<tr><th id="1334">1334</th><td>          }</td></tr>
<tr><th id="1335">1335</th><td>          <b>break</b>;</td></tr>
<tr><th id="1336">1336</th><td>        <b>case</b> PPC::<span class='error' title="no member named &apos;SUBF8&apos; in namespace &apos;llvm::PPC&apos;">SUBF8</span>:</td></tr>
<tr><th id="1337">1337</th><td>          <b>if</b> (Imm == -<var>32768</var>)</td></tr>
<tr><th id="1338">1338</th><td>            UseImm = <b>false</b>;</td></tr>
<tr><th id="1339">1339</th><td>          <b>else</b> {</td></tr>
<tr><th id="1340">1340</th><td>            Opc = PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>;</td></tr>
<tr><th id="1341">1341</th><td>            MRI.setRegClass(SrcReg1, &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="1342">1342</th><td>            Imm = -Imm;</td></tr>
<tr><th id="1343">1343</th><td>          }</td></tr>
<tr><th id="1344">1344</th><td>          <b>break</b>;</td></tr>
<tr><th id="1345">1345</th><td>      }</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td>      <b>if</b> (<a class="local col8 ref" href="#288UseImm" title='UseImm' data-ref="288UseImm">UseImm</a>) {</td></tr>
<tr><th id="1348">1348</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#282Opc" title='Opc' data-ref="282Opc">Opc</a>),</td></tr>
<tr><th id="1349">1349</th><td>                <a class="local col3 ref" href="#283ResultReg" title='ResultReg' data-ref="283ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1350">1350</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#284SrcReg1" title='SrcReg1' data-ref="284SrcReg1">SrcReg1</a>)</td></tr>
<tr><th id="1351">1351</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#287Imm" title='Imm' data-ref="287Imm">Imm</a>);</td></tr>
<tr><th id="1352">1352</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>, <a class="local col3 ref" href="#283ResultReg" title='ResultReg' data-ref="283ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1353">1353</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1354">1354</th><td>      }</td></tr>
<tr><th id="1355">1355</th><td>    }</td></tr>
<tr><th id="1356">1356</th><td>  }</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <i>// Reg-reg case.</i></td></tr>
<tr><th id="1359">1359</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="289SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="289SrcReg2">SrcReg2</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1360">1360</th><td>  <b>if</b> (<a class="local col9 ref" href="#289SrcReg2" title='SrcReg2' data-ref="289SrcReg2">SrcReg2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <i>// Reverse operands for subtract-from.</i></td></tr>
<tr><th id="1363">1363</th><td>  <b>if</b> (<a class="local col7 ref" href="#277ISDOpcode" title='ISDOpcode' data-ref="277ISDOpcode">ISDOpcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>)</td></tr>
<tr><th id="1364">1364</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#284SrcReg1" title='SrcReg1' data-ref="284SrcReg1">SrcReg1</a></span>, <span class='refarg'><a class="local col9 ref" href="#289SrcReg2" title='SrcReg2' data-ref="289SrcReg2">SrcReg2</a></span>);</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#282Opc" title='Opc' data-ref="282Opc">Opc</a>), <a class="local col3 ref" href="#283ResultReg" title='ResultReg' data-ref="283ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1367">1367</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#284SrcReg1" title='SrcReg1' data-ref="284SrcReg1">SrcReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#289SrcReg2" title='SrcReg2' data-ref="289SrcReg2">SrcReg2</a>);</td></tr>
<tr><th id="1368">1368</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>, <a class="local col3 ref" href="#283ResultReg" title='ResultReg' data-ref="283ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1369">1369</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1370">1370</th><td>}</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">// Handle arguments to a call that we're attempting to fast-select.</i></td></tr>
<tr><th id="1373">1373</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">// Return false if the arguments are too complex for us at the moment.</i></td></tr>
<tr><th id="1374">1374</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::PPCFastISel::processCallArgs' data-type='bool (anonymous namespace)::PPCFastISel::processCallArgs(SmallVectorImpl&lt;llvm::Value *&gt; &amp; Args, SmallVectorImpl&lt;unsigned int&gt; &amp; ArgRegs, SmallVectorImpl&lt;llvm::MVT&gt; &amp; ArgVTs, SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp; ArgFlags, SmallVectorImpl&lt;unsigned int&gt; &amp; RegArgs, CallingConv::ID CC, unsigned int &amp; NumBytes, bool IsVarArg)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">processCallArgs</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt; &amp;<dfn class="local col0 decl" id="290Args" title='Args' data-type='SmallVectorImpl&lt;llvm::Value *&gt; &amp;' data-ref="290Args">Args</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="291ArgRegs" title='ArgRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="291ArgRegs">ArgRegs</dfn>,</td></tr>
<tr><th id="1376">1376</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; &amp;<dfn class="local col2 decl" id="292ArgVTs" title='ArgVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="292ArgVTs">ArgVTs</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>&gt; &amp;<dfn class="local col3 decl" id="293ArgFlags" title='ArgFlags' data-type='SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp;' data-ref="293ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="294RegArgs" title='RegArgs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="294RegArgs">RegArgs</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>                                  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="295CC" title='CC' data-type='CallingConv::ID' data-ref="295CC">CC</dfn>,</td></tr>
<tr><th id="1380">1380</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col6 decl" id="296NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="296NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="1381">1381</th><td>                                  <em>bool</em> <dfn class="local col7 decl" id="297IsVarArg" title='IsVarArg' data-type='bool' data-ref="297IsVarArg">IsVarArg</dfn>) {</td></tr>
<tr><th id="1382">1382</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="298ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="298ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col9 decl" id="299CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="299CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#295CC" title='CC' data-ref="295CC">CC</a>, <a class="local col7 ref" href="#297IsVarArg" title='IsVarArg' data-ref="297IsVarArg">IsVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col8 ref" href="#298ArgLocs" title='ArgLocs' data-ref="298ArgLocs">ArgLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <i>// Reserve space for the linkage area on the stack.</i></td></tr>
<tr><th id="1386">1386</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="300LinkageSize" title='LinkageSize' data-type='unsigned int' data-ref="300LinkageSize">LinkageSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getFrameLoweringEv" title='llvm::PPCSubtarget::getFrameLowering' data-ref="_ZNK4llvm12PPCSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering14getLinkageSizeEv" title='llvm::PPCFrameLowering::getLinkageSize' data-ref="_ZNK4llvm16PPCFrameLowering14getLinkageSizeEv">getLinkageSize</a>();</td></tr>
<tr><th id="1387">1387</th><td>  <a class="local col9 ref" href="#299CCInfo" title='CCInfo' data-ref="299CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<a class="local col0 ref" href="#300LinkageSize" title='LinkageSize' data-ref="300LinkageSize">LinkageSize</a>, <var>8</var>);</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <a class="local col9 ref" href="#299CCInfo" title='CCInfo' data-ref="299CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E">AnalyzeCallOperands</a>(<span class='refarg'><a class="local col2 ref" href="#292ArgVTs" title='ArgVTs' data-ref="292ArgVTs">ArgVTs</a></span>, <span class='refarg'><a class="local col3 ref" href="#293ArgFlags" title='ArgFlags' data-ref="293ArgFlags">ArgFlags</a></span>, <a class="ref" href="PPCCallingConv.h.html#_ZN4llvm16CC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_PPC64_ELF_FIS' data-ref="_ZN4llvm16CC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_PPC64_ELF_FIS</a>);</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>  <i>// Bail out if we can't handle any of the arguments.</i></td></tr>
<tr><th id="1392">1392</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="301I" title='I' data-type='unsigned int' data-ref="301I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="302E" title='E' data-type='unsigned int' data-ref="302E">E</dfn> = <a class="local col8 ref" href="#298ArgLocs" title='ArgLocs' data-ref="298ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#301I" title='I' data-ref="301I">I</a> != <a class="local col2 ref" href="#302E" title='E' data-ref="302E">E</a>; ++<a class="local col1 ref" href="#301I" title='I' data-ref="301I">I</a>) {</td></tr>
<tr><th id="1393">1393</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="303VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="303VA">VA</dfn> = <a class="local col8 ref" href="#298ArgLocs" title='ArgLocs' data-ref="298ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#301I" title='I' data-ref="301I">I</a>]</a>;</td></tr>
<tr><th id="1394">1394</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="304ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="304ArgVT">ArgVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#292ArgVTs" title='ArgVTs' data-ref="292ArgVTs">ArgVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#303VA" title='VA' data-ref="303VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>    <i>// Skip vector arguments for now, as well as long double and</i></td></tr>
<tr><th id="1397">1397</th><td><i>    // uint128_t, and anything that isn't passed in a register.</i></td></tr>
<tr><th id="1398">1398</th><td>    <b>if</b> (<a class="local col4 ref" href="#304ArgVT" title='ArgVT' data-ref="304ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() || <a class="local col4 ref" href="#304ArgVT" title='ArgVT' data-ref="304ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var> || <a class="local col4 ref" href="#304ArgVT" title='ArgVT' data-ref="304ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> ||</td></tr>
<tr><th id="1399">1399</th><td>        !<a class="local col3 ref" href="#303VA" title='VA' data-ref="303VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() || <a class="local col3 ref" href="#303VA" title='VA' data-ref="303VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>())</td></tr>
<tr><th id="1400">1400</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>    <i>// Skip bit-converted arguments for now.</i></td></tr>
<tr><th id="1403">1403</th><td>    <b>if</b> (<a class="local col3 ref" href="#303VA" title='VA' data-ref="303VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() == <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>)</td></tr>
<tr><th id="1404">1404</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1405">1405</th><td>  }</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>  <i>// Get a count of how many bytes are to be pushed onto the stack.</i></td></tr>
<tr><th id="1408">1408</th><td>  <a class="local col6 ref" href="#296NumBytes" title='NumBytes' data-ref="296NumBytes">NumBytes</a> = <a class="local col9 ref" href="#299CCInfo" title='CCInfo' data-ref="299CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>  <i>// The prolog code of the callee may store up to 8 GPR argument registers to</i></td></tr>
<tr><th id="1411">1411</th><td><i>  // the stack, allowing va_start to index over them in memory if its varargs.</i></td></tr>
<tr><th id="1412">1412</th><td><i>  // Because we cannot tell if this is needed on the caller side, we have to</i></td></tr>
<tr><th id="1413">1413</th><td><i>  // conservatively assume that it is needed.  As such, make sure we have at</i></td></tr>
<tr><th id="1414">1414</th><td><i>  // least enough stack space for the caller to store the 8 GPRs.</i></td></tr>
<tr><th id="1415">1415</th><td><i>  // FIXME: On ELFv2, it may be unnecessary to allocate the parameter area.</i></td></tr>
<tr><th id="1416">1416</th><td>  <a class="local col6 ref" href="#296NumBytes" title='NumBytes' data-ref="296NumBytes">NumBytes</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#296NumBytes" title='NumBytes' data-ref="296NumBytes">NumBytes</a>, <a class="local col0 ref" href="#300LinkageSize" title='LinkageSize' data-ref="300LinkageSize">LinkageSize</a> + <var>64</var>);</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>  <i>// Issue CALLSEQ_START.</i></td></tr>
<tr><th id="1419">1419</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1420">1420</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>()))</td></tr>
<tr><th id="1421">1421</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#296NumBytes" title='NumBytes' data-ref="296NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <i>// Prepare to assign register arguments.  Every argument uses up a</i></td></tr>
<tr><th id="1424">1424</th><td><i>  // GPR protocol register even if it's passed in a floating-point</i></td></tr>
<tr><th id="1425">1425</th><td><i>  // register (unless we're using the fast calling convention).</i></td></tr>
<tr><th id="1426">1426</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="305NextGPR" title='NextGPR' data-type='unsigned int' data-ref="305NextGPR">NextGPR</dfn> = PPC::<span class='error' title="no member named &apos;X3&apos; in namespace &apos;llvm::PPC&apos;">X3</span>;</td></tr>
<tr><th id="1427">1427</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="306NextFPR" title='NextFPR' data-type='unsigned int' data-ref="306NextFPR">NextFPR</dfn> = PPC::<span class='error' title="no member named &apos;F1&apos; in namespace &apos;llvm::PPC&apos;">F1</span>;</td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>  <i>// Process arguments.</i></td></tr>
<tr><th id="1430">1430</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="307I" title='I' data-type='unsigned int' data-ref="307I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="308E" title='E' data-type='unsigned int' data-ref="308E">E</dfn> = <a class="local col8 ref" href="#298ArgLocs" title='ArgLocs' data-ref="298ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a> != <a class="local col8 ref" href="#308E" title='E' data-ref="308E">E</a>; ++<a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>) {</td></tr>
<tr><th id="1431">1431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="309VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="309VA">VA</dfn> = <a class="local col8 ref" href="#298ArgLocs" title='ArgLocs' data-ref="298ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>]</a>;</td></tr>
<tr><th id="1432">1432</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="310Arg" title='Arg' data-type='unsigned int' data-ref="310Arg">Arg</dfn> = <a class="local col1 ref" href="#291ArgRegs" title='ArgRegs' data-ref="291ArgRegs">ArgRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309VA" title='VA' data-ref="309VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1433">1433</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="311ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="311ArgVT">ArgVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#292ArgVTs" title='ArgVTs' data-ref="292ArgVTs">ArgVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309VA" title='VA' data-ref="309VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>    <i>// Handle argument promotion and bitcasts.</i></td></tr>
<tr><th id="1436">1436</th><td>    <b>switch</b> (<a class="local col9 ref" href="#309VA" title='VA' data-ref="309VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="1437">1437</th><td>      <b>default</b>:</td></tr>
<tr><th id="1438">1438</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1438)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="1439">1439</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="1440">1440</th><td>        <b>break</b>;</td></tr>
<tr><th id="1441">1441</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>: {</td></tr>
<tr><th id="1442">1442</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="312DestVT" title='DestVT' data-type='llvm::MVT' data-ref="312DestVT">DestVT</dfn> = <a class="local col9 ref" href="#309VA" title='VA' data-ref="309VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1443">1443</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="313RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="313RC">RC</dfn> =</td></tr>
<tr><th id="1444">1444</th><td>          (DestVT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="1445">1445</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="314TmpReg" title='TmpReg' data-type='unsigned int' data-ref="314TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col3 ref" href="#313RC" title='RC' data-ref="313RC">RC</a>);</td></tr>
<tr><th id="1446">1446</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a>, <a class="local col0 ref" href="#310Arg" title='Arg' data-ref="310Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#312DestVT" title='DestVT' data-ref="312DestVT">DestVT</a>, <a class="local col4 ref" href="#314TmpReg" title='TmpReg' data-ref="314TmpReg">TmpReg</a>, <i>/*IsZExt*/</i><b>false</b>))</td></tr>
<tr><th id="1447">1447</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Failed to emit a sext!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1447)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Failed to emit a sext!"</q>);</td></tr>
<tr><th id="1448">1448</th><td>        <a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col2 ref" href="#312DestVT" title='DestVT' data-ref="312DestVT">DestVT</a>;</td></tr>
<tr><th id="1449">1449</th><td>        <a class="local col0 ref" href="#310Arg" title='Arg' data-ref="310Arg">Arg</a> = <a class="local col4 ref" href="#314TmpReg" title='TmpReg' data-ref="314TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1450">1450</th><td>        <b>break</b>;</td></tr>
<tr><th id="1451">1451</th><td>      }</td></tr>
<tr><th id="1452">1452</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="1453">1453</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>: {</td></tr>
<tr><th id="1454">1454</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="315DestVT" title='DestVT' data-type='llvm::MVT' data-ref="315DestVT">DestVT</dfn> = <a class="local col9 ref" href="#309VA" title='VA' data-ref="309VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1455">1455</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="316RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="316RC">RC</dfn> =</td></tr>
<tr><th id="1456">1456</th><td>          (DestVT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="1457">1457</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="317TmpReg" title='TmpReg' data-type='unsigned int' data-ref="317TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#316RC" title='RC' data-ref="316RC">RC</a>);</td></tr>
<tr><th id="1458">1458</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a>, <a class="local col0 ref" href="#310Arg" title='Arg' data-ref="310Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#315DestVT" title='DestVT' data-ref="315DestVT">DestVT</a>, <a class="local col7 ref" href="#317TmpReg" title='TmpReg' data-ref="317TmpReg">TmpReg</a>, <i>/*IsZExt*/</i><b>true</b>))</td></tr>
<tr><th id="1459">1459</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Failed to emit a zext!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1459)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Failed to emit a zext!"</q>);</td></tr>
<tr><th id="1460">1460</th><td>        <a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col5 ref" href="#315DestVT" title='DestVT' data-ref="315DestVT">DestVT</a>;</td></tr>
<tr><th id="1461">1461</th><td>        <a class="local col0 ref" href="#310Arg" title='Arg' data-ref="310Arg">Arg</a> = <a class="local col7 ref" href="#317TmpReg" title='TmpReg' data-ref="317TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1462">1462</th><td>        <b>break</b>;</td></tr>
<tr><th id="1463">1463</th><td>      }</td></tr>
<tr><th id="1464">1464</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>: {</td></tr>
<tr><th id="1465">1465</th><td>        <i>// FIXME: Not yet handled.</i></td></tr>
<tr><th id="1466">1466</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should have bailed before getting here!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1466)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have bailed before getting here!"</q>);</td></tr>
<tr><th id="1467">1467</th><td>        <b>break</b>;</td></tr>
<tr><th id="1468">1468</th><td>      }</td></tr>
<tr><th id="1469">1469</th><td>    }</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>    <i>// Copy this argument to the appropriate register.</i></td></tr>
<tr><th id="1472">1472</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="318ArgReg" title='ArgReg' data-type='unsigned int' data-ref="318ArgReg">ArgReg</dfn>;</td></tr>
<tr><th id="1473">1473</th><td>    <b>if</b> (<a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col1 ref" href="#311ArgVT" title='ArgVT' data-ref="311ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="1474">1474</th><td>      <a class="local col8 ref" href="#318ArgReg" title='ArgReg' data-ref="318ArgReg">ArgReg</a> = <a class="local col6 ref" href="#306NextFPR" title='NextFPR' data-ref="306NextFPR">NextFPR</a>++;</td></tr>
<tr><th id="1475">1475</th><td>      <b>if</b> (<a class="local col5 ref" href="#295CC" title='CC' data-ref="295CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>)</td></tr>
<tr><th id="1476">1476</th><td>        ++<a class="local col5 ref" href="#305NextGPR" title='NextGPR' data-ref="305NextGPR">NextGPR</a>;</td></tr>
<tr><th id="1477">1477</th><td>    } <b>else</b></td></tr>
<tr><th id="1478">1478</th><td>      <a class="local col8 ref" href="#318ArgReg" title='ArgReg' data-ref="318ArgReg">ArgReg</a> = <a class="local col5 ref" href="#305NextGPR" title='NextGPR' data-ref="305NextGPR">NextGPR</a>++;</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1481">1481</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col8 ref" href="#318ArgReg" title='ArgReg' data-ref="318ArgReg">ArgReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#310Arg" title='Arg' data-ref="310Arg">Arg</a>);</td></tr>
<tr><th id="1482">1482</th><td>    <a class="local col4 ref" href="#294RegArgs" title='RegArgs' data-ref="294RegArgs">RegArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#318ArgReg" title='ArgReg' data-ref="318ArgReg">ArgReg</a>);</td></tr>
<tr><th id="1483">1483</th><td>  }</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1486">1486</th><td>}</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj">// For a call that we've determined we can fast-select, finish the</i></td></tr>
<tr><th id="1489">1489</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj">// call sequence and generate a copy to obtain the return value (if any).</i></td></tr>
<tr><th id="1490">1490</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj" title='(anonymous namespace)::PPCFastISel::finishCall' data-type='bool (anonymous namespace)::PPCFastISel::finishCall(llvm::MVT RetVT, llvm::FastISel::CallLoweringInfo &amp; CLI, unsigned int &amp; NumBytes)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj">finishCall</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="319RetVT" title='RetVT' data-type='llvm::MVT' data-ref="319RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col0 decl" id="320CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="320CLI">CLI</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="321NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="321NumBytes">NumBytes</dfn>) {</td></tr>
<tr><th id="1491">1491</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="322CC" title='CC' data-type='CallingConv::ID' data-ref="322CC">CC</dfn> = <a class="local col0 ref" href="#320CLI" title='CLI' data-ref="320CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a>;</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <i>// Issue CallSEQ_END.</i></td></tr>
<tr><th id="1494">1494</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1495">1495</th><td>          <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()))</td></tr>
<tr><th id="1496">1496</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#321NumBytes" title='NumBytes' data-ref="321NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <i>// Next, generate a copy to obtain the return value.</i></td></tr>
<tr><th id="1499">1499</th><td><i>  // FIXME: No multi-register return values yet, though I don't foresee</i></td></tr>
<tr><th id="1500">1500</th><td><i>  // any real difficulties there.</i></td></tr>
<tr><th id="1501">1501</th><td>  <b>if</b> (<a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a>) {</td></tr>
<tr><th id="1502">1502</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="323RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="323RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="1503">1503</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col4 decl" id="324CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="324CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col2 ref" href="#322CC" title='CC' data-ref="322CC">CC</a>, <b>false</b>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col3 ref" href="#323RVLocs" title='RVLocs' data-ref="323RVLocs">RVLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a>);</td></tr>
<tr><th id="1504">1504</th><td>    <a class="local col4 ref" href="#324CCInfo" title='CCInfo' data-ref="324CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a>, <a class="ref" href="PPCCallingConv.h.html#_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_PPC64_ELF_FIS' data-ref="_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_PPC64_ELF_FIS</a>);</td></tr>
<tr><th id="1505">1505</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col5 decl" id="325VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="325VA">VA</dfn> = <a class="local col3 ref" href="#323RVLocs" title='RVLocs' data-ref="323RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1506">1506</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RVLocs.size() == 1 &amp;&amp; &quot;No support for multi-reg return values!&quot;) ? void (0) : __assert_fail (&quot;RVLocs.size() == 1 &amp;&amp; \&quot;No support for multi-reg return values!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#323RVLocs" title='RVLocs' data-ref="323RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"No support for multi-reg return values!"</q>);</td></tr>
<tr><th id="1507">1507</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isRegLoc() &amp;&amp; &quot;Can only return in registers!&quot;) ? void (0) : __assert_fail (&quot;VA.isRegLoc() &amp;&amp; \&quot;Can only return in registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#325VA" title='VA' data-ref="325VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; <q>"Can only return in registers!"</q>);</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="326DestVT" title='DestVT' data-type='llvm::MVT' data-ref="326DestVT">DestVT</dfn> = <a class="local col5 ref" href="#325VA" title='VA' data-ref="325VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="1510">1510</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="327CopyVT" title='CopyVT' data-type='llvm::MVT' data-ref="327CopyVT">CopyVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#326DestVT" title='DestVT' data-ref="326DestVT">DestVT</a>;</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>    <i>// Ints smaller than a register still arrive in a full 64-bit</i></td></tr>
<tr><th id="1513">1513</th><td><i>    // register, so make sure we recognize this.</i></td></tr>
<tr><th id="1514">1514</th><td>    <b>if</b> (<a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1515">1515</th><td>      <a class="local col7 ref" href="#327CopyVT" title='CopyVT' data-ref="327CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="328SourcePhysReg" title='SourcePhysReg' data-type='unsigned int' data-ref="328SourcePhysReg">SourcePhysReg</dfn> = <a class="local col5 ref" href="#325VA" title='VA' data-ref="325VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="1518">1518</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="329ResultReg" title='ResultReg' data-type='unsigned int' data-ref="329ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>    <b>if</b> (<a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="local col7 ref" href="#327CopyVT" title='CopyVT' data-ref="327CopyVT">CopyVT</a>) {</td></tr>
<tr><th id="1521">1521</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="330CpyRC" title='CpyRC' data-type='const llvm::TargetRegisterClass *' data-ref="330CpyRC">CpyRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#327CopyVT" title='CopyVT' data-ref="327CopyVT">CopyVT</a>);</td></tr>
<tr><th id="1522">1522</th><td>      <a class="local col9 ref" href="#329ResultReg" title='ResultReg' data-ref="329ResultReg">ResultReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17copyRegToRegClassEPKN4llvm19TargetRegisterClassEjjj" title='(anonymous namespace)::PPCFastISel::copyRegToRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17copyRegToRegClassEPKN4llvm19TargetRegisterClassEjjj">copyRegToRegClass</a>(<a class="local col0 ref" href="#330CpyRC" title='CpyRC' data-ref="330CpyRC">CpyRC</a>, <a class="local col8 ref" href="#328SourcePhysReg" title='SourcePhysReg' data-ref="328SourcePhysReg">SourcePhysReg</a>);</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <i>// If necessary, round the floating result to single precision.</i></td></tr>
<tr><th id="1525">1525</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#327CopyVT" title='CopyVT' data-ref="327CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="1526">1526</th><td>      <a class="local col9 ref" href="#329ResultReg" title='ResultReg' data-ref="329ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a>));</td></tr>
<tr><th id="1527">1527</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;FRSP&apos; in namespace &apos;llvm::PPC&apos;">FRSP</span>),</td></tr>
<tr><th id="1528">1528</th><td>              ResultReg).addReg(SourcePhysReg);</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>    <i>// If only the low half of a general register is needed, generate</i></td></tr>
<tr><th id="1531">1531</th><td><i>    // a GPRC copy instead of a G8RC copy.  (EXTRACT_SUBREG can't be</i></td></tr>
<tr><th id="1532">1532</th><td><i>    // used along the fast-isel path (not lowered), and downstream logic</i></td></tr>
<tr><th id="1533">1533</th><td><i>    // also doesn't like a direct subreg copy on a physical reg.)</i></td></tr>
<tr><th id="1534">1534</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col9 ref" href="#319RetVT" title='RetVT' data-ref="319RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1535">1535</th><td>      <i>// Convert physical register from G8RC to GPRC.</i></td></tr>
<tr><th id="1536">1536</th><td>      SourcePhysReg -= PPC::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::PPC&apos;">X0</span> - PPC::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::PPC&apos;">R0</span>;</td></tr>
<tr><th id="1537">1537</th><td>      ResultReg = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>, SourcePhysReg);</td></tr>
<tr><th id="1538">1538</th><td>    }</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResultReg &amp;&amp; &quot;ResultReg unset!&quot;) ? void (0) : __assert_fail (&quot;ResultReg &amp;&amp; \&quot;ResultReg unset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1540, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#329ResultReg" title='ResultReg' data-ref="329ResultReg">ResultReg</a> &amp;&amp; <q>"ResultReg unset!"</q>);</td></tr>
<tr><th id="1541">1541</th><td>    <a class="local col0 ref" href="#320CLI" title='CLI' data-ref="320CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::InRegs" title='llvm::FastISel::CallLoweringInfo::InRegs' data-ref="llvm::FastISel::CallLoweringInfo::InRegs">InRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#328SourcePhysReg" title='SourcePhysReg' data-ref="328SourcePhysReg">SourcePhysReg</a>);</td></tr>
<tr><th id="1542">1542</th><td>    <a class="local col0 ref" href="#320CLI" title='CLI' data-ref="320CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg">ResultReg</a> = <a class="local col9 ref" href="#329ResultReg" title='ResultReg' data-ref="329ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1543">1543</th><td>    <a class="local col0 ref" href="#320CLI" title='CLI' data-ref="320CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::NumResultRegs" title='llvm::FastISel::CallLoweringInfo::NumResultRegs' data-ref="llvm::FastISel::CallLoweringInfo::NumResultRegs">NumResultRegs</a> = <var>1</var>;</td></tr>
<tr><th id="1544">1544</th><td>  }</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1547">1547</th><td>}</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::PPCFastISel::fastLowerCall' data-type='bool (anonymous namespace)::PPCFastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col1 decl" id="331CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="331CLI">CLI</dfn>) {</td></tr>
<tr><th id="1550">1550</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="332CC" title='CC' data-type='CallingConv::ID' data-ref="332CC">CC</dfn>  = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a>;</td></tr>
<tr><th id="1551">1551</th><td>  <em>bool</em> <dfn class="local col3 decl" id="333IsTailCall" title='IsTailCall' data-type='bool' data-ref="333IsTailCall">IsTailCall</dfn>     = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsTailCall" title='llvm::FastISel::CallLoweringInfo::IsTailCall' data-ref="llvm::FastISel::CallLoweringInfo::IsTailCall">IsTailCall</a>;</td></tr>
<tr><th id="1552">1552</th><td>  <em>bool</em> <dfn class="local col4 decl" id="334IsVarArg" title='IsVarArg' data-type='bool' data-ref="334IsVarArg">IsVarArg</dfn>       = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</a>;</td></tr>
<tr><th id="1553">1553</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="335Callee" title='Callee' data-type='const llvm::Value *' data-ref="335Callee">Callee</dfn> = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</a>;</td></tr>
<tr><th id="1554">1554</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="336Symbol" title='Symbol' data-type='const llvm::MCSymbol *' data-ref="336Symbol">Symbol</dfn> = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol">Symbol</a>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <b>if</b> (!<a class="local col5 ref" href="#335Callee" title='Callee' data-ref="335Callee">Callee</a> &amp;&amp; !<a class="local col6 ref" href="#336Symbol" title='Symbol' data-ref="336Symbol">Symbol</a>)</td></tr>
<tr><th id="1557">1557</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <i>// Allow SelectionDAG isel to handle tail calls.</i></td></tr>
<tr><th id="1560">1560</th><td>  <b>if</b> (<a class="local col3 ref" href="#333IsTailCall" title='IsTailCall' data-ref="333IsTailCall">IsTailCall</a>)</td></tr>
<tr><th id="1561">1561</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>  <i>// Let SDISel handle vararg functions.</i></td></tr>
<tr><th id="1564">1564</th><td>  <b>if</b> (<a class="local col4 ref" href="#334IsVarArg" title='IsVarArg' data-ref="334IsVarArg">IsVarArg</a>)</td></tr>
<tr><th id="1565">1565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <i>// Handle simple calls for now, with legal return types and</i></td></tr>
<tr><th id="1568">1568</th><td><i>  // those that can be extended.</i></td></tr>
<tr><th id="1569">1569</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="337RetTy" title='RetTy' data-type='llvm::Type *' data-ref="337RetTy">RetTy</dfn> = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a>;</td></tr>
<tr><th id="1570">1570</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="338RetVT" title='RetVT' data-type='llvm::MVT' data-ref="338RetVT">RetVT</dfn>;</td></tr>
<tr><th id="1571">1571</th><td>  <b>if</b> (<a class="local col7 ref" href="#337RetTy" title='RetTy' data-ref="337RetTy">RetTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="1572">1572</th><td>    <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a>;</td></tr>
<tr><th id="1573">1573</th><td>  <b>else</b> <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col7 ref" href="#337RetTy" title='RetTy' data-ref="337RetTy">RetTy</a>, <span class='refarg'><a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a></span>) &amp;&amp; <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="1574">1574</th><td>           <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1576">1576</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9useCRBitsEv" title='llvm::PPCSubtarget::useCRBits' data-ref="_ZNK4llvm12PPCSubtarget9useCRBitsEv">useCRBits</a>())</td></tr>
<tr><th id="1577">1577</th><td>    <i>// We can't handle boolean returns when CR bits are in use.</i></td></tr>
<tr><th id="1578">1578</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <i>// FIXME: No multi-register return values yet.</i></td></tr>
<tr><th id="1581">1581</th><td>  <b>if</b> (<a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a> &amp;&amp; <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="1582">1582</th><td>      <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp;</td></tr>
<tr><th id="1583">1583</th><td>      <a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="1584">1584</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="339RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="339RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="1585">1585</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col0 decl" id="340CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="340CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col2 ref" href="#332CC" title='CC' data-ref="332CC">CC</a>, <a class="local col4 ref" href="#334IsVarArg" title='IsVarArg' data-ref="334IsVarArg">IsVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col9 ref" href="#339RVLocs" title='RVLocs' data-ref="339RVLocs">RVLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a>);</td></tr>
<tr><th id="1586">1586</th><td>    <a class="local col0 ref" href="#340CCInfo" title='CCInfo' data-ref="340CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a>, <a class="ref" href="PPCCallingConv.h.html#_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_PPC64_ELF_FIS' data-ref="_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_PPC64_ELF_FIS</a>);</td></tr>
<tr><th id="1587">1587</th><td>    <b>if</b> (<a class="local col9 ref" href="#339RVLocs" title='RVLocs' data-ref="339RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="1588">1588</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1589">1589</th><td>  }</td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td>  <i>// Bail early if more than 8 arguments, as we only currently</i></td></tr>
<tr><th id="1592">1592</th><td><i>  // handle arguments passed in registers.</i></td></tr>
<tr><th id="1593">1593</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="341NumArgs" title='NumArgs' data-type='unsigned int' data-ref="341NumArgs">NumArgs</dfn> = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals">OutVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1594">1594</th><td>  <b>if</b> (<a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a> &gt; <var>8</var>)</td></tr>
<tr><th id="1595">1595</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>  <i>// Set up the argument vectors.</i></td></tr>
<tr><th id="1598">1598</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="342Args" title='Args' data-type='SmallVector&lt;llvm::Value *, 8&gt;' data-ref="342Args">Args</dfn>;</td></tr>
<tr><th id="1599">1599</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="343ArgRegs" title='ArgRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="343ArgRegs">ArgRegs</dfn>;</td></tr>
<tr><th id="1600">1600</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="344ArgVTs" title='ArgVTs' data-type='SmallVector&lt;llvm::MVT, 8&gt;' data-ref="344ArgVTs">ArgVTs</dfn>;</td></tr>
<tr><th id="1601">1601</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="345ArgFlags" title='ArgFlags' data-type='SmallVector&lt;ISD::ArgFlagsTy, 8&gt;' data-ref="345ArgFlags">ArgFlags</dfn>;</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>  <a class="local col2 ref" href="#342Args" title='Args' data-ref="342Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a>);</td></tr>
<tr><th id="1604">1604</th><td>  <a class="local col3 ref" href="#343ArgRegs" title='ArgRegs' data-ref="343ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a>);</td></tr>
<tr><th id="1605">1605</th><td>  <a class="local col4 ref" href="#344ArgVTs" title='ArgVTs' data-ref="344ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a>);</td></tr>
<tr><th id="1606">1606</th><td>  <a class="local col5 ref" href="#345ArgFlags" title='ArgFlags' data-ref="345ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a>);</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="346i" title='i' data-type='unsigned int' data-ref="346i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="347ie" title='ie' data-type='unsigned int' data-ref="347ie">ie</dfn> = <a class="local col1 ref" href="#341NumArgs" title='NumArgs' data-ref="341NumArgs">NumArgs</a>; <a class="local col6 ref" href="#346i" title='i' data-ref="346i">i</a> != <a class="local col7 ref" href="#347ie" title='ie' data-ref="347ie">ie</a>; ++<a class="local col6 ref" href="#346i" title='i' data-ref="346i">i</a>) {</td></tr>
<tr><th id="1609">1609</th><td>    <i>// Only handle easy calls for now.  It would be reasonably easy</i></td></tr>
<tr><th id="1610">1610</th><td><i>    // to handle &lt;= 8-byte structures passed ByVal in registers, but we</i></td></tr>
<tr><th id="1611">1611</th><td><i>    // have to ensure they are right-justified in the register.</i></td></tr>
<tr><th id="1612">1612</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col8 decl" id="348Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="348Flags">Flags</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags">OutFlags</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#346i" title='i' data-ref="346i">i</a>]</a>;</td></tr>
<tr><th id="1613">1613</th><td>    <b>if</b> (<a class="local col8 ref" href="#348Flags" title='Flags' data-ref="348Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</a>() || <a class="local col8 ref" href="#348Flags" title='Flags' data-ref="348Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv" title='llvm::ISD::ArgFlagsTy::isSRet' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv">isSRet</a>() || <a class="local col8 ref" href="#348Flags" title='Flags' data-ref="348Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isNestEv" title='llvm::ISD::ArgFlagsTy::isNest' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isNestEv">isNest</a>() || <a class="local col8 ref" href="#348Flags" title='Flags' data-ref="348Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>())</td></tr>
<tr><th id="1614">1614</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="349ArgValue" title='ArgValue' data-type='llvm::Value *' data-ref="349ArgValue">ArgValue</dfn> = <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#346i" title='i' data-ref="346i">i</a>]</a>;</td></tr>
<tr><th id="1617">1617</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="350ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="350ArgTy">ArgTy</dfn> = <a class="local col9 ref" href="#349ArgValue" title='ArgValue' data-ref="349ArgValue">ArgValue</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1618">1618</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col1 decl" id="351ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="351ArgVT">ArgVT</dfn>;</td></tr>
<tr><th id="1619">1619</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col0 ref" href="#350ArgTy" title='ArgTy' data-ref="350ArgTy">ArgTy</a>, <span class='refarg'><a class="local col1 ref" href="#351ArgVT" title='ArgVT' data-ref="351ArgVT">ArgVT</a></span>) &amp;&amp; <a class="local col1 ref" href="#351ArgVT" title='ArgVT' data-ref="351ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col1 ref" href="#351ArgVT" title='ArgVT' data-ref="351ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1620">1620</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>    <b>if</b> (<a class="local col1 ref" href="#351ArgVT" title='ArgVT' data-ref="351ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1623">1623</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="352Arg" title='Arg' data-type='unsigned int' data-ref="352Arg">Arg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#349ArgValue" title='ArgValue' data-ref="349ArgValue">ArgValue</a>);</td></tr>
<tr><th id="1626">1626</th><td>    <b>if</b> (<a class="local col2 ref" href="#352Arg" title='Arg' data-ref="352Arg">Arg</a> == <var>0</var>)</td></tr>
<tr><th id="1627">1627</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>    <a class="local col2 ref" href="#342Args" title='Args' data-ref="342Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#349ArgValue" title='ArgValue' data-ref="349ArgValue">ArgValue</a>);</td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col3 ref" href="#343ArgRegs" title='ArgRegs' data-ref="343ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#352Arg" title='Arg' data-ref="352Arg">Arg</a>);</td></tr>
<tr><th id="1631">1631</th><td>    <a class="local col4 ref" href="#344ArgVTs" title='ArgVTs' data-ref="344ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#351ArgVT" title='ArgVT' data-ref="351ArgVT">ArgVT</a>);</td></tr>
<tr><th id="1632">1632</th><td>    <a class="local col5 ref" href="#345ArgFlags" title='ArgFlags' data-ref="345ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#348Flags" title='Flags' data-ref="348Flags">Flags</a>);</td></tr>
<tr><th id="1633">1633</th><td>  }</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <i>// Process the arguments.</i></td></tr>
<tr><th id="1636">1636</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="353RegArgs" title='RegArgs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="353RegArgs">RegArgs</dfn>;</td></tr>
<tr><th id="1637">1637</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="354NumBytes" title='NumBytes' data-type='unsigned int' data-ref="354NumBytes">NumBytes</dfn>;</td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::PPCFastISel::processCallArgs' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">processCallArgs</a>(<span class='refarg'><a class="local col2 ref" href="#342Args" title='Args' data-ref="342Args">Args</a></span>, <span class='refarg'><a class="local col3 ref" href="#343ArgRegs" title='ArgRegs' data-ref="343ArgRegs">ArgRegs</a></span>, <span class='refarg'><a class="local col4 ref" href="#344ArgVTs" title='ArgVTs' data-ref="344ArgVTs">ArgVTs</a></span>, <span class='refarg'><a class="local col5 ref" href="#345ArgFlags" title='ArgFlags' data-ref="345ArgFlags">ArgFlags</a></span>,</td></tr>
<tr><th id="1640">1640</th><td>                       <span class='refarg'><a class="local col3 ref" href="#353RegArgs" title='RegArgs' data-ref="353RegArgs">RegArgs</a></span>, <a class="local col2 ref" href="#332CC" title='CC' data-ref="332CC">CC</a>, <span class='refarg'><a class="local col4 ref" href="#354NumBytes" title='NumBytes' data-ref="354NumBytes">NumBytes</a></span>, <a class="local col4 ref" href="#334IsVarArg" title='IsVarArg' data-ref="334IsVarArg">IsVarArg</a>))</td></tr>
<tr><th id="1641">1641</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="355MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="355MIB">MIB</dfn>;</td></tr>
<tr><th id="1644">1644</th><td>  <i>// FIXME: No handling for function pointers yet.  This requires</i></td></tr>
<tr><th id="1645">1645</th><td><i>  // implementing the function descriptor (OPD) setup.</i></td></tr>
<tr><th id="1646">1646</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="356GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="356GV">GV</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col5 ref" href="#335Callee" title='Callee' data-ref="335Callee">Callee</a>);</td></tr>
<tr><th id="1647">1647</th><td>  <b>if</b> (!<a class="local col6 ref" href="#356GV" title='GV' data-ref="356GV">GV</a>) {</td></tr>
<tr><th id="1648">1648</th><td>    <i>// patchpoints are a special case; they always dispatch to a pointer value.</i></td></tr>
<tr><th id="1649">1649</th><td><i>    // However, we don't actually want to generate the indirect call sequence</i></td></tr>
<tr><th id="1650">1650</th><td><i>    // here (that will be generated, as necessary, during asm printing), and</i></td></tr>
<tr><th id="1651">1651</th><td><i>    // the call we generate here will be erased by FastISel::selectPatchpoint,</i></td></tr>
<tr><th id="1652">1652</th><td><i>    // so don't try very hard...</i></td></tr>
<tr><th id="1653">1653</th><td>    <b>if</b> (<a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsPatchPoint" title='llvm::FastISel::CallLoweringInfo::IsPatchPoint' data-ref="llvm::FastISel::CallLoweringInfo::IsPatchPoint">IsPatchPoint</a>)</td></tr>
<tr><th id="1654">1654</th><td>      MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::PPC&apos;">NOP</span>));</td></tr>
<tr><th id="1655">1655</th><td>    <b>else</b></td></tr>
<tr><th id="1656">1656</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1657">1657</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1658">1658</th><td>    <i>// Build direct call with NOP for TOC restore.</i></td></tr>
<tr><th id="1659">1659</th><td><i>    // FIXME: We can and should optimize away the NOP for local calls.</i></td></tr>
<tr><th id="1660">1660</th><td>    MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1661">1661</th><td>                  TII.get(PPC::<span class='error' title="no member named &apos;BL8_NOP&apos; in namespace &apos;llvm::PPC&apos;">BL8_NOP</span>));</td></tr>
<tr><th id="1662">1662</th><td>    <i>// Add callee.</i></td></tr>
<tr><th id="1663">1663</th><td>    <a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col6 ref" href="#356GV" title='GV' data-ref="356GV">GV</a>);</td></tr>
<tr><th id="1664">1664</th><td>  }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <i>// Add implicit physical register uses to the call.</i></td></tr>
<tr><th id="1667">1667</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="357II" title='II' data-type='unsigned int' data-ref="357II">II</dfn> = <var>0</var>, <dfn class="local col8 decl" id="358IE" title='IE' data-type='unsigned int' data-ref="358IE">IE</dfn> = <a class="local col3 ref" href="#353RegArgs" title='RegArgs' data-ref="353RegArgs">RegArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#357II" title='II' data-ref="357II">II</a> != <a class="local col8 ref" href="#358IE" title='IE' data-ref="358IE">IE</a>; ++<a class="local col7 ref" href="#357II" title='II' data-ref="357II">II</a>)</td></tr>
<tr><th id="1668">1668</th><td>    <a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#353RegArgs" title='RegArgs' data-ref="353RegArgs">RegArgs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#357II" title='II' data-ref="357II">II</a>]</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  <i>// Direct calls, in both the ELF V1 and V2 ABIs, need the TOC register live</i></td></tr>
<tr><th id="1671">1671</th><td><i>  // into the call.</i></td></tr>
<tr><th id="1672">1672</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCFuncInfo" title='(anonymous namespace)::PPCFastISel::PPCFuncInfo' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCFuncInfo">PPCFuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv" title='llvm::PPCFunctionInfo::setUsesTOCBasePtr' data-ref="_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv">setUsesTOCBasePtr</a>();</td></tr>
<tr><th id="1673">1673</th><td>  MIB.addReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>, RegState::Implicit);</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <i>// Add a register mask with the call-preserved registers.  Proper</i></td></tr>
<tr><th id="1676">1676</th><td><i>  // defs for return values will be added by setPhysRegsDeadExcept().</i></td></tr>
<tr><th id="1677">1677</th><td>  <a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col2 ref" href="#332CC" title='CC' data-ref="332CC">CC</a>));</td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td>  <a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Call" title='llvm::FastISel::CallLoweringInfo::Call' data-ref="llvm::FastISel::CallLoweringInfo::Call">Call</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB">MIB</a>;</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <i>// Finish off the call including any return values.</i></td></tr>
<tr><th id="1682">1682</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj" title='(anonymous namespace)::PPCFastISel::finishCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10finishCallEN4llvm3MVTERNS1_8FastISel16CallLoweringInfoERj">finishCall</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#338RetVT" title='RetVT' data-ref="338RetVT">RetVT</a>, <span class='refarg'><a class="local col1 ref" href="#331CLI" title='CLI' data-ref="331CLI">CLI</a></span>, <span class='refarg'><a class="local col4 ref" href="#354NumBytes" title='NumBytes' data-ref="354NumBytes">NumBytes</a></span>);</td></tr>
<tr><th id="1683">1683</th><td>}</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE">// Attempt to fast-select a return instruction.</i></td></tr>
<tr><th id="1686">1686</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectRet' data-type='bool (anonymous namespace)::PPCFastISel::SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="359I" title='I' data-type='const llvm::Instruction *' data-ref="359I">I</dfn>) {</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="1689">1689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>))</td></tr>
<tr><th id="1692">1692</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a> *<dfn class="local col0 decl" id="360Ret" title='Ret' data-type='const llvm::ReturnInst *' data-ref="360Ret">Ret</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a>&gt;(<a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>);</td></tr>
<tr><th id="1695">1695</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="361F" title='F' data-type='const llvm::Function &amp;' data-ref="361F">F</dfn> = *<a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZNK4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  <i>// Build a list of return value registers.</i></td></tr>
<tr><th id="1698">1698</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="362RetRegs" title='RetRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="362RetRegs">RetRegs</dfn>;</td></tr>
<tr><th id="1699">1699</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="363CC" title='CC' data-type='CallingConv::ID' data-ref="363CC">CC</dfn> = <a class="local col1 ref" href="#361F" title='F' data-ref="361F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>  <b>if</b> (<a class="local col0 ref" href="#360Ret" title='Ret' data-ref="360Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getNumOperands' data-ref="_ZNK4llvm10ReturnInst14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="1702">1702</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="364Outs" title='Outs' data-type='SmallVector&lt;ISD::OutputArg, 4&gt;' data-ref="364Outs">Outs</dfn>;</td></tr>
<tr><th id="1703">1703</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE" title='llvm::GetReturnInfo' data-ref="_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE">GetReturnInfo</a>(<a class="local col3 ref" href="#363CC" title='CC' data-ref="363CC">CC</a>, <a class="local col1 ref" href="#361F" title='F' data-ref="361F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>(), <a class="local col1 ref" href="#361F" title='F' data-ref="361F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>(), <span class='refarg'><a class="local col4 ref" href="#364Outs" title='Outs' data-ref="364Outs">Outs</a></span>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>);</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>    <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="1706">1706</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="365ValLocs" title='ValLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="365ValLocs">ValLocs</dfn>;</td></tr>
<tr><th id="1707">1707</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col6 decl" id="366CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="366CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col3 ref" href="#363CC" title='CC' data-ref="363CC">CC</a>, <a class="local col1 ref" href="#361F" title='F' data-ref="361F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col5 ref" href="#365ValLocs" title='ValLocs' data-ref="365ValLocs">ValLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::Context" title='(anonymous namespace)::PPCFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::Context">Context</a>);</td></tr>
<tr><th id="1708">1708</th><td>    <a class="local col6 ref" href="#366CCInfo" title='CCInfo' data-ref="366CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeReturn' data-ref="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeReturn</a>(<a class="local col4 ref" href="#364Outs" title='Outs' data-ref="364Outs">Outs</a>, <a class="ref" href="PPCCallingConv.h.html#_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_PPC64_ELF_FIS' data-ref="_ZN4llvm19RetCC_PPC64_ELF_FISEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_PPC64_ELF_FIS</a>);</td></tr>
<tr><th id="1709">1709</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="367RV" title='RV' data-type='const llvm::Value *' data-ref="367RV">RV</dfn> = <a class="local col0 ref" href="#360Ret" title='Ret' data-ref="360Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getOperand' data-ref="_ZNK4llvm10ReturnInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>    <i>// FIXME: Only one output register for now.</i></td></tr>
<tr><th id="1712">1712</th><td>    <b>if</b> (<a class="local col5 ref" href="#365ValLocs" title='ValLocs' data-ref="365ValLocs">ValLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="1713">1713</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td>    <i>// Special case for returning a constant integer of any size - materialize</i></td></tr>
<tr><th id="1716">1716</th><td><i>    // the constant as an i64 and copy it to the return register.</i></td></tr>
<tr><th id="1717">1717</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="368CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="368CI"><a class="local col8 ref" href="#368CI" title='CI' data-ref="368CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#367RV" title='RV' data-ref="367RV">RV</a>)) {</td></tr>
<tr><th id="1718">1718</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="369VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="369VA">VA</dfn> = <a class="local col5 ref" href="#365ValLocs" title='ValLocs' data-ref="365ValLocs">ValLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="370RetReg" title='RetReg' data-type='unsigned int' data-ref="370RetReg">RetReg</dfn> = <a class="local col9 ref" href="#369VA" title='VA' data-ref="369VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="1721">1721</th><td>      <i>// We still need to worry about properly extending the sign. For example,</i></td></tr>
<tr><th id="1722">1722</th><td><i>      // we could have only a single bit or a constant that needs zero</i></td></tr>
<tr><th id="1723">1723</th><td><i>      // extension rather than sign extension. Make sure we pass the return</i></td></tr>
<tr><th id="1724">1724</th><td><i>      // value extension property to integer materialization.</i></td></tr>
<tr><th id="1725">1725</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="371SrcReg" title='SrcReg' data-type='unsigned int' data-ref="371SrcReg">SrcReg</dfn> =</td></tr>
<tr><th id="1726">1726</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb" title='(anonymous namespace)::PPCFastISel::PPCMaterializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">PPCMaterializeInt</a>(<a class="local col8 ref" href="#368CI" title='CI' data-ref="368CI">CI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col9 ref" href="#369VA" title='VA' data-ref="369VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>);</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1729">1729</th><td>            <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col0 ref" href="#370RetReg" title='RetReg' data-ref="370RetReg">RetReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#371SrcReg" title='SrcReg' data-ref="371SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>      <a class="local col2 ref" href="#362RetRegs" title='RetRegs' data-ref="362RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#370RetReg" title='RetReg' data-ref="370RetReg">RetReg</a>);</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1734">1734</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="372Reg" title='Reg' data-type='unsigned int' data-ref="372Reg">Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#367RV" title='RV' data-ref="367RV">RV</a>);</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>      <b>if</b> (<a class="local col2 ref" href="#372Reg" title='Reg' data-ref="372Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="1737">1737</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>      <i>// Copy the result values into the output registers.</i></td></tr>
<tr><th id="1740">1740</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="373i" title='i' data-type='unsigned int' data-ref="373i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a> &lt; <a class="local col5 ref" href="#365ValLocs" title='ValLocs' data-ref="365ValLocs">ValLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>) {</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col4 decl" id="374VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="374VA">VA</dfn> = <a class="local col5 ref" href="#365ValLocs" title='ValLocs' data-ref="365ValLocs">ValLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>]</a>;</td></tr>
<tr><th id="1743">1743</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isRegLoc() &amp;&amp; &quot;Can only return in registers!&quot;) ? void (0) : __assert_fail (&quot;VA.isRegLoc() &amp;&amp; \&quot;Can only return in registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#374VA" title='VA' data-ref="374VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; <q>"Can only return in registers!"</q>);</td></tr>
<tr><th id="1744">1744</th><td>        <a class="local col2 ref" href="#362RetRegs" title='RetRegs' data-ref="362RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#374VA" title='VA' data-ref="374VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="1745">1745</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="375SrcReg" title='SrcReg' data-type='unsigned int' data-ref="375SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#372Reg" title='Reg' data-ref="372Reg">Reg</a> + <a class="local col4 ref" href="#374VA" title='VA' data-ref="374VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>();</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="376RVEVT" title='RVEVT' data-type='llvm::EVT' data-ref="376RVEVT">RVEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col7 ref" href="#367RV" title='RV' data-ref="367RV">RV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1748">1748</th><td>        <b>if</b> (!<a class="local col6 ref" href="#376RVEVT" title='RVEVT' data-ref="376RVEVT">RVEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1749">1749</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1750">1750</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="377RVVT" title='RVVT' data-type='llvm::MVT' data-ref="377RVVT">RVVT</dfn> = <a class="local col6 ref" href="#376RVEVT" title='RVEVT' data-ref="376RVEVT">RVEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1751">1751</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="378DestVT" title='DestVT' data-type='llvm::MVT' data-ref="378DestVT">DestVT</dfn> = <a class="local col4 ref" href="#374VA" title='VA' data-ref="374VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>        <b>if</b> (<a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="local col8 ref" href="#378DestVT" title='DestVT' data-ref="378DestVT">DestVT</a> &amp;&amp; <a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="1754">1754</th><td>            <a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1755">1755</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td>        <b>if</b> (<a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="local col8 ref" href="#378DestVT" title='DestVT' data-ref="378DestVT">DestVT</a>) {</td></tr>
<tr><th id="1758">1758</th><td>          <b>switch</b> (<a class="local col4 ref" href="#374VA" title='VA' data-ref="374VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="1759">1759</th><td>            <b>default</b>:</td></tr>
<tr><th id="1760">1760</th><td>              <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1760)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown loc info!"</q>);</td></tr>
<tr><th id="1761">1761</th><td>            <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>:</td></tr>
<tr><th id="1762">1762</th><td>              <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Full value assign but types don&apos;t match?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1762)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Full value assign but types don't match?"</q>);</td></tr>
<tr><th id="1763">1763</th><td>            <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="1764">1764</th><td>            <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>: {</td></tr>
<tr><th id="1765">1765</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="379RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="379RC">RC</dfn> =</td></tr>
<tr><th id="1766">1766</th><td>                (DestVT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="1767">1767</th><td>              <em>unsigned</em> <dfn class="local col0 decl" id="380TmpReg" title='TmpReg' data-type='unsigned int' data-ref="380TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col9 ref" href="#379RC" title='RC' data-ref="379RC">RC</a>);</td></tr>
<tr><th id="1768">1768</th><td>              <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a>, <a class="local col5 ref" href="#375SrcReg" title='SrcReg' data-ref="375SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#378DestVT" title='DestVT' data-ref="378DestVT">DestVT</a>, <a class="local col0 ref" href="#380TmpReg" title='TmpReg' data-ref="380TmpReg">TmpReg</a>, <b>true</b>))</td></tr>
<tr><th id="1769">1769</th><td>                <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1770">1770</th><td>              <a class="local col5 ref" href="#375SrcReg" title='SrcReg' data-ref="375SrcReg">SrcReg</a> = <a class="local col0 ref" href="#380TmpReg" title='TmpReg' data-ref="380TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1771">1771</th><td>              <b>break</b>;</td></tr>
<tr><th id="1772">1772</th><td>            }</td></tr>
<tr><th id="1773">1773</th><td>            <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>: {</td></tr>
<tr><th id="1774">1774</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="381RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="381RC">RC</dfn> =</td></tr>
<tr><th id="1775">1775</th><td>                (DestVT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="1776">1776</th><td>              <em>unsigned</em> <dfn class="local col2 decl" id="382TmpReg" title='TmpReg' data-type='unsigned int' data-ref="382TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#381RC" title='RC' data-ref="381RC">RC</a>);</td></tr>
<tr><th id="1777">1777</th><td>              <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#377RVVT" title='RVVT' data-ref="377RVVT">RVVT</a>, <a class="local col5 ref" href="#375SrcReg" title='SrcReg' data-ref="375SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#378DestVT" title='DestVT' data-ref="378DestVT">DestVT</a>, <a class="local col2 ref" href="#382TmpReg" title='TmpReg' data-ref="382TmpReg">TmpReg</a>, <b>false</b>))</td></tr>
<tr><th id="1778">1778</th><td>                <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1779">1779</th><td>              <a class="local col5 ref" href="#375SrcReg" title='SrcReg' data-ref="375SrcReg">SrcReg</a> = <a class="local col2 ref" href="#382TmpReg" title='TmpReg' data-ref="382TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1780">1780</th><td>              <b>break</b>;</td></tr>
<tr><th id="1781">1781</th><td>            }</td></tr>
<tr><th id="1782">1782</th><td>          }</td></tr>
<tr><th id="1783">1783</th><td>        }</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1786">1786</th><td>                <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col2 ref" href="#362RetRegs" title='RetRegs' data-ref="362RetRegs">RetRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>]</a>)</td></tr>
<tr><th id="1787">1787</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#375SrcReg" title='SrcReg' data-ref="375SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1788">1788</th><td>      }</td></tr>
<tr><th id="1789">1789</th><td>    }</td></tr>
<tr><th id="1790">1790</th><td>  }</td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="383MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="383MIB">MIB</dfn> = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1793">1793</th><td>                                    TII.get(PPC::<span class='error' title="no member named &apos;BLR8&apos; in namespace &apos;llvm::PPC&apos;">BLR8</span>));</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="384i" title='i' data-type='unsigned int' data-ref="384i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="385e" title='e' data-type='unsigned int' data-ref="385e">e</dfn> = <a class="local col2 ref" href="#362RetRegs" title='RetRegs' data-ref="362RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a> != <a class="local col5 ref" href="#385e" title='e' data-ref="385e">e</a>; ++<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>)</td></tr>
<tr><th id="1796">1796</th><td>    <a class="local col3 ref" href="#383MIB" title='MIB' data-ref="383MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#362RetRegs" title='RetRegs' data-ref="362RetRegs">RetRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>]</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1799">1799</th><td>}</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">// Attempt to emit an integer extend of SrcReg into DestReg.  Both</i></td></tr>
<tr><th id="1802">1802</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">// signed and zero extensions are supported.  Return false if we</i></td></tr>
<tr><th id="1803">1803</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">// can't handle it.</i></td></tr>
<tr><th id="1804">1804</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-type='bool (anonymous namespace)::PPCFastISel::PPCEmitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, unsigned int DestReg, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="386SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="386SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="387SrcReg" title='SrcReg' data-type='unsigned int' data-ref="387SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="388DestVT" title='DestVT' data-type='llvm::MVT' data-ref="388DestVT">DestVT</dfn>,</td></tr>
<tr><th id="1805">1805</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="389DestReg" title='DestReg' data-type='unsigned int' data-ref="389DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="390IsZExt" title='IsZExt' data-type='bool' data-ref="390IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1806">1806</th><td>  <b>if</b> (<a class="local col8 ref" href="#388DestVT" title='DestVT' data-ref="388DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col8 ref" href="#388DestVT" title='DestVT' data-ref="388DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1807">1807</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1808">1808</th><td>  <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1809">1809</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td>  <i>// Signed extensions use EXTSB, EXTSH, EXTSW.</i></td></tr>
<tr><th id="1812">1812</th><td>  <b>if</b> (!<a class="local col0 ref" href="#390IsZExt" title='IsZExt' data-ref="390IsZExt">IsZExt</a>) {</td></tr>
<tr><th id="1813">1813</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="391Opc" title='Opc' data-type='unsigned int' data-ref="391Opc">Opc</dfn>;</td></tr>
<tr><th id="1814">1814</th><td>    <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1815">1815</th><td>      Opc = (DestVT == MVT::i32) ? PPC::<span class='error' title="no member named &apos;EXTSB&apos; in namespace &apos;llvm::PPC&apos;">EXTSB</span> : PPC::<span class='error' title="no member named &apos;EXTSB8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSB8_32_64</span>;</td></tr>
<tr><th id="1816">1816</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1817">1817</th><td>      Opc = (DestVT == MVT::i32) ? PPC::<span class='error' title="no member named &apos;EXTSH&apos; in namespace &apos;llvm::PPC&apos;">EXTSH</span> : PPC::<span class='error' title="no member named &apos;EXTSH8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8_32_64</span>;</td></tr>
<tr><th id="1818">1818</th><td>    <b>else</b> {</td></tr>
<tr><th id="1819">1819</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestVT == MVT::i64 &amp;&amp; &quot;Signed extend from i32 to i32??&quot;) ? void (0) : __assert_fail (&quot;DestVT == MVT::i64 &amp;&amp; \&quot;Signed extend from i32 to i32??\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1819, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#388DestVT" title='DestVT' data-ref="388DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <q>"Signed extend from i32 to i32??"</q>);</td></tr>
<tr><th id="1820">1820</th><td>      Opc = PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span>;</td></tr>
<tr><th id="1821">1821</th><td>    }</td></tr>
<tr><th id="1822">1822</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#391Opc" title='Opc' data-ref="391Opc">Opc</a>), <a class="local col9 ref" href="#389DestReg" title='DestReg' data-ref="389DestReg">DestReg</a>)</td></tr>
<tr><th id="1823">1823</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#387SrcReg" title='SrcReg' data-ref="387SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>  <i>// Unsigned 32-bit extensions use RLWINM.</i></td></tr>
<tr><th id="1826">1826</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388DestVT" title='DestVT' data-ref="388DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1827">1827</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="392MB" title='MB' data-type='unsigned int' data-ref="392MB">MB</dfn>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1829">1829</th><td>      <a class="local col2 ref" href="#392MB" title='MB' data-ref="392MB">MB</a> = <var>24</var>;</td></tr>
<tr><th id="1830">1830</th><td>    <b>else</b> {</td></tr>
<tr><th id="1831">1831</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcVT == MVT::i16 &amp;&amp; &quot;Unsigned extend from i32 to i32??&quot;) ? void (0) : __assert_fail (&quot;SrcVT == MVT::i16 &amp;&amp; \&quot;Unsigned extend from i32 to i32??\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 1831, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <q>"Unsigned extend from i32 to i32??"</q>);</td></tr>
<tr><th id="1832">1832</th><td>      <a class="local col2 ref" href="#392MB" title='MB' data-ref="392MB">MB</a> = <var>16</var>;</td></tr>
<tr><th id="1833">1833</th><td>    }</td></tr>
<tr><th id="1834">1834</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>),</td></tr>
<tr><th id="1835">1835</th><td>            DestReg)</td></tr>
<tr><th id="1836">1836</th><td>      .addReg(SrcReg).addImm(<i>/*SH=*/</i><var>0</var>).addImm(MB).addImm(<i>/*ME=*/</i><var>31</var>);</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>  <i>// Unsigned 64-bit extensions use RLDICL (with a 32-bit source).</i></td></tr>
<tr><th id="1839">1839</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1840">1840</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="393MB" title='MB' data-type='unsigned int' data-ref="393MB">MB</dfn>;</td></tr>
<tr><th id="1841">1841</th><td>    <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1842">1842</th><td>      <a class="local col3 ref" href="#393MB" title='MB' data-ref="393MB">MB</a> = <var>56</var>;</td></tr>
<tr><th id="1843">1843</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#386SrcVT" title='SrcVT' data-ref="386SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1844">1844</th><td>      <a class="local col3 ref" href="#393MB" title='MB' data-ref="393MB">MB</a> = <var>48</var>;</td></tr>
<tr><th id="1845">1845</th><td>    <b>else</b></td></tr>
<tr><th id="1846">1846</th><td>      <a class="local col3 ref" href="#393MB" title='MB' data-ref="393MB">MB</a> = <var>32</var>;</td></tr>
<tr><th id="1847">1847</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1848">1848</th><td>            TII.get(PPC::<span class='error' title="no member named &apos;RLDICL_32_64&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32_64</span>), DestReg)</td></tr>
<tr><th id="1849">1849</th><td>      .addReg(SrcReg).addImm(<i>/*SH=*/</i><var>0</var>).addImm(MB);</td></tr>
<tr><th id="1850">1850</th><td>  }</td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1853">1853</th><td>}</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE">// Attempt to fast-select an indirect branch instruction.</i></td></tr>
<tr><th id="1856">1856</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIndirectBr' data-type='bool (anonymous namespace)::PPCFastISel::SelectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="394I" title='I' data-type='const llvm::Instruction *' data-ref="394I">I</dfn>) {</td></tr>
<tr><th id="1857">1857</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="395AddrReg" title='AddrReg' data-type='unsigned int' data-ref="395AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#394I" title='I' data-ref="394I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1858">1858</th><td>  <b>if</b> (<a class="local col5 ref" href="#395AddrReg" title='AddrReg' data-ref="395AddrReg">AddrReg</a> == <var>0</var>)</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;MTCTR8&apos; in namespace &apos;llvm::PPC&apos;">MTCTR8</span>))</td></tr>
<tr><th id="1862">1862</th><td>    .addReg(AddrReg);</td></tr>
<tr><th id="1863">1863</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;BCTR8&apos; in namespace &apos;llvm::PPC&apos;">BCTR8</span>));</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst">IndirectBrInst</a> *<dfn class="local col6 decl" id="396IB" title='IB' data-type='const llvm::IndirectBrInst *' data-ref="396IB">IB</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst">IndirectBrInst</a>&gt;(<a class="local col4 ref" href="#394I" title='I' data-ref="394I">I</a>);</td></tr>
<tr><th id="1866">1866</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col7 decl" id="397SuccBB" title='SuccBB' data-type='const llvm::BasicBlock *' data-ref="397SuccBB">SuccBB</dfn> : <a class="local col6 ref" href="#396IB" title='IB' data-ref="396IB">IB</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm14IndirectBrInst10successorsEv" title='llvm::IndirectBrInst::successors' data-ref="_ZNK4llvm14IndirectBrInst10successorsEv">successors</a>())</td></tr>
<tr><th id="1867">1867</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#397SuccBB" title='SuccBB' data-ref="397SuccBB">SuccBB</a>]</a>);</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1870">1870</th><td>}</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE">// Attempt to fast-select an integer truncate instruction.</i></td></tr>
<tr><th id="1873">1873</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectTrunc' data-type='bool (anonymous namespace)::PPCFastISel::SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="398I" title='I' data-type='const llvm::Instruction *' data-ref="398I">I</dfn>) {</td></tr>
<tr><th id="1874">1874</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="399Src" title='Src' data-type='llvm::Value *' data-ref="399Src">Src</dfn>  = <a class="local col8 ref" href="#398I" title='I' data-ref="398I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1875">1875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="400SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="400SrcVT">SrcVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#399Src" title='Src' data-ref="399Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1876">1876</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="401DestVT" title='DestVT' data-type='llvm::EVT' data-ref="401DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#398I" title='I' data-ref="398I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>  <b>if</b> (<a class="local col0 ref" href="#400SrcVT" title='SrcVT' data-ref="400SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col0 ref" href="#400SrcVT" title='SrcVT' data-ref="400SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#400SrcVT" title='SrcVT' data-ref="400SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1879">1879</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>  <b>if</b> (<a class="local col1 ref" href="#401DestVT" title='DestVT' data-ref="401DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col1 ref" href="#401DestVT" title='DestVT' data-ref="401DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col1 ref" href="#401DestVT" title='DestVT' data-ref="401DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1882">1882</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402SrcReg" title='SrcReg' data-type='unsigned int' data-ref="402SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#399Src" title='Src' data-ref="399Src">Src</a>);</td></tr>
<tr><th id="1885">1885</th><td>  <b>if</b> (!<a class="local col2 ref" href="#402SrcReg" title='SrcReg' data-ref="402SrcReg">SrcReg</a>)</td></tr>
<tr><th id="1886">1886</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>  <i>// The only interesting case is when we need to switch register classes.</i></td></tr>
<tr><th id="1889">1889</th><td>  <b>if</b> (SrcVT == MVT::i64)</td></tr>
<tr><th id="1890">1890</th><td>    SrcReg = copyRegToRegClass(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>, SrcReg, <var>0</var>, PPC::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::PPC&apos;">sub_32</span>);</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col8 ref" href="#398I" title='I' data-ref="398I">I</a>, <a class="local col2 ref" href="#402SrcReg" title='SrcReg' data-ref="402SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1893">1893</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1894">1894</th><td>}</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE">// Attempt to fast-select an integer extend instruction.</i></td></tr>
<tr><th id="1897">1897</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIntExt' data-type='bool (anonymous namespace)::PPCFastISel::SelectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="403I" title='I' data-type='const llvm::Instruction *' data-ref="403I">I</dfn>) {</td></tr>
<tr><th id="1898">1898</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="404DestTy" title='DestTy' data-type='llvm::Type *' data-ref="404DestTy">DestTy</dfn> = <a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1899">1899</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="405Src" title='Src' data-type='llvm::Value *' data-ref="405Src">Src</dfn> = <a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1900">1900</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="406SrcTy" title='SrcTy' data-type='llvm::Type *' data-ref="406SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#405Src" title='Src' data-ref="405Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  <em>bool</em> <dfn class="local col7 decl" id="407IsZExt" title='IsZExt' data-type='bool' data-ref="407IsZExt">IsZExt</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst">ZExtInst</a>&gt;(<a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>);</td></tr>
<tr><th id="1903">1903</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="408SrcReg" title='SrcReg' data-type='unsigned int' data-ref="408SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#405Src" title='Src' data-ref="405Src">Src</a>);</td></tr>
<tr><th id="1904">1904</th><td>  <b>if</b> (!<a class="local col8 ref" href="#408SrcReg" title='SrcReg' data-ref="408SrcReg">SrcReg</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col9 decl" id="409SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="409SrcEVT">SrcEVT</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col0 decl" id="410DestEVT" title='DestEVT' data-type='llvm::EVT' data-ref="410DestEVT">DestEVT</dfn>;</td></tr>
<tr><th id="1907">1907</th><td>  <a class="local col9 ref" href="#409SrcEVT" title='SrcEVT' data-ref="409SrcEVT">SrcEVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#406SrcTy" title='SrcTy' data-ref="406SrcTy">SrcTy</a>, <b>true</b>);</td></tr>
<tr><th id="1908">1908</th><td>  <a class="local col0 ref" href="#410DestEVT" title='DestEVT' data-ref="410DestEVT">DestEVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#404DestTy" title='DestTy' data-ref="404DestTy">DestTy</a>, <b>true</b>);</td></tr>
<tr><th id="1909">1909</th><td>  <b>if</b> (!<a class="local col9 ref" href="#409SrcEVT" title='SrcEVT' data-ref="409SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1910">1910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1911">1911</th><td>  <b>if</b> (!<a class="local col0 ref" href="#410DestEVT" title='DestEVT' data-ref="410DestEVT">DestEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1912">1912</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="411SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="411SrcVT">SrcVT</dfn> = <a class="local col9 ref" href="#409SrcEVT" title='SrcEVT' data-ref="409SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1915">1915</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="412DestVT" title='DestVT' data-type='llvm::MVT' data-ref="412DestVT">DestVT</dfn> = <a class="local col0 ref" href="#410DestEVT" title='DestEVT' data-ref="410DestEVT">DestEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td>  <i>// If we know the register class needed for the result of this</i></td></tr>
<tr><th id="1918">1918</th><td><i>  // instruction, use it.  Otherwise pick the register class of the</i></td></tr>
<tr><th id="1919">1919</th><td><i>  // correct size that does not contain X0/R0, since we don't know</i></td></tr>
<tr><th id="1920">1920</th><td><i>  // whether downstream uses permit that assignment.</i></td></tr>
<tr><th id="1921">1921</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="413AssignedReg" title='AssignedReg' data-type='unsigned int' data-ref="413AssignedReg">AssignedReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::ValueMap" title='llvm::FunctionLoweringInfo::ValueMap' data-ref="llvm::FunctionLoweringInfo::ValueMap">ValueMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>]</a>;</td></tr>
<tr><th id="1922">1922</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="414RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="414RC">RC</dfn> =</td></tr>
<tr><th id="1923">1923</th><td>    (AssignedReg ? MRI.getRegClass(AssignedReg) :</td></tr>
<tr><th id="1924">1924</th><td>     (DestVT == MVT::i64 ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span> :</td></tr>
<tr><th id="1925">1925</th><td>      &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>));</td></tr>
<tr><th id="1926">1926</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="415ResultReg" title='ResultReg' data-type='unsigned int' data-ref="415ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#414RC" title='RC' data-ref="414RC">RC</a>);</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb" title='(anonymous namespace)::PPCFastISel::PPCEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13PPCEmitIntExtEN4llvm3MVTEjS2_jb">PPCEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#411SrcVT" title='SrcVT' data-ref="411SrcVT">SrcVT</a>, <a class="local col8 ref" href="#408SrcReg" title='SrcReg' data-ref="408SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#412DestVT" title='DestVT' data-ref="412DestVT">DestVT</a>, <a class="local col5 ref" href="#415ResultReg" title='ResultReg' data-ref="415ResultReg">ResultReg</a>, <a class="local col7 ref" href="#407IsZExt" title='IsZExt' data-ref="407IsZExt">IsZExt</a>))</td></tr>
<tr><th id="1929">1929</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>, <a class="local col5 ref" href="#415ResultReg" title='ResultReg' data-ref="415ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1932">1932</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1933">1933</th><td>}</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE">// Attempt to fast-select an instruction that wasn't handled by</i></td></tr>
<tr><th id="1936">1936</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE">// the table-generated machinery.</i></td></tr>
<tr><th id="1937">1937</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::PPCFastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="416I" title='I' data-type='const llvm::Instruction *' data-ref="416I">I</dfn>) {</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>  <b>switch</b> (<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1940">1940</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#172" title='llvm::Instruction::MemoryOps::Load' data-ref="llvm::Instruction::MemoryOps::Load">Load</a>:</td></tr>
<tr><th id="1941">1941</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1942">1942</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#173" title='llvm::Instruction::MemoryOps::Store' data-ref="llvm::Instruction::MemoryOps::Store">Store</a>:</td></tr>
<tr><th id="1943">1943</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1944">1944</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::TermOps::Br' data-ref="llvm::Instruction::TermOps::Br">Br</a>:</td></tr>
<tr><th id="1945">1945</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1946">1946</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#130" title='llvm::Instruction::TermOps::IndirectBr' data-ref="llvm::Instruction::TermOps::IndirectBr">IndirectBr</a>:</td></tr>
<tr><th id="1947">1947</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIndirectBr' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1948">1948</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#192" title='llvm::Instruction::CastOps::FPExt' data-ref="llvm::Instruction::CastOps::FPExt">FPExt</a>:</td></tr>
<tr><th id="1949">1949</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1950">1950</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#191" title='llvm::Instruction::CastOps::FPTrunc' data-ref="llvm::Instruction::CastOps::FPTrunc">FPTrunc</a>:</td></tr>
<tr><th id="1951">1951</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1952">1952</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#190" title='llvm::Instruction::CastOps::SIToFP' data-ref="llvm::Instruction::CastOps::SIToFP">SIToFP</a>:</td></tr>
<tr><th id="1953">1953</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <i>/*IsSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="1954">1954</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#189" title='llvm::Instruction::CastOps::UIToFP' data-ref="llvm::Instruction::CastOps::UIToFP">UIToFP</a>:</td></tr>
<tr><th id="1955">1955</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <i>/*IsSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="1956">1956</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#188" title='llvm::Instruction::CastOps::FPToSI' data-ref="llvm::Instruction::CastOps::FPToSI">FPToSI</a>:</td></tr>
<tr><th id="1957">1957</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectFPToI' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <i>/*IsSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="1958">1958</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#187" title='llvm::Instruction::CastOps::FPToUI' data-ref="llvm::Instruction::CastOps::FPToUI">FPToUI</a>:</td></tr>
<tr><th id="1959">1959</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::PPCFastISel::SelectFPToI' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <i>/*IsSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="1960">1960</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::BinaryOps::Add' data-ref="llvm::Instruction::BinaryOps::Add">Add</a>:</td></tr>
<tr><th id="1961">1961</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::PPCFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>);</td></tr>
<tr><th id="1962">1962</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#165" title='llvm::Instruction::BinaryOps::Or' data-ref="llvm::Instruction::BinaryOps::Or">Or</a>:</td></tr>
<tr><th id="1963">1963</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::PPCFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>);</td></tr>
<tr><th id="1964">1964</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::BinaryOps::Sub' data-ref="llvm::Instruction::BinaryOps::Sub">Sub</a>:</td></tr>
<tr><th id="1965">1965</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::PPCFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>);</td></tr>
<tr><th id="1966">1966</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#209" title='llvm::Instruction::OtherOps::Call' data-ref="llvm::Instruction::OtherOps::Call">Call</a>:</td></tr>
<tr><th id="1967">1967</th><td>      <i>// On AIX, call lowering uses the DAG-ISEL path currently so that the</i></td></tr>
<tr><th id="1968">1968</th><td><i>      // callee of the direct function call instruction will be mapped to the</i></td></tr>
<tr><th id="1969">1969</th><td><i>      // symbol for the function's entry point, which is distinct from the</i></td></tr>
<tr><th id="1970">1970</th><td><i>      // function descriptor symbol. The latter is the symbol whose XCOFF symbol</i></td></tr>
<tr><th id="1971">1971</th><td><i>      // name is the C-linkage name of the source level function.</i></td></tr>
<tr><th id="1972">1972</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TM" title='(anonymous namespace)::PPCFastISel::TM' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7isOSAIXEv" title='llvm::Triple::isOSAIX' data-ref="_ZNK4llvm6Triple7isOSAIXEv">isOSAIX</a>())</td></tr>
<tr><th id="1973">1973</th><td>        <b>break</b>;</td></tr>
<tr><th id="1974">1974</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10selectCallEPKNS_4UserE" title='llvm::FastISel::selectCall' data-ref="_ZN4llvm8FastISel10selectCallEPKNS_4UserE">selectCall</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1975">1975</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::TermOps::Ret' data-ref="llvm::Instruction::TermOps::Ret">Ret</a>:</td></tr>
<tr><th id="1976">1976</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectRet' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1977">1977</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#184" title='llvm::Instruction::CastOps::Trunc' data-ref="llvm::Instruction::CastOps::Trunc">Trunc</a>:</td></tr>
<tr><th id="1978">1978</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1979">1979</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#185" title='llvm::Instruction::CastOps::ZExt' data-ref="llvm::Instruction::CastOps::ZExt">ZExt</a>:</td></tr>
<tr><th id="1980">1980</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#186" title='llvm::Instruction::CastOps::SExt' data-ref="llvm::Instruction::CastOps::SExt">SExt</a>:</td></tr>
<tr><th id="1981">1981</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::PPCFastISel::SelectIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>);</td></tr>
<tr><th id="1982">1982</th><td>    <i>// Here add other flavors of Instruction::XXX that automated</i></td></tr>
<tr><th id="1983">1983</th><td><i>    // cases don't catch.  For example, switches are terminators</i></td></tr>
<tr><th id="1984">1984</th><td><i>    // that aren't yet handled.</i></td></tr>
<tr><th id="1985">1985</th><td>    <b>default</b>:</td></tr>
<tr><th id="1986">1986</th><td>      <b>break</b>;</td></tr>
<tr><th id="1987">1987</th><td>  }</td></tr>
<tr><th id="1988">1988</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1989">1989</th><td>}</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">// Materialize a floating-point constant into a register, and return</i></td></tr>
<tr><th id="1992">1992</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">// the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="1993">1993</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeFP' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">PPCMaterializeFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col7 decl" id="417CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="417CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="418VT" title='VT' data-type='llvm::MVT' data-ref="418VT">VT</dfn>) {</td></tr>
<tr><th id="1994">1994</th><td>  <i>// No plans to handle long double here.</i></td></tr>
<tr><th id="1995">1995</th><td>  <b>if</b> (<a class="local col8 ref" href="#418VT" title='VT' data-ref="418VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <a class="local col8 ref" href="#418VT" title='VT' data-ref="418VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="1996">1996</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <i>// All FP constants are loaded from the constant pool.</i></td></tr>
<tr><th id="1999">1999</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Align" title='Align' data-type='unsigned int' data-ref="419Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col7 ref" href="#417CFP" title='CFP' data-ref="417CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2000">2000</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Align &gt; 0 &amp;&amp; &quot;Unexpectedly missing alignment information!&quot;) ? void (0) : __assert_fail (&quot;Align &gt; 0 &amp;&amp; \&quot;Unexpectedly missing alignment information!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 2000, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#419Align" title='Align' data-ref="419Align">Align</a> &gt; <var>0</var> &amp;&amp; <q>"Unexpectedly missing alignment information!"</q>);</td></tr>
<tr><th id="2001">2001</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420Idx" title='Idx' data-type='unsigned int' data-ref="420Idx">Idx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>&gt;(<a class="local col7 ref" href="#417CFP" title='CFP' data-ref="417CFP">CFP</a>), <a class="local col9 ref" href="#419Align" title='Align' data-ref="419Align">Align</a>);</td></tr>
<tr><th id="2002">2002</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="421HasSPE" title='HasSPE' data-type='const bool' data-ref="421HasSPE">HasSPE</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>();</td></tr>
<tr><th id="2003">2003</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="422RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="422RC">RC</dfn>;</td></tr>
<tr><th id="2004">2004</th><td>  <b>if</b> (HasSPE)</td></tr>
<tr><th id="2005">2005</th><td>    RC = ((VT == MVT::f32) ? &amp;PPC::<span class='error' title="no member named &apos;SPE4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;SPERCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClass</span>);</td></tr>
<tr><th id="2006">2006</th><td>  <b>else</b></td></tr>
<tr><th id="2007">2007</th><td>    RC = ((VT == MVT::f32) ? &amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>);</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="423DestReg" title='DestReg' data-type='unsigned int' data-ref="423DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#422RC" title='RC' data-ref="422RC">RC</a>);</td></tr>
<tr><th id="2010">2010</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a> <dfn class="local col4 decl" id="424CModel" title='CModel' data-type='CodeModel::Model' data-ref="424CModel">CModel</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TM" title='(anonymous namespace)::PPCFastISel::TM' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="425MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="425MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="2013">2013</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>),</td></tr>
<tr><th id="2014">2014</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, (<a class="local col8 ref" href="#418VT" title='VT' data-ref="418VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>) ? <var>4</var> : <var>8</var>, <a class="local col9 ref" href="#419Align" title='Align' data-ref="419Align">Align</a>);</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="426Opc" title='Opc' data-type='unsigned int' data-ref="426Opc">Opc</dfn>;</td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td>  <b>if</b> (HasSPE)</td></tr>
<tr><th id="2019">2019</th><td>    Opc = ((VT == MVT::f32) ? PPC::<span class='error' title="no member named &apos;SPELWZ&apos; in namespace &apos;llvm::PPC&apos;">SPELWZ</span> : PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span>);</td></tr>
<tr><th id="2020">2020</th><td>  <b>else</b></td></tr>
<tr><th id="2021">2021</th><td>    Opc = ((VT == MVT::f32) ? PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span> : PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>);</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427TmpReg" title='TmpReg' data-type='unsigned int' data-ref="427TmpReg">TmpReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCFuncInfo" title='(anonymous namespace)::PPCFastISel::PPCFuncInfo' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCFuncInfo">PPCFuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv" title='llvm::PPCFunctionInfo::setUsesTOCBasePtr' data-ref="_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv">setUsesTOCBasePtr</a>();</td></tr>
<tr><th id="2026">2026</th><td>  <i>// For small code model, generate a LF[SD](0, LDtocCPT(Idx, X2)).</i></td></tr>
<tr><th id="2027">2027</th><td>  <b>if</b> (<a class="local col4 ref" href="#424CModel" title='CModel' data-ref="424CModel">CModel</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>) {</td></tr>
<tr><th id="2028">2028</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;LDtocCPT&apos; in namespace &apos;llvm::PPC&apos;">LDtocCPT</span>),</td></tr>
<tr><th id="2029">2029</th><td>            TmpReg)</td></tr>
<tr><th id="2030">2030</th><td>      .addConstantPoolIndex(Idx).addReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>);</td></tr>
<tr><th id="2031">2031</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#426Opc" title='Opc' data-ref="426Opc">Opc</a>), <a class="local col3 ref" href="#423DestReg" title='DestReg' data-ref="423DestReg">DestReg</a>)</td></tr>
<tr><th id="2032">2032</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#427TmpReg" title='TmpReg' data-ref="427TmpReg">TmpReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#425MMO" title='MMO' data-ref="425MMO">MMO</a>);</td></tr>
<tr><th id="2033">2033</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2034">2034</th><td>    <i>// Otherwise we generate LF[SD](Idx[lo], ADDIStocHA(X2, Idx)).</i></td></tr>
<tr><th id="2035">2035</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ADDIStocHA&apos; in namespace &apos;llvm::PPC&apos;">ADDIStocHA</span>),</td></tr>
<tr><th id="2036">2036</th><td>            TmpReg).addReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>).addConstantPoolIndex(Idx);</td></tr>
<tr><th id="2037">2037</th><td>    <i>// But for large code model, we must generate a LDtocL followed</i></td></tr>
<tr><th id="2038">2038</th><td><i>    // by the LF[SD].</i></td></tr>
<tr><th id="2039">2039</th><td>    <b>if</b> (<a class="local col4 ref" href="#424CModel" title='CModel' data-ref="424CModel">CModel</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>) {</td></tr>
<tr><th id="2040">2040</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="428TmpReg2" title='TmpReg2' data-type='unsigned int' data-ref="428TmpReg2">TmpReg2</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="2041">2041</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;LDtocL&apos; in namespace &apos;llvm::PPC&apos;">LDtocL</span>),</td></tr>
<tr><th id="2042">2042</th><td>              TmpReg2).addConstantPoolIndex(Idx).addReg(TmpReg);</td></tr>
<tr><th id="2043">2043</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#426Opc" title='Opc' data-ref="426Opc">Opc</a>), <a class="local col3 ref" href="#423DestReg" title='DestReg' data-ref="423DestReg">DestReg</a>)</td></tr>
<tr><th id="2044">2044</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2045">2045</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#428TmpReg2" title='TmpReg2' data-ref="428TmpReg2">TmpReg2</a>);</td></tr>
<tr><th id="2046">2046</th><td>    } <b>else</b></td></tr>
<tr><th id="2047">2047</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#426Opc" title='Opc' data-ref="426Opc">Opc</a>), <a class="local col3 ref" href="#423DestReg" title='DestReg' data-ref="423DestReg">DestReg</a>)</td></tr>
<tr><th id="2048">2048</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih">addConstantPoolIndex</a>(<a class="local col0 ref" href="#420Idx" title='Idx' data-ref="420Idx">Idx</a>, <var>0</var>, <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TOC_LO" title='llvm::PPCII::TOF::MO_TOC_LO' data-ref="llvm::PPCII::TOF::MO_TOC_LO">MO_TOC_LO</a>)</td></tr>
<tr><th id="2049">2049</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#427TmpReg" title='TmpReg' data-ref="427TmpReg">TmpReg</a>)</td></tr>
<tr><th id="2050">2050</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#425MMO" title='MMO' data-ref="425MMO">MMO</a>);</td></tr>
<tr><th id="2051">2051</th><td>  }</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td>  <b>return</b> <a class="local col3 ref" href="#423DestReg" title='DestReg' data-ref="423DestReg">DestReg</a>;</td></tr>
<tr><th id="2054">2054</th><td>}</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">// Materialize the address of a global value into a register, and return</i></td></tr>
<tr><th id="2057">2057</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">// the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2058">2058</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeGV' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">PPCMaterializeGV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="429GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="429GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="430VT" title='VT' data-type='llvm::MVT' data-ref="430VT">VT</dfn>) {</td></tr>
<tr><th id="2059">2059</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::i64 &amp;&amp; &quot;Non-address!&quot;) ? void (0) : __assert_fail (&quot;VT == MVT::i64 &amp;&amp; \&quot;Non-address!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCFastISel.cpp&quot;, 2059, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#430VT" title='VT' data-ref="430VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <q>"Non-address!"</q>);</td></tr>
<tr><th id="2060">2060</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="431RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="431RC">RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>;</td></tr>
<tr><th id="2061">2061</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="432DestReg" title='DestReg' data-type='unsigned int' data-ref="432DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC">RC</a>);</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>  <i>// Global values may be plain old object addresses, TLS object</i></td></tr>
<tr><th id="2064">2064</th><td><i>  // addresses, constant pool entries, or jump tables.  How we generate</i></td></tr>
<tr><th id="2065">2065</th><td><i>  // code for these may depend on small, medium, or large code model.</i></td></tr>
<tr><th id="2066">2066</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a> <dfn class="local col3 decl" id="433CModel" title='CModel' data-type='CodeModel::Model' data-ref="433CModel">CModel</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TM" title='(anonymous namespace)::PPCFastISel::TM' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td>  <i>// FIXME: Jump tables are not yet required because fast-isel doesn't</i></td></tr>
<tr><th id="2069">2069</th><td><i>  // handle switches; if that changes, we need them as well.  For now,</i></td></tr>
<tr><th id="2070">2070</th><td><i>  // what follows assumes everything's a generic (or TLS) global address.</i></td></tr>
<tr><th id="2071">2071</th><td><i></i></td></tr>
<tr><th id="2072">2072</th><td><i>  // FIXME: We don't yet handle the complexity of TLS.</i></td></tr>
<tr><th id="2073">2073</th><td>  <b>if</b> (<a class="local col9 ref" href="#429GV" title='GV' data-ref="429GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="2074">2074</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCFuncInfo" title='(anonymous namespace)::PPCFastISel::PPCFuncInfo' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCFuncInfo">PPCFuncInfo</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv" title='llvm::PPCFunctionInfo::setUsesTOCBasePtr' data-ref="_ZN4llvm15PPCFunctionInfo17setUsesTOCBasePtrEv">setUsesTOCBasePtr</a>();</td></tr>
<tr><th id="2077">2077</th><td>  <i>// For small code model, generate a simple TOC load.</i></td></tr>
<tr><th id="2078">2078</th><td>  <b>if</b> (<a class="local col3 ref" href="#433CModel" title='CModel' data-ref="433CModel">CModel</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>)</td></tr>
<tr><th id="2079">2079</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;LDtoc&apos; in namespace &apos;llvm::PPC&apos;">LDtoc</span>),</td></tr>
<tr><th id="2080">2080</th><td>            DestReg)</td></tr>
<tr><th id="2081">2081</th><td>        .addGlobalAddress(GV)</td></tr>
<tr><th id="2082">2082</th><td>        .addReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>);</td></tr>
<tr><th id="2083">2083</th><td>  <b>else</b> {</td></tr>
<tr><th id="2084">2084</th><td>    <i>// If the address is an externally defined symbol, a symbol with common</i></td></tr>
<tr><th id="2085">2085</th><td><i>    // or externally available linkage, a non-local function address, or a</i></td></tr>
<tr><th id="2086">2086</th><td><i>    // jump table address (not yet needed), or if we are generating code</i></td></tr>
<tr><th id="2087">2087</th><td><i>    // for large code model, we generate:</i></td></tr>
<tr><th id="2088">2088</th><td><i>    //       LDtocL(GV, ADDIStocHA(%x2, GV))</i></td></tr>
<tr><th id="2089">2089</th><td><i>    // Otherwise we generate:</i></td></tr>
<tr><th id="2090">2090</th><td><i>    //       ADDItocL(ADDIStocHA(%x2, GV), GV)</i></td></tr>
<tr><th id="2091">2091</th><td><i>    // Either way, start with the ADDIStocHA:</i></td></tr>
<tr><th id="2092">2092</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="434HighPartReg" title='HighPartReg' data-type='unsigned int' data-ref="434HighPartReg">HighPartReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC">RC</a>);</td></tr>
<tr><th id="2093">2093</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ADDIStocHA&apos; in namespace &apos;llvm::PPC&apos;">ADDIStocHA</span>),</td></tr>
<tr><th id="2094">2094</th><td>            HighPartReg).addReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>).addGlobalAddress(GV);</td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="435GVFlags" title='GVFlags' data-type='unsigned char' data-ref="435GVFlags">GVFlags</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget23classifyGlobalReferenceEPKNS_11GlobalValueE" title='llvm::PPCSubtarget::classifyGlobalReference' data-ref="_ZNK4llvm12PPCSubtarget23classifyGlobalReferenceEPKNS_11GlobalValueE">classifyGlobalReference</a>(<a class="local col9 ref" href="#429GV" title='GV' data-ref="429GV">GV</a>);</td></tr>
<tr><th id="2097">2097</th><td>    <b>if</b> (<a class="local col5 ref" href="#435GVFlags" title='GVFlags' data-ref="435GVFlags">GVFlags</a> &amp; <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_NLP_FLAG" title='llvm::PPCII::TOF::MO_NLP_FLAG' data-ref="llvm::PPCII::TOF::MO_NLP_FLAG">MO_NLP_FLAG</a>) {</td></tr>
<tr><th id="2098">2098</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;LDtocL&apos; in namespace &apos;llvm::PPC&apos;">LDtocL</span>),</td></tr>
<tr><th id="2099">2099</th><td>              DestReg).addGlobalAddress(GV).addReg(HighPartReg);</td></tr>
<tr><th id="2100">2100</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2101">2101</th><td>      <i>// Otherwise generate the ADDItocL.</i></td></tr>
<tr><th id="2102">2102</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>),</td></tr>
<tr><th id="2103">2103</th><td>              DestReg).addReg(HighPartReg).addGlobalAddress(GV);</td></tr>
<tr><th id="2104">2104</th><td>    }</td></tr>
<tr><th id="2105">2105</th><td>  }</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td>  <b>return</b> <a class="local col2 ref" href="#432DestReg" title='DestReg' data-ref="432DestReg">DestReg</a>;</td></tr>
<tr><th id="2108">2108</th><td>}</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">// Materialize a 32-bit integer constant into a register, and return</i></td></tr>
<tr><th id="2111">2111</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">// the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2112">2112</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt(int64_t Imm, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize32BitInt</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="436Imm" title='Imm' data-type='int64_t' data-ref="436Imm">Imm</dfn>,</td></tr>
<tr><th id="2113">2113</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="437RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="437RC">RC</dfn>) {</td></tr>
<tr><th id="2114">2114</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="438Lo" title='Lo' data-type='unsigned int' data-ref="438Lo">Lo</dfn> = <a class="local col6 ref" href="#436Imm" title='Imm' data-ref="436Imm">Imm</a> &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="2115">2115</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="439Hi" title='Hi' data-type='unsigned int' data-ref="439Hi">Hi</dfn> = (<a class="local col6 ref" href="#436Imm" title='Imm' data-ref="436Imm">Imm</a> &gt;&gt; <var>16</var>) &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="440ResultReg" title='ResultReg' data-type='unsigned int' data-ref="440ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#437RC" title='RC' data-ref="437RC">RC</a>);</td></tr>
<tr><th id="2118">2118</th><td>  <em>bool</em> <dfn class="local col1 decl" id="441IsGPRC" title='IsGPRC' data-type='bool' data-ref="441IsGPRC">IsGPRC</dfn> = RC-&gt;hasSuperClassEq(&amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#436Imm" title='Imm' data-ref="436Imm">Imm</a>))</td></tr>
<tr><th id="2121">2121</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2122">2122</th><td>            TII.get(IsGPRC ? PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> : PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>), ResultReg)</td></tr>
<tr><th id="2123">2123</th><td>      .addImm(Imm);</td></tr>
<tr><th id="2124">2124</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#438Lo" title='Lo' data-ref="438Lo">Lo</a>) {</td></tr>
<tr><th id="2125">2125</th><td>    <i>// Both Lo and Hi have nonzero bits.</i></td></tr>
<tr><th id="2126">2126</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="442TmpReg" title='TmpReg' data-type='unsigned int' data-ref="442TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#437RC" title='RC' data-ref="437RC">RC</a>);</td></tr>
<tr><th id="2127">2127</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2128">2128</th><td>            TII.get(IsGPRC ? PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span> : PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span>), TmpReg)</td></tr>
<tr><th id="2129">2129</th><td>      .addImm(Hi);</td></tr>
<tr><th id="2130">2130</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2131">2131</th><td>            TII.get(IsGPRC ? PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span> : PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>), ResultReg)</td></tr>
<tr><th id="2132">2132</th><td>      .addReg(TmpReg).addImm(Lo);</td></tr>
<tr><th id="2133">2133</th><td>  } <b>else</b></td></tr>
<tr><th id="2134">2134</th><td>    <i>// Just Hi bits.</i></td></tr>
<tr><th id="2135">2135</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2136">2136</th><td>            TII.get(IsGPRC ? PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span> : PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span>), ResultReg)</td></tr>
<tr><th id="2137">2137</th><td>        .addImm(Hi);</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td>  <b>return</b> <a class="local col0 ref" href="#440ResultReg" title='ResultReg' data-ref="440ResultReg">ResultReg</a>;</td></tr>
<tr><th id="2140">2140</th><td>}</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">// Materialize a 64-bit integer constant into a register, and return</i></td></tr>
<tr><th id="2143">2143</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">// the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2144">2144</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt(int64_t Imm, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize64BitInt</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="443Imm" title='Imm' data-type='int64_t' data-ref="443Imm">Imm</dfn>,</td></tr>
<tr><th id="2145">2145</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="444RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="444RC">RC</dfn>) {</td></tr>
<tr><th id="2146">2146</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="445Remainder" title='Remainder' data-type='unsigned int' data-ref="445Remainder">Remainder</dfn> = <var>0</var>;</td></tr>
<tr><th id="2147">2147</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="446Shift" title='Shift' data-type='unsigned int' data-ref="446Shift">Shift</dfn> = <var>0</var>;</td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td>  <i>// If the value doesn't fit in 32 bits, see if we can shift it</i></td></tr>
<tr><th id="2150">2150</th><td><i>  // so that it fits in 32 bits.</i></td></tr>
<tr><th id="2151">2151</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>)) {</td></tr>
<tr><th id="2152">2152</th><td>    <a class="local col6 ref" href="#446Shift" title='Shift' data-ref="446Shift">Shift</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>);</td></tr>
<tr><th id="2153">2153</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="447ImmSh" title='ImmSh' data-type='int64_t' data-ref="447ImmSh">ImmSh</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>) &gt;&gt; <a class="local col6 ref" href="#446Shift" title='Shift' data-ref="446Shift">Shift</a>;</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col7 ref" href="#447ImmSh" title='ImmSh' data-ref="447ImmSh">ImmSh</a>))</td></tr>
<tr><th id="2156">2156</th><td>      <a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a> = <a class="local col7 ref" href="#447ImmSh" title='ImmSh' data-ref="447ImmSh">ImmSh</a>;</td></tr>
<tr><th id="2157">2157</th><td>    <b>else</b> {</td></tr>
<tr><th id="2158">2158</th><td>      <a class="local col5 ref" href="#445Remainder" title='Remainder' data-ref="445Remainder">Remainder</a> = <a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>;</td></tr>
<tr><th id="2159">2159</th><td>      <a class="local col6 ref" href="#446Shift" title='Shift' data-ref="446Shift">Shift</a> = <var>32</var>;</td></tr>
<tr><th id="2160">2160</th><td>      <a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a> &gt;&gt;= <var>32</var>;</td></tr>
<tr><th id="2161">2161</th><td>    }</td></tr>
<tr><th id="2162">2162</th><td>  }</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <i>// Handle the high-order 32 bits (if shifted) or the whole 32 bits</i></td></tr>
<tr><th id="2165">2165</th><td><i>  // (if not shifted).</i></td></tr>
<tr><th id="2166">2166</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="448TmpReg1" title='TmpReg1' data-type='unsigned int' data-ref="448TmpReg1">TmpReg1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize32BitInt</a>(<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>, <a class="local col4 ref" href="#444RC" title='RC' data-ref="444RC">RC</a>);</td></tr>
<tr><th id="2167">2167</th><td>  <b>if</b> (!<a class="local col6 ref" href="#446Shift" title='Shift' data-ref="446Shift">Shift</a>)</td></tr>
<tr><th id="2168">2168</th><td>    <b>return</b> <a class="local col8 ref" href="#448TmpReg1" title='TmpReg1' data-ref="448TmpReg1">TmpReg1</a>;</td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td>  <i>// If upper 32 bits were not zero, we've built them and need to shift</i></td></tr>
<tr><th id="2171">2171</th><td><i>  // them into place.</i></td></tr>
<tr><th id="2172">2172</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="449TmpReg2" title='TmpReg2' data-type='unsigned int' data-ref="449TmpReg2">TmpReg2</dfn>;</td></tr>
<tr><th id="2173">2173</th><td>  <b>if</b> (<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm">Imm</a>) {</td></tr>
<tr><th id="2174">2174</th><td>    <a class="local col9 ref" href="#449TmpReg2" title='TmpReg2' data-ref="449TmpReg2">TmpReg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#444RC" title='RC' data-ref="444RC">RC</a>);</td></tr>
<tr><th id="2175">2175</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;RLDICR&apos; in namespace &apos;llvm::PPC&apos;">RLDICR</span>),</td></tr>
<tr><th id="2176">2176</th><td>            TmpReg2).addReg(TmpReg1).addImm(Shift).addImm(<var>63</var> - Shift);</td></tr>
<tr><th id="2177">2177</th><td>  } <b>else</b></td></tr>
<tr><th id="2178">2178</th><td>    <a class="local col9 ref" href="#449TmpReg2" title='TmpReg2' data-ref="449TmpReg2">TmpReg2</a> = <a class="local col8 ref" href="#448TmpReg1" title='TmpReg1' data-ref="448TmpReg1">TmpReg1</a>;</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450TmpReg3" title='TmpReg3' data-type='unsigned int' data-ref="450TmpReg3">TmpReg3</dfn>, <dfn class="local col1 decl" id="451Hi" title='Hi' data-type='unsigned int' data-ref="451Hi">Hi</dfn>, <dfn class="local col2 decl" id="452Lo" title='Lo' data-type='unsigned int' data-ref="452Lo">Lo</dfn>;</td></tr>
<tr><th id="2181">2181</th><td>  <b>if</b> ((<a class="local col1 ref" href="#451Hi" title='Hi' data-ref="451Hi">Hi</a> = (<a class="local col5 ref" href="#445Remainder" title='Remainder' data-ref="445Remainder">Remainder</a> &gt;&gt; <var>16</var>) &amp; <var>0xFFFF</var>)) {</td></tr>
<tr><th id="2182">2182</th><td>    <a class="local col0 ref" href="#450TmpReg3" title='TmpReg3' data-ref="450TmpReg3">TmpReg3</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#444RC" title='RC' data-ref="444RC">RC</a>);</td></tr>
<tr><th id="2183">2183</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ORIS8&apos; in namespace &apos;llvm::PPC&apos;">ORIS8</span>),</td></tr>
<tr><th id="2184">2184</th><td>            TmpReg3).addReg(TmpReg2).addImm(Hi);</td></tr>
<tr><th id="2185">2185</th><td>  } <b>else</b></td></tr>
<tr><th id="2186">2186</th><td>    <a class="local col0 ref" href="#450TmpReg3" title='TmpReg3' data-ref="450TmpReg3">TmpReg3</a> = <a class="local col9 ref" href="#449TmpReg2" title='TmpReg2' data-ref="449TmpReg2">TmpReg2</a>;</td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td>  <b>if</b> ((<a class="local col2 ref" href="#452Lo" title='Lo' data-ref="452Lo">Lo</a> = <a class="local col5 ref" href="#445Remainder" title='Remainder' data-ref="445Remainder">Remainder</a> &amp; <var>0xFFFF</var>)) {</td></tr>
<tr><th id="2189">2189</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="453ResultReg" title='ResultReg' data-type='unsigned int' data-ref="453ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#444RC" title='RC' data-ref="444RC">RC</a>);</td></tr>
<tr><th id="2190">2190</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span>),</td></tr>
<tr><th id="2191">2191</th><td>            ResultReg).addReg(TmpReg3).addImm(Lo);</td></tr>
<tr><th id="2192">2192</th><td>    <b>return</b> <a class="local col3 ref" href="#453ResultReg" title='ResultReg' data-ref="453ResultReg">ResultReg</a>;</td></tr>
<tr><th id="2193">2193</th><td>  }</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>  <b>return</b> <a class="local col0 ref" href="#450TmpReg3" title='TmpReg3' data-ref="450TmpReg3">TmpReg3</a>;</td></tr>
<tr><th id="2196">2196</th><td>}</td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">// Materialize an integer constant into a register, and return</i></td></tr>
<tr><th id="2199">2199</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">// the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2200">2200</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb" title='(anonymous namespace)::PPCFastISel::PPCMaterializeInt' data-type='unsigned int (anonymous namespace)::PPCFastISel::PPCMaterializeInt(const llvm::ConstantInt * CI, llvm::MVT VT, bool UseSExt = true)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">PPCMaterializeInt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col4 decl" id="454CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="454CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="455VT" title='VT' data-type='llvm::MVT' data-ref="455VT">VT</dfn>,</td></tr>
<tr><th id="2201">2201</th><td>                                        <em>bool</em> <dfn class="local col6 decl" id="456UseSExt" title='UseSExt' data-type='bool' data-ref="456UseSExt">UseSExt</dfn>) {</td></tr>
<tr><th id="2202">2202</th><td>  <i>// If we're using CR bit registers for i1 values, handle that as a special</i></td></tr>
<tr><th id="2203">2203</th><td><i>  // case first.</i></td></tr>
<tr><th id="2204">2204</th><td>  <b>if</b> (<a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9useCRBitsEv" title='llvm::PPCSubtarget::useCRBits' data-ref="_ZNK4llvm12PPCSubtarget9useCRBitsEv">useCRBits</a>()) {</td></tr>
<tr><th id="2205">2205</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="457ImmReg" title='ImmReg' data-type='unsigned int' data-ref="457ImmReg">ImmReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>);</td></tr>
<tr><th id="2206">2206</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2207">2207</th><td>            TII.get(CI-&gt;isZero() ? PPC::<span class='error' title="no member named &apos;CRUNSET&apos; in namespace &apos;llvm::PPC&apos;">CRUNSET</span> : PPC::<span class='error' title="no member named &apos;CRSET&apos; in namespace &apos;llvm::PPC&apos;">CRSET</span>), ImmReg);</td></tr>
<tr><th id="2208">2208</th><td>    <b>return</b> <a class="local col7 ref" href="#457ImmReg" title='ImmReg' data-ref="457ImmReg">ImmReg</a>;</td></tr>
<tr><th id="2209">2209</th><td>  }</td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td>  <b>if</b> (<a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="2212">2212</th><td>      <a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2213">2213</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="458RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="458RC">RC</dfn> =</td></tr>
<tr><th id="2216">2216</th><td>      ((VT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> : &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="2217">2217</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="459Imm" title='Imm' data-type='int64_t' data-ref="459Imm">Imm</dfn> = <a class="local col6 ref" href="#456UseSExt" title='UseSExt' data-ref="456UseSExt">UseSExt</a> ? <a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() : <a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2218">2218</th><td></td></tr>
<tr><th id="2219">2219</th><td>  <i>// If the constant is in range, use a load-immediate.</i></td></tr>
<tr><th id="2220">2220</th><td><i>  // Since LI will sign extend the constant we need to make sure that for</i></td></tr>
<tr><th id="2221">2221</th><td><i>  // our zeroext constants that the sign extended constant fits into 16-bits -</i></td></tr>
<tr><th id="2222">2222</th><td><i>  // a range of 0..0x7fff.</i></td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#459Imm" title='Imm' data-ref="459Imm">Imm</a>)) {</td></tr>
<tr><th id="2224">2224</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="460Opc" title='Opc' data-type='unsigned int' data-ref="460Opc">Opc</dfn> = (VT == MVT::i64) ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>;</td></tr>
<tr><th id="2225">2225</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="461ImmReg" title='ImmReg' data-type='unsigned int' data-ref="461ImmReg">ImmReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col8 ref" href="#458RC" title='RC' data-ref="458RC">RC</a>);</td></tr>
<tr><th id="2226">2226</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TII" title='(anonymous namespace)::PPCFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#460Opc" title='Opc' data-ref="460Opc">Opc</a>), <a class="local col1 ref" href="#461ImmReg" title='ImmReg' data-ref="461ImmReg">ImmReg</a>)</td></tr>
<tr><th id="2227">2227</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#459Imm" title='Imm' data-ref="459Imm">Imm</a>);</td></tr>
<tr><th id="2228">2228</th><td>    <b>return</b> <a class="local col1 ref" href="#461ImmReg" title='ImmReg' data-ref="461ImmReg">ImmReg</a>;</td></tr>
<tr><th id="2229">2229</th><td>  }</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td>  <i>// Construct the constant piecewise.</i></td></tr>
<tr><th id="2232">2232</th><td>  <b>if</b> (<a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2233">2233</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize64BitInt</a>(<a class="local col9 ref" href="#459Imm" title='Imm' data-ref="459Imm">Imm</a>, <a class="local col8 ref" href="#458RC" title='RC' data-ref="458RC">RC</a>);</td></tr>
<tr><th id="2234">2234</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#455VT" title='VT' data-ref="455VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2235">2235</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize32BitInt</a>(<a class="local col9 ref" href="#459Imm" title='Imm' data-ref="459Imm">Imm</a>, <a class="local col8 ref" href="#458RC" title='RC' data-ref="458RC">RC</a>);</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2238">2238</th><td>}</td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">// Materialize a constant into a register, and return the register</i></td></tr>
<tr><th id="2241">2241</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">// number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2242">2242</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::PPCFastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="462C" title='C' data-type='const llvm::Constant *' data-ref="462C">C</dfn>) {</td></tr>
<tr><th id="2243">2243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="463CEVT" title='CEVT' data-type='llvm::EVT' data-ref="463CEVT">CEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::TLI" title='(anonymous namespace)::PPCFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::PPCFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col2 ref" href="#462C" title='C' data-ref="462C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="2246">2246</th><td>  <b>if</b> (!<a class="local col3 ref" href="#463CEVT" title='CEVT' data-ref="463CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2247">2247</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="464VT" title='VT' data-type='llvm::MVT' data-ref="464VT">VT</dfn> = <a class="local col3 ref" href="#463CEVT" title='CEVT' data-ref="463CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col5 decl" id="465CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="465CFP"><a class="local col5 ref" href="#465CFP" title='CFP' data-ref="465CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col2 ref" href="#462C" title='C' data-ref="462C">C</a>))</td></tr>
<tr><th id="2250">2250</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">PPCMaterializeFP</a>(<a class="local col5 ref" href="#465CFP" title='CFP' data-ref="465CFP">CFP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#464VT" title='VT' data-ref="464VT">VT</a>);</td></tr>
<tr><th id="2251">2251</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="466GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="466GV"><a class="local col6 ref" href="#466GV" title='GV' data-ref="466GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col2 ref" href="#462C" title='C' data-ref="462C">C</a>))</td></tr>
<tr><th id="2252">2252</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::PPCFastISel::PPCMaterializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel16PPCMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">PPCMaterializeGV</a>(<a class="local col6 ref" href="#466GV" title='GV' data-ref="466GV">GV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#464VT" title='VT' data-ref="464VT">VT</a>);</td></tr>
<tr><th id="2253">2253</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col7 decl" id="467CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="467CI"><a class="local col7 ref" href="#467CI" title='CI' data-ref="467CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#462C" title='C' data-ref="462C">C</a>))</td></tr>
<tr><th id="2254">2254</th><td>    <i>// Note that the code in FunctionLoweringInfo::ComputePHILiveOutRegInfo</i></td></tr>
<tr><th id="2255">2255</th><td><i>    // assumes that constant PHI operands will be zero extended, and failure to</i></td></tr>
<tr><th id="2256">2256</th><td><i>    // match that assumption will cause problems if we sign extend here but</i></td></tr>
<tr><th id="2257">2257</th><td><i>    // some user of a PHI is in a block for which we fall back to full SDAG</i></td></tr>
<tr><th id="2258">2258</th><td><i>    // instruction selection.</i></td></tr>
<tr><th id="2259">2259</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb" title='(anonymous namespace)::PPCFastISel::PPCMaterializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb">PPCMaterializeInt</a>(<a class="local col7 ref" href="#467CI" title='CI' data-ref="467CI">CI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#464VT" title='VT' data-ref="464VT">VT</a>, <b>false</b>);</td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2262">2262</th><td>}</td></tr>
<tr><th id="2263">2263</th><td></td></tr>
<tr><th id="2264">2264</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">// Materialize the address created by an alloca into a register, and</i></td></tr>
<tr><th id="2265">2265</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">// return the register number (or zero if we failed to handle it).</i></td></tr>
<tr><th id="2266">2266</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::PPCFastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col8 decl" id="468AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="468AI">AI</dfn>) {</td></tr>
<tr><th id="2267">2267</th><td>  <i>// Don't handle dynamic allocas.</i></td></tr>
<tr><th id="2268">2268</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col8 ref" href="#468AI" title='AI' data-ref="468AI">AI</a>)) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col9 decl" id="469VT" title='VT' data-type='llvm::MVT' data-ref="469VT">VT</dfn>;</td></tr>
<tr><th id="2271">2271</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col8 ref" href="#468AI" title='AI' data-ref="468AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst7getTypeEv" title='llvm::AllocaInst::getType' data-ref="_ZNK4llvm10AllocaInst7getTypeEv">getType</a>(), <span class='refarg'><a class="local col9 ref" href="#469VT" title='VT' data-ref="469VT">VT</a></span>)) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>*, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864">iterator</a> <dfn class="local col0 decl" id="470SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="470SI">SI</dfn> =</td></tr>
<tr><th id="2274">2274</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#468AI" title='AI' data-ref="468AI">AI</a>);</td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td>  <b>if</b> (<a class="local col0 ref" href="#470SI" title='SI' data-ref="470SI">SI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="2277">2277</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="471ResultReg" title='ResultReg' data-type='unsigned int' data-ref="471ResultReg">ResultReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="2278">2278</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>),</td></tr>
<tr><th id="2279">2279</th><td>            ResultReg).addFrameIndex(SI-&gt;second).addImm(<var>0</var>);</td></tr>
<tr><th id="2280">2280</th><td>    <b>return</b> <a class="local col1 ref" href="#471ResultReg" title='ResultReg' data-ref="471ResultReg">ResultReg</a>;</td></tr>
<tr><th id="2281">2281</th><td>  }</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2284">2284</th><td>}</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// Fold loads into extends when possible.</i></td></tr>
<tr><th id="2287">2287</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// FIXME: We can have multiple redundant extend/trunc instructions</i></td></tr>
<tr><th id="2288">2288</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// following a load.  The folding only picks up one.  Extend this</i></td></tr>
<tr><th id="2289">2289</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// to check subsequent instructions for the same pattern and remove</i></td></tr>
<tr><th id="2290">2290</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// them.  Thus ResultReg should be the def reg for the last redundant</i></td></tr>
<tr><th id="2291">2291</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// instruction in a chain, and all intervening instructions can be</i></td></tr>
<tr><th id="2292">2292</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// removed from parent.  Change test/CodeGen/PowerPC/fast-isel-fold.ll</i></td></tr>
<tr><th id="2293">2293</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">// to add ELF64-NOT: rldicl to the appropriate tests when this works.</i></td></tr>
<tr><th id="2294">2294</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::PPCFastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::PPCFastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="472MI" title='MI' data-type='llvm::MachineInstr *' data-ref="472MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="473OpNo" title='OpNo' data-type='unsigned int' data-ref="473OpNo">OpNo</dfn>,</td></tr>
<tr><th id="2295">2295</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col4 decl" id="474LI" title='LI' data-type='const llvm::LoadInst *' data-ref="474LI">LI</dfn>) {</td></tr>
<tr><th id="2296">2296</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="2297">2297</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="475VT" title='VT' data-type='llvm::MVT' data-ref="475VT">VT</dfn>;</td></tr>
<tr><th id="2298">2298</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::PPCFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col4 ref" href="#474LI" title='LI' data-ref="474LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#475VT" title='VT' data-ref="475VT">VT</a></span>))</td></tr>
<tr><th id="2299">2299</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>  <i>// Combine load followed by zero- or sign-extend.</i></td></tr>
<tr><th id="2302">2302</th><td>  <em>bool</em> <dfn class="local col6 decl" id="476IsZExt" title='IsZExt' data-type='bool' data-ref="476IsZExt">IsZExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="2303">2303</th><td>  <b>switch</b>(<a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2304">2304</th><td>    <b>default</b>:</td></tr>
<tr><th id="2305">2305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>:</td></tr>
<tr><th id="2308">2308</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL_32_64&apos; in namespace &apos;llvm::PPC&apos;">RLDICL_32_64</span>: {</td></tr>
<tr><th id="2309">2309</th><td>      IsZExt = <b>true</b>;</td></tr>
<tr><th id="2310">2310</th><td>      <em>unsigned</em> MB = MI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="2311">2311</th><td>      <b>if</b> ((VT == MVT::i8 &amp;&amp; MB &lt;= <var>56</var>) ||</td></tr>
<tr><th id="2312">2312</th><td>          (VT == MVT::i16 &amp;&amp; MB &lt;= <var>48</var>) ||</td></tr>
<tr><th id="2313">2313</th><td>          (VT == MVT::i32 &amp;&amp; MB &lt;= <var>32</var>))</td></tr>
<tr><th id="2314">2314</th><td>        <b>break</b>;</td></tr>
<tr><th id="2315">2315</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2316">2316</th><td>    }</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>:</td></tr>
<tr><th id="2319">2319</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span>: {</td></tr>
<tr><th id="2320">2320</th><td>      IsZExt = <b>true</b>;</td></tr>
<tr><th id="2321">2321</th><td>      <em>unsigned</em> MB = MI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="2322">2322</th><td>      <b>if</b> ((VT == MVT::i8 &amp;&amp; MB &lt;= <var>24</var>) ||</td></tr>
<tr><th id="2323">2323</th><td>          (VT == MVT::i16 &amp;&amp; MB &lt;= <var>16</var>))</td></tr>
<tr><th id="2324">2324</th><td>        <b>break</b>;</td></tr>
<tr><th id="2325">2325</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2326">2326</th><td>    }</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSB&apos; in namespace &apos;llvm::PPC&apos;">EXTSB</span>:</td></tr>
<tr><th id="2329">2329</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSB8&apos; in namespace &apos;llvm::PPC&apos;">EXTSB8</span>:</td></tr>
<tr><th id="2330">2330</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSB8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSB8_32_64</span>:</td></tr>
<tr><th id="2331">2331</th><td>      <i>/* There is no sign-extending load-byte instruction. */</i></td></tr>
<tr><th id="2332">2332</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH&apos; in namespace &apos;llvm::PPC&apos;">EXTSH</span>:</td></tr>
<tr><th id="2335">2335</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH8&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8</span>:</td></tr>
<tr><th id="2336">2336</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8_32_64</span>: {</td></tr>
<tr><th id="2337">2337</th><td>      <b>if</b> (VT != MVT::i16 &amp;&amp; VT != MVT::i8)</td></tr>
<tr><th id="2338">2338</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2339">2339</th><td>      <b>break</b>;</td></tr>
<tr><th id="2340">2340</th><td>    }</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW&apos; in namespace &apos;llvm::PPC&apos;">EXTSW</span>:</td></tr>
<tr><th id="2343">2343</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32</span>:</td></tr>
<tr><th id="2344">2344</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span>: {</td></tr>
<tr><th id="2345">2345</th><td>      <b>if</b> (VT != MVT::i32 &amp;&amp; VT != MVT::i16 &amp;&amp; VT != MVT::i8)</td></tr>
<tr><th id="2346">2346</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2347">2347</th><td>      <b>break</b>;</td></tr>
<tr><th id="2348">2348</th><td>    }</td></tr>
<tr><th id="2349">2349</th><td>  }</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="2352">2352</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-type='struct Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col7 decl" id="477Addr" title='Addr' data-type='Address' data-ref="477Addr">Addr</dfn>;</td></tr>
<tr><th id="2353">2353</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::PPCFastISel::PPCComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel17PPCComputeAddressEPKN4llvm5ValueERNS_7AddressE">PPCComputeAddress</a>(<a class="local col4 ref" href="#474LI" title='LI' data-ref="474LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col7 ref" href="#477Addr" title='Addr' data-ref="477Addr">Addr</a></span>))</td></tr>
<tr><th id="2354">2354</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2355">2355</th><td></td></tr>
<tr><th id="2356">2356</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="478ResultReg" title='ResultReg' data-type='unsigned int' data-ref="478ResultReg">ResultReg</dfn> = <a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>  <b>if</b> (!PPCEmitLoad(VT, ResultReg, Addr, <b>nullptr</b>, IsZExt,</td></tr>
<tr><th id="2359">2359</th><td>        PPCSubTarget-&gt;hasSPE() ? PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span> : PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>))</td></tr>
<tr><th id="2360">2360</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="479I" title='I' data-type='MachineBasicBlock::iterator' data-ref="479I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>);</td></tr>
<tr><th id="2363">2363</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>));</td></tr>
<tr><th id="2364">2364</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2365">2365</th><td>}</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv">// Attempt to lower call arguments in a faster way than done by</i></td></tr>
<tr><th id="2368">2368</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv">// the selection DAG code.</i></td></tr>
<tr><th id="2369">2369</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv" title='(anonymous namespace)::PPCFastISel::fastLowerArguments' data-type='bool (anonymous namespace)::PPCFastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111PPCFastISel18fastLowerArgumentsEv">fastLowerArguments</dfn>() {</td></tr>
<tr><th id="2370">2370</th><td>  <i>// Defer to normal argument lowering for now.  It's reasonably</i></td></tr>
<tr><th id="2371">2371</th><td><i>  // efficient.  Consider doing something like ARM to handle the</i></td></tr>
<tr><th id="2372">2372</th><td><i>  // case where all args fit in registers, no varargs, no float</i></td></tr>
<tr><th id="2373">2373</th><td><i>  // or vector args.</i></td></tr>
<tr><th id="2374">2374</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2375">2375</th><td>}</td></tr>
<tr><th id="2376">2376</th><td></td></tr>
<tr><th id="2377">2377</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm">// Handle materializing integer constants into a register.  This is not</i></td></tr>
<tr><th id="2378">2378</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm">// automatically generated for PowerPC, so must be explicitly created here.</i></td></tr>
<tr><th id="2379">2379</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::PPCFastISel::fastEmit_i' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmit_i(llvm::MVT Ty, llvm::MVT VT, unsigned int Opc, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="480Ty" title='Ty' data-type='llvm::MVT' data-ref="480Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="481VT" title='VT' data-type='llvm::MVT' data-ref="481VT">VT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="482Opc" title='Opc' data-type='unsigned int' data-ref="482Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="483Imm" title='Imm' data-type='uint64_t' data-ref="483Imm">Imm</dfn>) {</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td>  <b>if</b> (<a class="local col2 ref" href="#482Opc" title='Opc' data-ref="482Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>)</td></tr>
<tr><th id="2382">2382</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>  <i>// If we're using CR bit registers for i1 values, handle that as a special</i></td></tr>
<tr><th id="2385">2385</th><td><i>  // case first.</i></td></tr>
<tr><th id="2386">2386</th><td>  <b>if</b> (<a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCFastISel::PPCSubTarget" title='(anonymous namespace)::PPCFastISel::PPCSubTarget' data-use='r' data-ref="(anonymousnamespace)::PPCFastISel::PPCSubTarget">PPCSubTarget</a>-&gt;<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9useCRBitsEv" title='llvm::PPCSubtarget::useCRBits' data-ref="_ZNK4llvm12PPCSubtarget9useCRBitsEv">useCRBits</a>()) {</td></tr>
<tr><th id="2387">2387</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="484ImmReg" title='ImmReg' data-type='unsigned int' data-ref="484ImmReg">ImmReg</dfn> = createResultReg(&amp;PPC::<span class='error' title="no member named &apos;CRBITRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRBITRCRegClass</span>);</td></tr>
<tr><th id="2388">2388</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2389">2389</th><td>            TII.get(Imm == <var>0</var> ? PPC::<span class='error' title="no member named &apos;CRUNSET&apos; in namespace &apos;llvm::PPC&apos;">CRUNSET</span> : PPC::<span class='error' title="no member named &apos;CRSET&apos; in namespace &apos;llvm::PPC&apos;">CRSET</span>), ImmReg);</td></tr>
<tr><th id="2390">2390</th><td>    <b>return</b> <a class="local col4 ref" href="#484ImmReg" title='ImmReg' data-ref="484ImmReg">ImmReg</a>;</td></tr>
<tr><th id="2391">2391</th><td>  }</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>  <b>if</b> (<a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="2394">2394</th><td>      <a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2395">2395</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2396">2396</th><td></td></tr>
<tr><th id="2397">2397</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="485RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="485RC">RC</dfn> = ((VT == MVT::i64) ? &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> :</td></tr>
<tr><th id="2398">2398</th><td>                                   &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>);</td></tr>
<tr><th id="2399">2399</th><td>  <b>if</b> (<a class="local col1 ref" href="#481VT" title='VT' data-ref="481VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2400">2400</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize64BitInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize64BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize64BitInt</a>(<a class="local col3 ref" href="#483Imm" title='Imm' data-ref="483Imm">Imm</a>, <a class="local col5 ref" href="#485RC" title='RC' data-ref="485RC">RC</a>);</td></tr>
<tr><th id="2401">2401</th><td>  <b>else</b></td></tr>
<tr><th id="2402">2402</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::PPCFastISel::PPCMaterialize32BitInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE">PPCMaterialize32BitInt</a>(<a class="local col3 ref" href="#483Imm" title='Imm' data-ref="483Imm">Imm</a>, <a class="local col5 ref" href="#485RC" title='RC' data-ref="485RC">RC</a>);</td></tr>
<tr><th id="2403">2403</th><td>}</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// Override for ADDI and ADDI8 to set the correct register class</i></td></tr>
<tr><th id="2406">2406</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// on RHS operand 0.  The automatic infrastructure naively assumes</i></td></tr>
<tr><th id="2407">2407</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// GPRC for i32 and G8RC for i64; the concept of "no R0" is lost</i></td></tr>
<tr><th id="2408">2408</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// for these cases.  At the moment, none of the other automatically</i></td></tr>
<tr><th id="2409">2409</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// generated RI instructions require special treatment.  However, once</i></td></tr>
<tr><th id="2410">2410</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// SelectSelect is implemented, "isel" requires similar handling.</i></td></tr>
<tr><th id="2411">2411</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">//</i></td></tr>
<tr><th id="2412">2412</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// Also be conservative about the output register class.  Avoid</i></td></tr>
<tr><th id="2413">2413</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// assigning R0 or X0 to the output register for GPRC and G8RC</i></td></tr>
<tr><th id="2414">2414</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// register classes, as any such result could be used in ADDI, etc.,</i></td></tr>
<tr><th id="2415">2415</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">// where those regs have another meaning.</i></td></tr>
<tr><th id="2416">2416</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm" title='(anonymous namespace)::PPCFastISel::fastEmitInst_ri' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">fastEmitInst_ri</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="486MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="486MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="2417">2417</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="487RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="487RC">RC</dfn>,</td></tr>
<tr><th id="2418">2418</th><td>                                      <em>unsigned</em> <dfn class="local col8 decl" id="488Op0" title='Op0' data-type='unsigned int' data-ref="488Op0">Op0</dfn>, <em>bool</em> <dfn class="local col9 decl" id="489Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="489Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="2419">2419</th><td>                                      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="490Imm" title='Imm' data-type='uint64_t' data-ref="490Imm">Imm</dfn>) {</td></tr>
<tr><th id="2420">2420</th><td>  <b>if</b> (MachineInstOpcode == PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>)</td></tr>
<tr><th id="2421">2421</th><td>    MRI.setRegClass(Op0, &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>);</td></tr>
<tr><th id="2422">2422</th><td>  <b>else</b> <b>if</b> (MachineInstOpcode == PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>)</td></tr>
<tr><th id="2423">2423</th><td>    MRI.setRegClass(Op0, &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span>);</td></tr>
<tr><th id="2424">2424</th><td></td></tr>
<tr><th id="2425">2425</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="491UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="491UseRC">UseRC</dfn> =</td></tr>
<tr><th id="2426">2426</th><td>    (RC == &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span> :</td></tr>
<tr><th id="2427">2427</th><td>     (RC == &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span> : RC));</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a>::<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" title='llvm::FastISel::fastEmitInst_ri' data-ref="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<a class="local col6 ref" href="#486MachineInstOpcode" title='MachineInstOpcode' data-ref="486MachineInstOpcode">MachineInstOpcode</a>, <a class="local col1 ref" href="#491UseRC" title='UseRC' data-ref="491UseRC">UseRC</a>,</td></tr>
<tr><th id="2430">2430</th><td>                                   <a class="local col8 ref" href="#488Op0" title='Op0' data-ref="488Op0">Op0</a>, <a class="local col9 ref" href="#489Op0IsKill" title='Op0IsKill' data-ref="489Op0IsKill">Op0IsKill</a>, <a class="local col0 ref" href="#490Imm" title='Imm' data-ref="490Imm">Imm</a>);</td></tr>
<tr><th id="2431">2431</th><td>}</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">// Override for instructions with one register operand to avoid use of</i></td></tr>
<tr><th id="2434">2434</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">// R0/X0.  The automatic infrastructure isn't aware of the context so</i></td></tr>
<tr><th id="2435">2435</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">// we must be conservative.</i></td></tr>
<tr><th id="2436">2436</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb" title='(anonymous namespace)::PPCFastISel::fastEmitInst_r' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">fastEmitInst_r</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="492MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="492MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="2437">2437</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col3 decl" id="493RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="493RC">RC</dfn>,</td></tr>
<tr><th id="2438">2438</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="494Op0" title='Op0' data-type='unsigned int' data-ref="494Op0">Op0</dfn>, <em>bool</em> <dfn class="local col5 decl" id="495Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="495Op0IsKill">Op0IsKill</dfn>) {</td></tr>
<tr><th id="2439">2439</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="496UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="496UseRC">UseRC</dfn> =</td></tr>
<tr><th id="2440">2440</th><td>    (RC == &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span> :</td></tr>
<tr><th id="2441">2441</th><td>     (RC == &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span> : RC));</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a>::<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" title='llvm::FastISel::fastEmitInst_r' data-ref="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb">fastEmitInst_r</a>(<a class="local col2 ref" href="#492MachineInstOpcode" title='MachineInstOpcode' data-ref="492MachineInstOpcode">MachineInstOpcode</a>, <a class="local col6 ref" href="#496UseRC" title='UseRC' data-ref="496UseRC">UseRC</a>, <a class="local col4 ref" href="#494Op0" title='Op0' data-ref="494Op0">Op0</a>, <a class="local col5 ref" href="#495Op0IsKill" title='Op0IsKill' data-ref="495Op0IsKill">Op0IsKill</a>);</td></tr>
<tr><th id="2444">2444</th><td>}</td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">// Override for instructions with two register operands to avoid use</i></td></tr>
<tr><th id="2447">2447</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">// of R0/X0.  The automatic infrastructure isn't aware of the context</i></td></tr>
<tr><th id="2448">2448</th><td><i  data-doc="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">// so we must be conservative.</i></td></tr>
<tr><th id="2449">2449</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb" title='(anonymous namespace)::PPCFastISel::fastEmitInst_rr' data-type='unsigned int (anonymous namespace)::PPCFastISel::fastEmitInst_rr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">fastEmitInst_rr</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="497MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="497MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="2450">2450</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col8 decl" id="498RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="498RC">RC</dfn>,</td></tr>
<tr><th id="2451">2451</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="499Op0" title='Op0' data-type='unsigned int' data-ref="499Op0">Op0</dfn>, <em>bool</em> <dfn class="local col0 decl" id="500Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="500Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="2452">2452</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="501Op1" title='Op1' data-type='unsigned int' data-ref="501Op1">Op1</dfn>, <em>bool</em> <dfn class="local col2 decl" id="502Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="502Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="2453">2453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="503UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="503UseRC">UseRC</dfn> =</td></tr>
<tr><th id="2454">2454</th><td>    (RC == &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span> :</td></tr>
<tr><th id="2455">2455</th><td>     (RC == &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span> ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span> : RC));</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a>::<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col7 ref" href="#497MachineInstOpcode" title='MachineInstOpcode' data-ref="497MachineInstOpcode">MachineInstOpcode</a>, <a class="local col3 ref" href="#503UseRC" title='UseRC' data-ref="503UseRC">UseRC</a>, <a class="local col9 ref" href="#499Op0" title='Op0' data-ref="499Op0">Op0</a>, <a class="local col0 ref" href="#500Op0IsKill" title='Op0IsKill' data-ref="500Op0IsKill">Op0IsKill</a>,</td></tr>
<tr><th id="2458">2458</th><td>                                   <a class="local col1 ref" href="#501Op1" title='Op1' data-ref="501Op1">Op1</a>, <a class="local col2 ref" href="#502Op1IsKill" title='Op1IsKill' data-ref="502Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="2459">2459</th><td>}</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="2462">2462</th><td>  <i>// Create the fast instruction selector for PowerPC64 ELF.</i></td></tr>
<tr><th id="2463">2463</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<span class="namespace">PPC::</span><dfn class="decl def" id="_ZN4llvm3PPC14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::PPC::createFastISel' data-ref="_ZN4llvm3PPC14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col4 decl" id="504FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="504FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="2464">2464</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col5 decl" id="505LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="505LibInfo">LibInfo</dfn>) {</td></tr>
<tr><th id="2465">2465</th><td>    <i>// Only available on 64-bit ELF for now.</i></td></tr>
<tr><th id="2466">2466</th><td>    <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="506Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="506Subtarget">Subtarget</dfn> = <a class="local col4 ref" href="#504FuncInfo" title='FuncInfo' data-ref="504FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="2467">2467</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Subtarget" title='Subtarget' data-ref="506Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() &amp;&amp; <a class="local col6 ref" href="#506Subtarget" title='Subtarget' data-ref="506Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>())</td></tr>
<tr><th id="2468">2468</th><td>      <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCFastISel" title='(anonymous namespace)::PPCFastISel' data-ref="(anonymousnamespace)::PPCFastISel">PPCFastISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111PPCFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::PPCFastISel::PPCFastISel' data-use='c' data-ref="_ZN12_GLOBAL__N_111PPCFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">(</a><a class="local col4 ref" href="#504FuncInfo" title='FuncInfo' data-ref="504FuncInfo">FuncInfo</a>, <a class="local col5 ref" href="#505LibInfo" title='LibInfo' data-ref="505LibInfo">LibInfo</a>);</td></tr>
<tr><th id="2469">2469</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2470">2470</th><td>  }</td></tr>
<tr><th id="2471">2471</th><td>}</td></tr>
<tr><th id="2472">2472</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
