// Seed: 1811898089
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input wor id_10,
    output wand id_11
    , id_13
);
  logic id_14;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    inout tri id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output uwire id_13,
    input tri0 id_14,
    input wand id_15,
    output supply0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input wire id_19
);
  assign id_16 = id_10;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_13,
      id_4,
      id_6,
      id_4,
      id_6,
      id_16,
      id_2,
      id_9,
      id_6,
      id_16
  );
  wire id_21;
  assign id_16 = id_1;
endmodule
