Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto f7ae48f5d8c14e33afa8988beeaa0504 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testprbs_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testprbs xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testprbs_time_impl.sdf", for root module "testprbs/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testprbs_time_impl.sdf", for root module "testprbs/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_0
Compiling module xil_defaultlib.dff_1
Compiling module xil_defaultlib.dff_2
Compiling module xil_defaultlib.dff_3
Compiling module xil_defaultlib.dff_4
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.dff_5
Compiling module xil_defaultlib.dff_6
Compiling module xil_defaultlib.dff_7
Compiling module xil_defaultlib.dff_8
Compiling module xil_defaultlib.dff_9
Compiling module xil_defaultlib.dff_10
Compiling module xil_defaultlib.dff_11
Compiling module xil_defaultlib.dff_12
Compiling module xil_defaultlib.dff_13
Compiling module xil_defaultlib.dff_14
Compiling module xil_defaultlib.lfsr
Compiling architecture behavior of entity xil_defaultlib.testprbs
Built simulation snapshot testprbs_time_impl
