verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_vhdl.gen/sources_1/bd/blq_top/ipshared/ec67/hdl" --include "../../../../project_vhdl.gen/sources_1/bd/blq_top/ipshared/b28c/hdl" --include "../../../../project_vhdl.gen/sources_1/bd/blq_top/ipshared/3242" \
"../../../bd/blq_top/ip/blq_top_processing_system7_0_0/sim/blq_top_processing_system7_0_0.v" \
"../../../bd/blq_top/ip/blq_top_xbar_0/sim/blq_top_xbar_0.v" \
"../../../bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.v" \
"../../../bd/blq_top/ip/blq_top_auto_pc_0/sim/blq_top_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
