# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../Downloads/clock_enable.sv" \
"../../../../Knycalus and Efe ECE 211 Lab 10.srcs/sources_1/new/traffic_light.sv" \
"../../../../../../../Downloads/lab10_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
