{
  "name": "core_arch::x86::avx512fp16::_mm256_set_ph",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": 10345,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:31:1: 52:2",
  "src": "pub fn _mm256_set_ph(\n    e15: f16,\n    e14: f16,\n    e13: f16,\n    e12: f16,\n    e11: f16,\n    e10: f16,\n    e9: f16,\n    e8: f16,\n    e7: f16,\n    e6: f16,\n    e5: f16,\n    e4: f16,\n    e3: f16,\n    e2: f16,\n    e1: f16,\n    e0: f16,\n) -> __m256h {\n    __m256h([\n        e0, e1, e2, e3, e4, e5, e6, e7, e8, e9, e10, e11, e12, e13, e14, e15,\n    ])\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_set_ph(_1: f16, _2: f16, _3: f16, _4: f16, _5: f16, _6: f16, _7: f16, _8: f16, _9: f16, _10: f16, _11: f16, _12: f16, _13: f16, _14: f16, _15: f16, _16: f16) -> core_arch::x86::__m256h {\n    let mut _0: core_arch::x86::__m256h;\n    let mut _17: [f16; 16];\n    debug e15 => _1;\n    debug e14 => _2;\n    debug e13 => _3;\n    debug e12 => _4;\n    debug e11 => _5;\n    debug e10 => _6;\n    debug e9 => _7;\n    debug e8 => _8;\n    debug e7 => _9;\n    debug e6 => _10;\n    debug e5 => _11;\n    debug e4 => _12;\n    debug e3 => _13;\n    debug e2 => _14;\n    debug e1 => _15;\n    debug e0 => _16;\n    bb0: {\n        StorageLive(_17);\n        _17 = [_16, _15, _14, _13, _12, _11, _10, _9, _8, _7, _6, _5, _4, _3, _2, _1];\n        _0 = __m256h(move _17);\n        StorageDead(_17);\n        return;\n    }\n}\n",
  "doc": " Set packed half-precision (16-bit) floating-point elements in dst with the supplied values.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}