
tank_level_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086e0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  080087f0  080087f0  000187f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  000202dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008c64  08008c64  000202dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c64  08008c64  000202dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008c64  08008c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008c6c  08008c6c  00018c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  08008c74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200002dc  08008f50  000202dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000051c  08008f50  0002051c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb01  00000000  00000000  00020305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002693  00000000  00000000  0002fe06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  000324a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00033390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019011  00000000  00000000  00034198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8f7  00000000  00000000  0004d1a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009227e  00000000  00000000  0005baa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000edd1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051c8  00000000  00000000  000edd74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002dc 	.word	0x200002dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080087d8 	.word	0x080087d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002e0 	.word	0x200002e0
 800014c:	080087d8 	.word	0x080087d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <_Z14FIRFilter_InitP9FIRFilter>:

#include "HeightSensor.h"


void FIRFilter_Init(FIRFilter *fir)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b3e      	cmp	r3, #62	; 0x3e
 8001160:	d809      	bhi.n	8001176 <_Z14FIRFilter_InitP9FIRFilter+0x26>
    fir->buf[n] = 0.0f;
 8001162:	7bfa      	ldrb	r2, [r7, #15]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0100 	mov.w	r1, #0
 800116a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	3301      	adds	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	e7f2      	b.n	800115c <_Z14FIRFilter_InitP9FIRFilter+0xc>
  fir->bufIndex = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
  fir->out = 0.0f;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
	...

08001194 <_Z16FIRFilter_UpdateP9FIRFilterf>:


float FIRFilter_Update(FIRFilter *fir, float inp)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  fir->buf[fir->bufIndex] = inp;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011a4:	4619      	mov	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

  fir->bufIndex++;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
  if(fir->bufIndex == FILTER_NUM_COEFFS)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011c4:	2b3f      	cmp	r3, #63	; 0x3f
 80011c6:	d103      	bne.n	80011d0 <_Z16FIRFilter_UpdateP9FIRFilterf+0x3c>
    fir->bufIndex = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc

  fir->out = 0.0f;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

  uint8_t sumIndex = fir->bufIndex;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011e0:	73fb      	strb	r3, [r7, #15]

  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	73bb      	strb	r3, [r7, #14]
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	2b3e      	cmp	r3, #62	; 0x3e
 80011ea:	d824      	bhi.n	8001236 <_Z16FIRFilter_UpdateP9FIRFilterf+0xa2>
  {
    if (sumIndex > 0) sumIndex--;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d003      	beq.n	80011fa <_Z16FIRFilter_UpdateP9FIRFilterf+0x66>
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e001      	b.n	80011fe <_Z16FIRFilter_UpdateP9FIRFilterf+0x6a>
    else sumIndex = FILTER_NUM_COEFFS - 1;
 80011fa:	233e      	movs	r3, #62	; 0x3e
 80011fc:	73fb      	strb	r3, [r7, #15]
    fir->out += FIR_COEFFS[n] * fir->buf[sumIndex];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <_Z16FIRFilter_UpdateP9FIRFilterf+0xb0>)
 8001208:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fdb5 	bl	8000d84 <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff fca8 	bl	8000b74 <__addsf3>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	3301      	adds	r3, #1
 8001232:	73bb      	strb	r3, [r7, #14]
 8001234:	e7d7      	b.n	80011e6 <_Z16FIRFilter_UpdateP9FIRFilterf+0x52>
  }

  return fir->out;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100

}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	20000000 	.word	0x20000000

08001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>:


HeightSensor::HeightSensor(GPIO_TypeDef* TRIG_PORT, uint16_t TRIG_PIN,
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	4613      	mov	r3, r2
 8001256:	80fb      	strh	r3, [r7, #6]
	  	   	   	   	   	   GPIO_TypeDef* ECHO_PORT, uint16_t ECHO_PIN,
						   TIM_HandleTypeDef HTIM)
							: trig_port(TRIG_PORT), trig_pin(TRIG_PIN),
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
							  htim(HTIM){
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	88fa      	ldrh	r2, [r7, #6]
 8001262:	809a      	strh	r2, [r3, #4]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	609a      	str	r2, [r3, #8]
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
 800126a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
							  htim(HTIM){
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	819a      	strh	r2, [r3, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	3310      	adds	r3, #16
 8001276:	f107 011c 	add.w	r1, r7, #28
 800127a:	2248      	movs	r2, #72	; 0x48
 800127c:	4618      	mov	r0, r3
 800127e:	f004 fbe9 	bl	8005a54 <memcpy>
	FIRFilter_Init(&lpf);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3358      	adds	r3, #88	; 0x58
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff62 	bl	8001150 <_Z14FIRFilter_InitP9FIRFilter>

	HAL_TIM_Base_Start(&htim);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3310      	adds	r3, #16
 8001290:	4618      	mov	r0, r3
 8001292:	f003 fa59 	bl	8004748 <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	f002 fc3c 	bl	8003b1e <HAL_GPIO_WritePin>
}
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN12HeightSensor10getDistRawEv>:

float HeightSensor::getDistRaw()
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	return dist_raw;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <_ZN12HeightSensor15getDistFilteredEv>:

float HeightSensor::getDistFiltered()
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	return dist_filtered;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <_ZN12HeightSensor14getWaterHeightEv>:

float HeightSensor::getWaterHeight()
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	return water_height;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr

080012f8 <_ZN12HeightSensor10readSensorEv>:


void HeightSensor::readSensor()
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	889b      	ldrh	r3, [r3, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f002 fc07 	bl	8003b1e <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim, 0);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	2200      	movs	r2, #0
 8001316:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim) < 10);  // wait for 10 us
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691b      	ldr	r3, [r3, #16]
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	2b09      	cmp	r3, #9
 8001320:	bf94      	ite	ls
 8001322:	2301      	movls	r3, #1
 8001324:	2300      	movhi	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d000      	beq.n	800132e <_ZN12HeightSensor10readSensorEv+0x36>
 800132c:	e7f4      	b.n	8001318 <_ZN12HeightSensor10readSensorEv+0x20>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	889b      	ldrh	r3, [r3, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	4619      	mov	r1, r3
 800133a:	f002 fbf0 	bl	8003b1e <HAL_GPIO_WritePin>

	uint32_t millis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 800133e:	f001 fceb 	bl	8002d18 <HAL_GetTick>
 8001342:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 10 >  HAL_GetTick());
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689a      	ldr	r2, [r3, #8]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4619      	mov	r1, r3
 8001352:	4610      	mov	r0, r2
 8001354:	f002 fbcc 	bl	8003af0 <HAL_GPIO_ReadPin>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d109      	bne.n	8001372 <_ZN12HeightSensor10readSensorEv+0x7a>
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f103 040a 	add.w	r4, r3, #10
 8001364:	f001 fcd8 	bl	8002d18 <HAL_GetTick>
 8001368:	4603      	mov	r3, r0
 800136a:	429c      	cmp	r4, r3
 800136c:	d901      	bls.n	8001372 <_ZN12HeightSensor10readSensorEv+0x7a>
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <_ZN12HeightSensor10readSensorEv+0x7c>
 8001372:	2300      	movs	r3, #0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d000      	beq.n	800137a <_ZN12HeightSensor10readSensorEv+0x82>
 8001378:	e7e4      	b.n	8001344 <_ZN12HeightSensor10readSensorEv+0x4c>
	uint32_t time1 = __HAL_TIM_GET_COUNTER (&htim);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001380:	613b      	str	r3, [r7, #16]

	millis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001382:	f001 fcc9 	bl	8002d18 <HAL_GetTick>
 8001386:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 50 > HAL_GetTick());
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001392:	b29b      	uxth	r3, r3
 8001394:	4619      	mov	r1, r3
 8001396:	4610      	mov	r0, r2
 8001398:	f002 fbaa 	bl	8003af0 <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d009      	beq.n	80013b6 <_ZN12HeightSensor10readSensorEv+0xbe>
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f103 0432 	add.w	r4, r3, #50	; 0x32
 80013a8:	f001 fcb6 	bl	8002d18 <HAL_GetTick>
 80013ac:	4603      	mov	r3, r0
 80013ae:	429c      	cmp	r4, r3
 80013b0:	d901      	bls.n	80013b6 <_ZN12HeightSensor10readSensorEv+0xbe>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e000      	b.n	80013b8 <_ZN12HeightSensor10readSensorEv+0xc0>
 80013b6:	2300      	movs	r3, #0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d000      	beq.n	80013be <_ZN12HeightSensor10readSensorEv+0xc6>
 80013bc:	e7e4      	b.n	8001388 <_ZN12HeightSensor10readSensorEv+0x90>
	uint32_t time2 = __HAL_TIM_GET_COUNTER (&htim);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	60fb      	str	r3, [r7, #12]

	uint16_t distance_mm = (time2 - time1)* 0.34/2;
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f809 	bl	80003e4 <__aeabi_ui2d>
 80013d2:	a32f      	add	r3, pc, #188	; (adr r3, 8001490 <_ZN12HeightSensor10readSensorEv+0x198>)
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	f7ff f87e 	bl	80004d8 <__aeabi_dmul>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ec:	f7ff f99e 	bl	800072c <__aeabi_ddiv>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4610      	mov	r0, r2
 80013f6:	4619      	mov	r1, r3
 80013f8:	f7ff fb46 	bl	8000a88 <__aeabi_d2uiz>
 80013fc:	4603      	mov	r3, r0
 80013fe:	817b      	strh	r3, [r7, #10]

	dist_raw = (distance_mm/10.0) < CONE_HEIGHT ? (distance_mm/10.0) : CONE_HEIGHT;
 8001400:	897b      	ldrh	r3, [r7, #10]
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe fffe 	bl	8000404 <__aeabi_i2d>
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b22      	ldr	r3, [pc, #136]	; (8001498 <_ZN12HeightSensor10readSensorEv+0x1a0>)
 800140e:	f7ff f98d 	bl	800072c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	4b1f      	ldr	r3, [pc, #124]	; (800149c <_ZN12HeightSensor10readSensorEv+0x1a4>)
 8001420:	f7ff facc 	bl	80009bc <__aeabi_dcmplt>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d010      	beq.n	800144c <_ZN12HeightSensor10readSensorEv+0x154>
 800142a:	897b      	ldrh	r3, [r7, #10]
 800142c:	4618      	mov	r0, r3
 800142e:	f7fe ffe9 	bl	8000404 <__aeabi_i2d>
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b18      	ldr	r3, [pc, #96]	; (8001498 <_ZN12HeightSensor10readSensorEv+0x1a0>)
 8001438:	f7ff f978 	bl	800072c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fb40 	bl	8000ac8 <__aeabi_d2f>
 8001448:	4603      	mov	r3, r0
 800144a:	e000      	b.n	800144e <_ZN12HeightSensor10readSensorEv+0x156>
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	f8c2 315c 	str.w	r3, [r2, #348]	; 0x15c
	dist_filtered = FIRFilter_Update(&lpf, dist_raw);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f7ff fe96 	bl	8001194 <_Z16FIRFilter_UpdateP9FIRFilterf>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	water_height = CONE_HEIGHT - dist_filtered;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001476:	4619      	mov	r1, r3
 8001478:	4809      	ldr	r0, [pc, #36]	; (80014a0 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 800147a:	f7ff fb79 	bl	8000b70 <__aeabi_fsub>
 800147e:	4603      	mov	r3, r0
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
}
 8001488:	bf00      	nop
 800148a:	371c      	adds	r7, #28
 800148c:	46bd      	mov	sp, r7
 800148e:	bd90      	pop	{r4, r7, pc}
 8001490:	5c28f5c3 	.word	0x5c28f5c3
 8001494:	3fd5c28f 	.word	0x3fd5c28f
 8001498:	40240000 	.word	0x40240000
 800149c:	40518000 	.word	0x40518000
 80014a0:	428c0000 	.word	0x428c0000

080014a4 <_ZL14DWT_Delay_Initv>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80014a8:	4b16      	ldr	r3, [pc, #88]	; (8001504 <_ZL14DWT_Delay_Initv+0x60>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	4a15      	ldr	r2, [pc, #84]	; (8001504 <_ZL14DWT_Delay_Initv+0x60>)
 80014ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014b2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80014b4:	4b13      	ldr	r3, [pc, #76]	; (8001504 <_ZL14DWT_Delay_Initv+0x60>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	4a12      	ldr	r2, [pc, #72]	; (8001504 <_ZL14DWT_Delay_Initv+0x60>)
 80014ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014be:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a10      	ldr	r2, [pc, #64]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014c6:	f023 0301 	bic.w	r3, r3, #1
 80014ca:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0d      	ldr	r2, [pc, #52]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80014d8:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 80014de:	bf00      	nop
  __NOP();
 80014e0:	bf00      	nop
  __NOP();
 80014e2:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <_ZL14DWT_Delay_Initv+0x64>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf14      	ite	ne
 80014ec:	2301      	movne	r3, #1
 80014ee:	2300      	moveq	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <_ZL14DWT_Delay_Initv+0x56>
  {
    return 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e000      	b.n	80014fc <_ZL14DWT_Delay_Initv+0x58>
  }
  else
  {
    return 1;
 80014fa:	2301      	movs	r3, #1
  }
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	e000edf0 	.word	0xe000edf0
 8001508:	e0001000 	.word	0xe0001000

0800150c <_ZL12DWT_Delay_usm>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <_ZL12DWT_Delay_usm+0x48>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800151a:	f002 fefb 	bl	8004314 <HAL_RCC_GetHCLKFreq>
 800151e:	4603      	mov	r3, r0
 8001520:	4a0d      	ldr	r2, [pc, #52]	; (8001558 <_ZL12DWT_Delay_usm+0x4c>)
 8001522:	fba2 2303 	umull	r2, r3, r2, r3
 8001526:	0c9b      	lsrs	r3, r3, #18
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	fb02 f303 	mul.w	r3, r2, r3
 800152e:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <_ZL12DWT_Delay_usm+0x48>)
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	1ad2      	subs	r2, r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	429a      	cmp	r2, r3
 800153c:	bf34      	ite	cc
 800153e:	2301      	movcc	r3, #1
 8001540:	2300      	movcs	r3, #0
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	d000      	beq.n	800154a <_ZL12DWT_Delay_usm+0x3e>
 8001548:	e7f2      	b.n	8001530 <_ZL12DWT_Delay_usm+0x24>
}
 800154a:	bf00      	nop
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	e0001000 	.word	0xe0001000
 8001558:	431bde83 	.word	0x431bde83

0800155c <_ZL19lcd16x2_enablePulsev>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001560:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0b      	ldr	r2, [pc, #44]	; (8001594 <_ZL19lcd16x2_enablePulsev+0x38>)
 8001566:	8811      	ldrh	r1, [r2, #0]
 8001568:	2201      	movs	r2, #1
 800156a:	4618      	mov	r0, r3
 800156c:	f002 fad7 	bl	8003b1e <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8001570:	2014      	movs	r0, #20
 8001572:	f7ff ffcb 	bl	800150c <_ZL12DWT_Delay_usm>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a06      	ldr	r2, [pc, #24]	; (8001594 <_ZL19lcd16x2_enablePulsev+0x38>)
 800157c:	8811      	ldrh	r1, [r2, #0]
 800157e:	2200      	movs	r2, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f002 facc 	bl	8003b1e <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 8001586:	203c      	movs	r0, #60	; 0x3c
 8001588:	f7ff ffc0 	bl	800150c <_ZL12DWT_Delay_usm>
}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200002f8 	.word	0x200002f8
 8001594:	200002fe 	.word	0x200002fe

08001598 <_ZL10lcd16x2_rsb>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <_ZL10lcd16x2_rsb+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a06      	ldr	r2, [pc, #24]	; (80015c0 <_ZL10lcd16x2_rsb+0x28>)
 80015a8:	8811      	ldrh	r1, [r2, #0]
 80015aa:	79fa      	ldrb	r2, [r7, #7]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 fab6 	bl	8003b1e <HAL_GPIO_WritePin>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200002f8 	.word	0x200002f8
 80015c0:	200002fc 	.word	0x200002fc

080015c4 <_ZL13lcd16x2_writeh>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 030f 	and.w	r3, r3, #15
 80015d4:	73fb      	strb	r3, [r7, #15]
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	091b      	lsrs	r3, r3, #4
 80015da:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 80015dc:	4b5f      	ldr	r3, [pc, #380]	; (800175c <_ZL13lcd16x2_writeh+0x198>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d05a      	beq.n	800169a <_ZL13lcd16x2_writeh+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80015e4:	4b5e      	ldr	r3, [pc, #376]	; (8001760 <_ZL13lcd16x2_writeh+0x19c>)
 80015e6:	6818      	ldr	r0, [r3, #0]
 80015e8:	4b5e      	ldr	r3, [pc, #376]	; (8001764 <_ZL13lcd16x2_writeh+0x1a0>)
 80015ea:	8819      	ldrh	r1, [r3, #0]
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	461a      	mov	r2, r3
 80015f6:	f002 fa92 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80015fa:	4b59      	ldr	r3, [pc, #356]	; (8001760 <_ZL13lcd16x2_writeh+0x19c>)
 80015fc:	6818      	ldr	r0, [r3, #0]
 80015fe:	4b5a      	ldr	r3, [pc, #360]	; (8001768 <_ZL13lcd16x2_writeh+0x1a4>)
 8001600:	8819      	ldrh	r1, [r3, #0]
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	b2db      	uxtb	r3, r3
 800160a:	461a      	mov	r2, r3
 800160c:	f002 fa87 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001610:	4b53      	ldr	r3, [pc, #332]	; (8001760 <_ZL13lcd16x2_writeh+0x19c>)
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	4b55      	ldr	r3, [pc, #340]	; (800176c <_ZL13lcd16x2_writeh+0x1a8>)
 8001616:	8819      	ldrh	r1, [r3, #0]
 8001618:	7bfb      	ldrb	r3, [r7, #15]
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	b2db      	uxtb	r3, r3
 8001620:	461a      	mov	r2, r3
 8001622:	f002 fa7c 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001626:	4b4e      	ldr	r3, [pc, #312]	; (8001760 <_ZL13lcd16x2_writeh+0x19c>)
 8001628:	6818      	ldr	r0, [r3, #0]
 800162a:	4b51      	ldr	r3, [pc, #324]	; (8001770 <_ZL13lcd16x2_writeh+0x1ac>)
 800162c:	8819      	ldrh	r1, [r3, #0]
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	b2db      	uxtb	r3, r3
 8001636:	461a      	mov	r2, r3
 8001638:	f002 fa71 	bl	8003b1e <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800163c:	4b4d      	ldr	r3, [pc, #308]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	4b4d      	ldr	r3, [pc, #308]	; (8001778 <_ZL13lcd16x2_writeh+0x1b4>)
 8001642:	8819      	ldrh	r1, [r3, #0]
 8001644:	7bbb      	ldrb	r3, [r7, #14]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	b2db      	uxtb	r3, r3
 800164c:	461a      	mov	r2, r3
 800164e:	f002 fa66 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001652:	4b48      	ldr	r3, [pc, #288]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 8001654:	6818      	ldr	r0, [r3, #0]
 8001656:	4b49      	ldr	r3, [pc, #292]	; (800177c <_ZL13lcd16x2_writeh+0x1b8>)
 8001658:	8819      	ldrh	r1, [r3, #0]
 800165a:	7bbb      	ldrb	r3, [r7, #14]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	b2db      	uxtb	r3, r3
 8001662:	461a      	mov	r2, r3
 8001664:	f002 fa5b 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001668:	4b42      	ldr	r3, [pc, #264]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 800166a:	6818      	ldr	r0, [r3, #0]
 800166c:	4b44      	ldr	r3, [pc, #272]	; (8001780 <_ZL13lcd16x2_writeh+0x1bc>)
 800166e:	8819      	ldrh	r1, [r3, #0]
 8001670:	7bbb      	ldrb	r3, [r7, #14]
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	b2db      	uxtb	r3, r3
 8001678:	461a      	mov	r2, r3
 800167a:	f002 fa50 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 800167e:	4b3d      	ldr	r3, [pc, #244]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 8001680:	6818      	ldr	r0, [r3, #0]
 8001682:	4b40      	ldr	r3, [pc, #256]	; (8001784 <_ZL13lcd16x2_writeh+0x1c0>)
 8001684:	8819      	ldrh	r1, [r3, #0]
 8001686:	7bbb      	ldrb	r3, [r7, #14]
 8001688:	f003 0308 	and.w	r3, r3, #8
 800168c:	b2db      	uxtb	r3, r3
 800168e:	461a      	mov	r2, r3
 8001690:	f002 fa45 	bl	8003b1e <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001694:	f7ff ff62 	bl	800155c <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 8001698:	e05b      	b.n	8001752 <_ZL13lcd16x2_writeh+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800169a:	4b36      	ldr	r3, [pc, #216]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 800169c:	6818      	ldr	r0, [r3, #0]
 800169e:	4b36      	ldr	r3, [pc, #216]	; (8001778 <_ZL13lcd16x2_writeh+0x1b4>)
 80016a0:	8819      	ldrh	r1, [r3, #0]
 80016a2:	7bbb      	ldrb	r3, [r7, #14]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	461a      	mov	r2, r3
 80016ac:	f002 fa37 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80016b0:	4b30      	ldr	r3, [pc, #192]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 80016b2:	6818      	ldr	r0, [r3, #0]
 80016b4:	4b31      	ldr	r3, [pc, #196]	; (800177c <_ZL13lcd16x2_writeh+0x1b8>)
 80016b6:	8819      	ldrh	r1, [r3, #0]
 80016b8:	7bbb      	ldrb	r3, [r7, #14]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	461a      	mov	r2, r3
 80016c2:	f002 fa2c 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80016c6:	4b2b      	ldr	r3, [pc, #172]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	4b2d      	ldr	r3, [pc, #180]	; (8001780 <_ZL13lcd16x2_writeh+0x1bc>)
 80016cc:	8819      	ldrh	r1, [r3, #0]
 80016ce:	7bbb      	ldrb	r3, [r7, #14]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	f002 fa21 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80016dc:	4b25      	ldr	r3, [pc, #148]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	4b28      	ldr	r3, [pc, #160]	; (8001784 <_ZL13lcd16x2_writeh+0x1c0>)
 80016e2:	8819      	ldrh	r1, [r3, #0]
 80016e4:	7bbb      	ldrb	r3, [r7, #14]
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	f002 fa16 	bl	8003b1e <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80016f2:	f7ff ff33 	bl	800155c <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80016f6:	4b1f      	ldr	r3, [pc, #124]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 80016f8:	6818      	ldr	r0, [r3, #0]
 80016fa:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <_ZL13lcd16x2_writeh+0x1b4>)
 80016fc:	8819      	ldrh	r1, [r3, #0]
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	b2db      	uxtb	r3, r3
 8001706:	461a      	mov	r2, r3
 8001708:	f002 fa09 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800170c:	4b19      	ldr	r3, [pc, #100]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	4b1a      	ldr	r3, [pc, #104]	; (800177c <_ZL13lcd16x2_writeh+0x1b8>)
 8001712:	8819      	ldrh	r1, [r3, #0]
 8001714:	7bfb      	ldrb	r3, [r7, #15]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	b2db      	uxtb	r3, r3
 800171c:	461a      	mov	r2, r3
 800171e:	f002 f9fe 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001722:	4b14      	ldr	r3, [pc, #80]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 8001724:	6818      	ldr	r0, [r3, #0]
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <_ZL13lcd16x2_writeh+0x1bc>)
 8001728:	8819      	ldrh	r1, [r3, #0]
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	b2db      	uxtb	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	f002 f9f3 	bl	8003b1e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001738:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <_ZL13lcd16x2_writeh+0x1b0>)
 800173a:	6818      	ldr	r0, [r3, #0]
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <_ZL13lcd16x2_writeh+0x1c0>)
 800173e:	8819      	ldrh	r1, [r3, #0]
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	b2db      	uxtb	r3, r3
 8001748:	461a      	mov	r2, r3
 800174a:	f002 f9e8 	bl	8003b1e <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 800174e:	f7ff ff05 	bl	800155c <_ZL19lcd16x2_enablePulsev>
}
 8001752:	bf00      	nop
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200000fc 	.word	0x200000fc
 8001760:	20000300 	.word	0x20000300
 8001764:	20000304 	.word	0x20000304
 8001768:	20000306 	.word	0x20000306
 800176c:	20000308 	.word	0x20000308
 8001770:	2000030a 	.word	0x2000030a
 8001774:	2000030c 	.word	0x2000030c
 8001778:	20000310 	.word	0x20000310
 800177c:	20000312 	.word	0x20000312
 8001780:	20000314 	.word	0x20000314
 8001784:	20000316 	.word	0x20000316

08001788 <_ZL20lcd16x2_writeCommandh>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001792:	2000      	movs	r0, #0
 8001794:	f7ff ff00 	bl	8001598 <_ZL10lcd16x2_rsb>
  lcd16x2_write(cmd);
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff12 	bl	80015c4 <_ZL13lcd16x2_writeh>
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_ZL17lcd16x2_writeDatah>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 80017b2:	2001      	movs	r0, #1
 80017b4:	f7ff fef0 	bl	8001598 <_ZL10lcd16x2_rsb>
  lcd16x2_write(data);
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff02 	bl	80015c4 <_ZL13lcd16x2_writeh>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_ZL14lcd16x2_write4h>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80017da:	2000      	movs	r0, #0
 80017dc:	f7ff fedc 	bl	8001598 <_ZL10lcd16x2_rsb>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 80017e0:	4b18      	ldr	r3, [pc, #96]	; (8001844 <_ZL14lcd16x2_write4h+0x7c>)
 80017e2:	6818      	ldr	r0, [r3, #0]
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <_ZL14lcd16x2_write4h+0x80>)
 80017e6:	8819      	ldrh	r1, [r3, #0]
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	f002 f994 	bl	8003b1e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 80017f6:	4b13      	ldr	r3, [pc, #76]	; (8001844 <_ZL14lcd16x2_write4h+0x7c>)
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	4b14      	ldr	r3, [pc, #80]	; (800184c <_ZL14lcd16x2_write4h+0x84>)
 80017fc:	8819      	ldrh	r1, [r3, #0]
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f003 0302 	and.w	r3, r3, #2
 8001804:	b2db      	uxtb	r3, r3
 8001806:	461a      	mov	r2, r3
 8001808:	f002 f989 	bl	8003b1e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 800180c:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <_ZL14lcd16x2_write4h+0x7c>)
 800180e:	6818      	ldr	r0, [r3, #0]
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <_ZL14lcd16x2_write4h+0x88>)
 8001812:	8819      	ldrh	r1, [r3, #0]
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	b2db      	uxtb	r3, r3
 800181c:	461a      	mov	r2, r3
 800181e:	f002 f97e 	bl	8003b1e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <_ZL14lcd16x2_write4h+0x7c>)
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <_ZL14lcd16x2_write4h+0x8c>)
 8001828:	8819      	ldrh	r1, [r3, #0]
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	b2db      	uxtb	r3, r3
 8001832:	461a      	mov	r2, r3
 8001834:	f002 f973 	bl	8003b1e <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8001838:	f7ff fe90 	bl	800155c <_ZL19lcd16x2_enablePulsev>
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	2000030c 	.word	0x2000030c
 8001848:	20000310 	.word	0x20000310
 800184c:	20000312 	.word	0x20000312
 8001850:	20000314 	.word	0x20000314
 8001854:	20000316 	.word	0x20000316

08001858 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	460b      	mov	r3, r1
 8001864:	817b      	strh	r3, [r7, #10]
 8001866:	4613      	mov	r3, r2
 8001868:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 800186a:	f7ff fe1b 	bl	80014a4 <_ZL14DWT_Delay_Initv>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 800186e:	4a24      	ldr	r2, [pc, #144]	; (8001900 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xa8>)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8001874:	4a23      	ldr	r2, [pc, #140]	; (8001904 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xac>)
 8001876:	897b      	ldrh	r3, [r7, #10]
 8001878:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 800187a:	4a23      	ldr	r2, [pc, #140]	; (8001908 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb0>)
 800187c:	893b      	ldrh	r3, [r7, #8]
 800187e:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8001880:	4a22      	ldr	r2, [pc, #136]	; (800190c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb4>)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 8001886:	4a22      	ldr	r2, [pc, #136]	; (8001910 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb8>)
 8001888:	8b3b      	ldrh	r3, [r7, #24]
 800188a:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 800188c:	4a21      	ldr	r2, [pc, #132]	; (8001914 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xbc>)
 800188e:	8bbb      	ldrh	r3, [r7, #28]
 8001890:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8001892:	4a21      	ldr	r2, [pc, #132]	; (8001918 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc0>)
 8001894:	8c3b      	ldrh	r3, [r7, #32]
 8001896:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 8001898:	4a20      	ldr	r2, [pc, #128]	; (800191c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc4>)
 800189a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800189c:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 800189e:	4b20      	ldr	r3, [pc, #128]	; (8001920 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc8>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 80018a4:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xcc>)
 80018a6:	2228      	movs	r2, #40	; 0x28
 80018a8:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 80018aa:	2014      	movs	r0, #20
 80018ac:	f001 fa3e 	bl	8002d2c <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 80018b0:	2003      	movs	r0, #3
 80018b2:	f7ff ff89 	bl	80017c8 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(5);
 80018b6:	2005      	movs	r0, #5
 80018b8:	f001 fa38 	bl	8002d2c <HAL_Delay>
  lcd16x2_write4(0x3);
 80018bc:	2003      	movs	r0, #3
 80018be:	f7ff ff83 	bl	80017c8 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018c2:	2001      	movs	r0, #1
 80018c4:	f001 fa32 	bl	8002d2c <HAL_Delay>
  lcd16x2_write4(0x3);
 80018c8:	2003      	movs	r0, #3
 80018ca:	f7ff ff7d 	bl	80017c8 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018ce:	2001      	movs	r0, #1
 80018d0:	f001 fa2c 	bl	8002d2c <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80018d4:	2002      	movs	r0, #2
 80018d6:	f7ff ff77 	bl	80017c8 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018da:	2001      	movs	r0, #1
 80018dc:	f001 fa26 	bl	8002d2c <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80018e0:	2028      	movs	r0, #40	; 0x28
 80018e2:	f7ff ff51 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80018e6:	200f      	movs	r0, #15
 80018e8:	f7ff ff4e 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80018ec:	2001      	movs	r0, #1
 80018ee:	f7ff ff4b 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80018f2:	2003      	movs	r0, #3
 80018f4:	f001 fa1a 	bl	8002d2c <HAL_Delay>
}
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	200002f8 	.word	0x200002f8
 8001904:	200002fc 	.word	0x200002fc
 8001908:	200002fe 	.word	0x200002fe
 800190c:	2000030c 	.word	0x2000030c
 8001910:	20000310 	.word	0x20000310
 8001914:	20000312 	.word	0x20000312
 8001918:	20000314 	.word	0x20000314
 800191c:	20000316 	.word	0x20000316
 8001920:	200000fc 	.word	0x200000fc
 8001924:	200000fe 	.word	0x200000fe

08001928 <_Z17lcd16x2_setCursorhh>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	460a      	mov	r2, r1
 8001932:	71fb      	strb	r3, [r7, #7]
 8001934:	4613      	mov	r3, r2
 8001936:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001938:	79bb      	ldrb	r3, [r7, #6]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d108      	bne.n	8001958 <_Z17lcd16x2_setCursorhh+0x30>
  {
    maskData |= (0x80);
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800194c:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff19 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 8001956:	e007      	b.n	8001968 <_Z17lcd16x2_setCursorhh+0x40>
    maskData |= (0xc0);
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800195e:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ff10 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
}
 8001968:	bf00      	nop
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <_Z15lcd16x2_1stLinev>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001974:	2100      	movs	r1, #0
 8001976:	2000      	movs	r0, #0
 8001978:	f7ff ffd6 	bl	8001928 <_Z17lcd16x2_setCursorhh>
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}

08001980 <_Z15lcd16x2_2ndLinev>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001984:	2100      	movs	r1, #0
 8001986:	2001      	movs	r0, #1
 8001988:	f7ff ffce 	bl	8001928 <_Z17lcd16x2_setCursorhh>
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}

08001990 <_Z18lcd16x2_cursorShowb>:

/**
 * @brief Cursor ON/OFF
 */
void lcd16x2_cursorShow(bool state)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
  if(state)
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d00c      	beq.n	80019ba <_Z18lcd16x2_cursorShowb+0x2a>
  {
    DisplayControl |= (0x03);
 80019a0:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	f043 0303 	orr.w	r3, r3, #3
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019ac:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fee8 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  else
  {
    DisplayControl &= ~(0x03);
    lcd16x2_writeCommand(DisplayControl);
  }
}
 80019b8:	e00b      	b.n	80019d2 <_Z18lcd16x2_cursorShowb+0x42>
    DisplayControl &= ~(0x03);
 80019ba:	4b08      	ldr	r3, [pc, #32]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	f023 0303 	bic.w	r3, r3, #3
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019c6:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <_Z18lcd16x2_cursorShowb+0x4c>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fedb 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	200000fd 	.word	0x200000fd

080019e0 <_Z13lcd16x2_clearv>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80019e4:	2001      	movs	r0, #1
 80019e6:	f7ff fecf 	bl	8001788 <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80019ea:	2003      	movs	r0, #3
 80019ec:	f001 f99e 	bl	8002d2c <HAL_Delay>
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_Z14lcd16x2_printfPKcz>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80019f4:	b40f      	push	{r0, r1, r2, r3}
 80019f6:	b590      	push	{r4, r7, lr}
 80019f8:	b089      	sub	sp, #36	; 0x24
 80019fa:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80019fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a00:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 8001a02:	f107 0308 	add.w	r3, r7, #8
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f004 fcce 	bl	80063ac <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001a10:	2300      	movs	r3, #0
 8001a12:	77fb      	strb	r3, [r7, #31]
 8001a14:	7ffc      	ldrb	r4, [r7, #31]
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fb98 	bl	8000150 <strlen>
 8001a20:	4603      	mov	r3, r0
 8001a22:	429c      	cmp	r4, r3
 8001a24:	d20f      	bcs.n	8001a46 <_Z14lcd16x2_printfPKcz+0x52>
 8001a26:	7ffb      	ldrb	r3, [r7, #31]
 8001a28:	2b0f      	cmp	r3, #15
 8001a2a:	d80c      	bhi.n	8001a46 <_Z14lcd16x2_printfPKcz+0x52>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 8001a2c:	7ffb      	ldrb	r3, [r7, #31]
 8001a2e:	f107 0220 	add.w	r2, r7, #32
 8001a32:	4413      	add	r3, r2
 8001a34:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff feb5 	bl	80017a8 <_ZL17lcd16x2_writeDatah>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001a3e:	7ffb      	ldrb	r3, [r7, #31]
 8001a40:	3301      	adds	r3, #1
 8001a42:	77fb      	strb	r3, [r7, #31]
 8001a44:	e7e6      	b.n	8001a14 <_Z14lcd16x2_printfPKcz+0x20>
  }
}
 8001a46:	bf00      	nop
 8001a48:	3724      	adds	r7, #36	; 0x24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001a50:	b004      	add	sp, #16
 8001a52:	4770      	bx	lr
 8001a54:	0000      	movs	r0, r0
	...

08001a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	f5ad 7d31 	sub.w	sp, sp, #708	; 0x2c4
 8001a5e:	af56      	add	r7, sp, #344	; 0x158
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a60:	f001 f902 	bl	8002c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a64:	f000 f96e 	bl	8001d44 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a68:	f000 fc20 	bl	80022ac <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 8001a6c:	f000 fadc 	bl	8002028 <_ZL12MX_TIM2_Initv>
  MX_ADC1_Init();
 8001a70:	f000 f9d2 	bl	8001e18 <_ZL12MX_ADC1_Initv>
  MX_TIM4_Init();
 8001a74:	f000 fb90 	bl	8002198 <_ZL12MX_TIM4_Initv>
  MX_TIM1_Init();
 8001a78:	f000 fa16 	bl	8001ea8 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8001a7c:	f000 fb30 	bl	80020e0 <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 8001a80:	f000 fbe6 	bl	8002250 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

  lcd16x2_init_4bits(LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_EN_Pin,
 8001a84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a88:	9303      	str	r3, [sp, #12]
 8001a8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8e:	9302      	str	r3, [sp, #8]
 8001a90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	4b94      	ldr	r3, [pc, #592]	; (8001cf0 <main+0x298>)
 8001a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa6:	4892      	ldr	r0, [pc, #584]	; (8001cf0 <main+0x298>)
 8001aa8:	f7ff fed6 	bl	8001858 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>
		  	  	  	 LCD_D4_GPIO_Port, LCD_D4_Pin, LCD_D5_Pin, LCD_D6_Pin, LCD_D7_Pin);

  lcd16x2_cursorShow(false);
 8001aac:	2000      	movs	r0, #0
 8001aae:	f7ff ff6f 	bl	8001990 <_Z18lcd16x2_cursorShowb>

  HAL_ADC_Start(&hadc1);
 8001ab2:	4890      	ldr	r0, [pc, #576]	; (8001cf4 <main+0x29c>)
 8001ab4:	f001 fa36 	bl	8002f24 <HAL_ADC_Start>

  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	2120      	movs	r1, #32
 8001abc:	488e      	ldr	r0, [pc, #568]	; (8001cf8 <main+0x2a0>)
 8001abe:	f002 f82e 	bl	8003b1e <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8001ac2:	4b8e      	ldr	r3, [pc, #568]	; (8001cfc <main+0x2a4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	63da      	str	r2, [r3, #60]	; 0x3c

  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001aca:	2108      	movs	r1, #8
 8001acc:	4888      	ldr	r0, [pc, #544]	; (8001cf0 <main+0x298>)
 8001ace:	f002 f80f 	bl	8003af0 <HAL_GPIO_ReadPin>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	bf0c      	ite	eq
 8001ad8:	2301      	moveq	r3, #1
 8001ada:	2300      	movne	r3, #0
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d04b      	beq.n	8001b7a <main+0x122>
  {
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001ae2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ae6:	4883      	ldr	r0, [pc, #524]	; (8001cf4 <main+0x29c>)
 8001ae8:	f001 faca 	bl	8003080 <HAL_ADC_PollForConversion>
	  potVal = HAL_ADC_GetValue(&hadc1);
 8001aec:	4881      	ldr	r0, [pc, #516]	; (8001cf4 <main+0x29c>)
 8001aee:	f001 fbcd 	bl	800328c <HAL_ADC_GetValue>
 8001af2:	4603      	mov	r3, r0
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	4b82      	ldr	r3, [pc, #520]	; (8001d00 <main+0x2a8>)
 8001af8:	801a      	strh	r2, [r3, #0]
	  setpoint = 0.35 + 0.30*(potVal/4036.0);
 8001afa:	4b81      	ldr	r3, [pc, #516]	; (8001d00 <main+0x2a8>)
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe fc80 	bl	8000404 <__aeabi_i2d>
 8001b04:	a374      	add	r3, pc, #464	; (adr r3, 8001cd8 <main+0x280>)
 8001b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0a:	f7fe fe0f 	bl	800072c <__aeabi_ddiv>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4610      	mov	r0, r2
 8001b14:	4619      	mov	r1, r3
 8001b16:	a372      	add	r3, pc, #456	; (adr r3, 8001ce0 <main+0x288>)
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	f7fe fcdc 	bl	80004d8 <__aeabi_dmul>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4610      	mov	r0, r2
 8001b26:	4619      	mov	r1, r3
 8001b28:	a36f      	add	r3, pc, #444	; (adr r3, 8001ce8 <main+0x290>)
 8001b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2e:	f7fe fb1d 	bl	800016c <__adddf3>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f7fe ffc5 	bl	8000ac8 <__aeabi_d2f>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a70      	ldr	r2, [pc, #448]	; (8001d04 <main+0x2ac>)
 8001b42:	6013      	str	r3, [r2, #0]
	  lcd16x2_clear();
 8001b44:	f7ff ff4c 	bl	80019e0 <_Z13lcd16x2_clearv>
	  lcd16x2_printf("Setpoint: ");
 8001b48:	486f      	ldr	r0, [pc, #444]	; (8001d08 <main+0x2b0>)
 8001b4a:	f7ff ff53 	bl	80019f4 <_Z14lcd16x2_printfPKcz>
	  lcd16x2_2ndLine();
 8001b4e:	f7ff ff17 	bl	8001980 <_Z15lcd16x2_2ndLinev>
	  lcd16x2_printf("         %.1f cm", 100*setpoint);
 8001b52:	4b6c      	ldr	r3, [pc, #432]	; (8001d04 <main+0x2ac>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	496d      	ldr	r1, [pc, #436]	; (8001d0c <main+0x2b4>)
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff f913 	bl	8000d84 <__aeabi_fmul>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7fe fc61 	bl	8000428 <__aeabi_f2d>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4869      	ldr	r0, [pc, #420]	; (8001d10 <main+0x2b8>)
 8001b6c:	f7ff ff42 	bl	80019f4 <_Z14lcd16x2_printfPKcz>
	  HAL_Delay(300);
 8001b70:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b74:	f001 f8da 	bl	8002d2c <HAL_Delay>
  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001b78:	e7a7      	b.n	8001aca <main+0x72>
  }

  HeightSensor usensor(TRIG_GPIO_Port, TRIG_Pin, ECHO_GPIO_Port, ECHO_Pin, htim2);
 8001b7a:	463c      	mov	r4, r7
 8001b7c:	4a65      	ldr	r2, [pc, #404]	; (8001d14 <main+0x2bc>)
 8001b7e:	ab01      	add	r3, sp, #4
 8001b80:	4611      	mov	r1, r2
 8001b82:	2248      	movs	r2, #72	; 0x48
 8001b84:	4618      	mov	r0, r3
 8001b86:	f003 ff65 	bl	8005a54 <memcpy>
 8001b8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	4b59      	ldr	r3, [pc, #356]	; (8001cf8 <main+0x2a0>)
 8001b92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b96:	4958      	ldr	r1, [pc, #352]	; (8001cf8 <main+0x2a0>)
 8001b98:	4620      	mov	r0, r4
 8001b9a:	f7ff fb55 	bl	8001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001b9e:	2108      	movs	r1, #8
 8001ba0:	4856      	ldr	r0, [pc, #344]	; (8001cfc <main+0x2a4>)
 8001ba2:	f003 fbf3 	bl	800538c <HAL_TIMEx_PWMN_Start>
  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2120      	movs	r1, #32
 8001baa:	4853      	ldr	r0, [pc, #332]	; (8001cf8 <main+0x2a0>)
 8001bac:	f001 ffb7 	bl	8003b1e <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim4);
 8001bb0:	4859      	ldr	r0, [pc, #356]	; (8001d18 <main+0x2c0>)
 8001bb2:	f002 fe13 	bl	80047dc <HAL_TIM_Base_Start_IT>

  pump_pid_controller.setKPID(22.0, 0.000015, 0.0);
 8001bb6:	f04f 0300 	mov.w	r3, #0
 8001bba:	4a58      	ldr	r2, [pc, #352]	; (8001d1c <main+0x2c4>)
 8001bbc:	4958      	ldr	r1, [pc, #352]	; (8001d20 <main+0x2c8>)
 8001bbe:	4859      	ldr	r0, [pc, #356]	; (8001d24 <main+0x2cc>)
 8001bc0:	f000 ff63 	bl	8002a8a <_ZN13PIDController7setKPIDEfff>
  pump_pid_controller.setPIDLimits(0.0f, 1.0f);
 8001bc4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001bc8:	f04f 0100 	mov.w	r1, #0
 8001bcc:	4855      	ldr	r0, [pc, #340]	; (8001d24 <main+0x2cc>)
 8001bce:	f000 ff7e 	bl	8002ace <_ZN13PIDController12setPIDLimitsEff>
  pump_pid_controller.setSetpoint(setpoint);
 8001bd2:	4b4c      	ldr	r3, [pc, #304]	; (8001d04 <main+0x2ac>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4852      	ldr	r0, [pc, #328]	; (8001d24 <main+0x2cc>)
 8001bda:	f000 ff6b 	bl	8002ab4 <_ZN13PIDController11setSetpointEf>

  startMillis = HAL_GetTick();
 8001bde:	f001 f89b 	bl	8002d18 <HAL_GetTick>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4a50      	ldr	r2, [pc, #320]	; (8001d28 <main+0x2d0>)
 8001be6:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	usensor.readSensor();
 8001be8:	463b      	mov	r3, r7
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fb84 	bl	80012f8 <_ZN12HeightSensor10readSensorEv>

	pidVal = pump_pid_controller.processPID(usensor.getWaterHeight()/100);
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fb74 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	4944      	ldr	r1, [pc, #272]	; (8001d0c <main+0x2b4>)
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff f975 	bl	8000eec <__aeabi_fdiv>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4619      	mov	r1, r3
 8001c06:	4847      	ldr	r0, [pc, #284]	; (8001d24 <main+0x2cc>)
 8001c08:	f000 ff72 	bl	8002af0 <_ZN13PIDController10processPIDEf>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	4a47      	ldr	r2, [pc, #284]	; (8001d2c <main+0x2d4>)
 8001c10:	6013      	str	r3, [r2, #0]
	if (pidVal < 0.3)
 8001c12:	4b46      	ldr	r3, [pc, #280]	; (8001d2c <main+0x2d4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fc06 	bl	8000428 <__aeabi_f2d>
 8001c1c:	a330      	add	r3, pc, #192	; (adr r3, 8001ce0 <main+0x288>)
 8001c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c22:	f7fe fecb 	bl	80009bc <__aeabi_dcmplt>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <main+0x1e6>
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2120      	movs	r1, #32
 8001c30:	4831      	ldr	r0, [pc, #196]	; (8001cf8 <main+0x2a0>)
 8001c32:	f001 ff74 	bl	8003b1e <HAL_GPIO_WritePin>
		pwmVal = 0;
 8001c36:	4b3e      	ldr	r3, [pc, #248]	; (8001d30 <main+0x2d8>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	801a      	strh	r2, [r3, #0]
 8001c3c:	e012      	b.n	8001c64 <main+0x20c>
	}
	else
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2120      	movs	r1, #32
 8001c42:	482d      	ldr	r0, [pc, #180]	; (8001cf8 <main+0x2a0>)
 8001c44:	f001 ff6b 	bl	8003b1e <HAL_GPIO_WritePin>
		pwmVal = 625*pidVal;
 8001c48:	4b38      	ldr	r3, [pc, #224]	; (8001d2c <main+0x2d4>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4939      	ldr	r1, [pc, #228]	; (8001d34 <main+0x2dc>)
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff f898 	bl	8000d84 <__aeabi_fmul>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fa5a 	bl	8001110 <__aeabi_f2uiz>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	4b33      	ldr	r3, [pc, #204]	; (8001d30 <main+0x2d8>)
 8001c62:	801a      	strh	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, pwmVal);
 8001c64:	4b32      	ldr	r3, [pc, #200]	; (8001d30 <main+0x2d8>)
 8001c66:	881a      	ldrh	r2, [r3, #0]
 8001c68:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <main+0x2a4>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	63da      	str	r2, [r3, #60]	; 0x3c

	if (updateLCD)
 8001c6e:	4b32      	ldr	r3, [pc, #200]	; (8001d38 <main+0x2e0>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d01f      	beq.n	8001cb6 <main+0x25e>
	{
		lcd16x2_clear();
 8001c76:	f7ff feb3 	bl	80019e0 <_Z13lcd16x2_clearv>
		lcd16x2_1stLine();
 8001c7a:	f7ff fe79 	bl	8001970 <_Z15lcd16x2_1stLinev>
		//lcd16x2_printf("Setpoint: %.1fcm", setpoint*100);
		lcd16x2_printf("H: %.1fcm", usensor.getWaterHeight());
 8001c7e:	463b      	mov	r3, r7
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fb2d 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 8001c86:	4603      	mov	r3, r0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7fe fbcd 	bl	8000428 <__aeabi_f2d>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	482a      	ldr	r0, [pc, #168]	; (8001d3c <main+0x2e4>)
 8001c94:	f7ff feae 	bl	80019f4 <_Z14lcd16x2_printfPKcz>
		lcd16x2_2ndLine();
 8001c98:	f7ff fe72 	bl	8001980 <_Z15lcd16x2_2ndLinev>
		lcd16x2_printf("PWM: %.2f", pidVal);
 8001c9c:	4b23      	ldr	r3, [pc, #140]	; (8001d2c <main+0x2d4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fbc1 	bl	8000428 <__aeabi_f2d>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4825      	ldr	r0, [pc, #148]	; (8001d40 <main+0x2e8>)
 8001cac:	f7ff fea2 	bl	80019f4 <_Z14lcd16x2_printfPKcz>
		//lcd16x2_printf("H. atual: %.1fcm", usensor.getWaterHeight());
		updateLCD = false;
 8001cb0:	4b21      	ldr	r3, [pc, #132]	; (8001d38 <main+0x2e0>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
	}

	sendData(usensor);
 8001cb6:	463c      	mov	r4, r7
 8001cb8:	4668      	mov	r0, sp
 8001cba:	f104 0310 	add.w	r3, r4, #16
 8001cbe:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f003 fec6 	bl	8005a54 <memcpy>
 8001cc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ccc:	f000 fbb6 	bl	800243c <_Z8sendData12HeightSensor>
	HAL_Delay(1000/SAMPLING_FREQUENCY);
 8001cd0:	200a      	movs	r0, #10
 8001cd2:	f001 f82b 	bl	8002d2c <HAL_Delay>
	usensor.readSensor();
 8001cd6:	e787      	b.n	8001be8 <main+0x190>
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	40af8800 	.word	0x40af8800
 8001ce0:	33333333 	.word	0x33333333
 8001ce4:	3fd33333 	.word	0x3fd33333
 8001ce8:	66666666 	.word	0x66666666
 8001cec:	3fd66666 	.word	0x3fd66666
 8001cf0:	40010800 	.word	0x40010800
 8001cf4:	20000318 	.word	0x20000318
 8001cf8:	40010c00 	.word	0x40010c00
 8001cfc:	20000348 	.word	0x20000348
 8001d00:	200004e8 	.word	0x200004e8
 8001d04:	200004ec 	.word	0x200004ec
 8001d08:	080087f0 	.word	0x080087f0
 8001d0c:	42c80000 	.word	0x42c80000
 8001d10:	080087fc 	.word	0x080087fc
 8001d14:	20000390 	.word	0x20000390
 8001d18:	20000420 	.word	0x20000420
 8001d1c:	377ba882 	.word	0x377ba882
 8001d20:	41b00000 	.word	0x41b00000
 8001d24:	200004ac 	.word	0x200004ac
 8001d28:	200004f8 	.word	0x200004f8
 8001d2c:	200004f0 	.word	0x200004f0
 8001d30:	200004ea 	.word	0x200004ea
 8001d34:	441c4000 	.word	0x441c4000
 8001d38:	200000ff 	.word	0x200000ff
 8001d3c:	08008810 	.word	0x08008810
 8001d40:	0800881c 	.word	0x0800881c

08001d44 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b094      	sub	sp, #80	; 0x50
 8001d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d4e:	2228      	movs	r2, #40	; 0x28
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f003 fe8c 	bl	8005a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d74:	2301      	movs	r3, #1
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d82:	2301      	movs	r3, #1
 8001d84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d86:	2302      	movs	r3, #2
 8001d88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f001 fef0 	bl	8003b80 <HAL_RCC_OscConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	bf14      	ite	ne
 8001da6:	2301      	movne	r3, #1
 8001da8:	2300      	moveq	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001db0:	f000 fbb0 	bl	8002514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001db4:	230f      	movs	r3, #15
 8001db6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001db8:	2302      	movs	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dc4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	2102      	movs	r1, #2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f002 f955 	bl	8004080 <HAL_RCC_ClockConfig>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	bf14      	ite	ne
 8001ddc:	2301      	movne	r3, #1
 8001dde:	2300      	moveq	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001de6:	f000 fb95 	bl	8002514 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001dea:	2302      	movs	r3, #2
 8001dec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	4618      	mov	r0, r3
 8001df8:	f002 fadc 	bl	80043b4 <HAL_RCCEx_PeriphCLKConfig>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	bf14      	ite	ne
 8001e02:	2301      	movne	r3, #1
 8001e04:	2300      	moveq	r3, #0
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001e0c:	f000 fb82 	bl	8002514 <Error_Handler>
  }
}
 8001e10:	bf00      	nop
 8001e12:	3750      	adds	r7, #80	; 0x50
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e28:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e2a:	4a1e      	ldr	r2, [pc, #120]	; (8001ea4 <_ZL12MX_ADC1_Initv+0x8c>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e3a:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e40:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e42:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001e46:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e48:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001e4e:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e54:	4812      	ldr	r0, [pc, #72]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e56:	f000 ff8d 	bl	8002d74 <HAL_ADC_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf14      	ite	ne
 8001e60:	2301      	movne	r3, #1
 8001e62:	2300      	moveq	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8001e6a:	f000 fb53 	bl	8002514 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e72:	2301      	movs	r3, #1
 8001e74:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4808      	ldr	r0, [pc, #32]	; (8001ea0 <_ZL12MX_ADC1_Initv+0x88>)
 8001e80:	f001 fa10 	bl	80032a4 <HAL_ADC_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	bf14      	ite	ne
 8001e8a:	2301      	movne	r3, #1
 8001e8c:	2300      	moveq	r3, #0
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8001e94:	f000 fb3e 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000318 	.word	0x20000318
 8001ea4:	40012400 	.word	0x40012400

08001ea8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b096      	sub	sp, #88	; 0x58
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ebc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	611a      	str	r2, [r3, #16]
 8001ed6:	615a      	str	r2, [r3, #20]
 8001ed8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	2220      	movs	r2, #32
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f003 fdc5 	bl	8005a70 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ee6:	4b4e      	ldr	r3, [pc, #312]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001ee8:	4a4e      	ldr	r2, [pc, #312]	; (8002024 <_ZL12MX_TIM1_Initv+0x17c>)
 8001eea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 8001eec:	4b4c      	ldr	r3, [pc, #304]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001eee:	227f      	movs	r2, #127	; 0x7f
 8001ef0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef2:	4b4b      	ldr	r3, [pc, #300]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 625;
 8001ef8:	4b49      	ldr	r3, [pc, #292]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001efa:	f240 2271 	movw	r2, #625	; 0x271
 8001efe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f00:	4b47      	ldr	r3, [pc, #284]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f06:	4b46      	ldr	r3, [pc, #280]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0c:	4b44      	ldr	r3, [pc, #272]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f12:	4843      	ldr	r0, [pc, #268]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f14:	f002 fbc8 	bl	80046a8 <HAL_TIM_Base_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	bf14      	ite	ne
 8001f1e:	2301      	movne	r3, #1
 8001f20:	2300      	moveq	r3, #0
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <_ZL12MX_TIM1_Initv+0x84>
  {
    Error_Handler();
 8001f28:	f000 faf4 	bl	8002514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f30:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f32:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f36:	4619      	mov	r1, r3
 8001f38:	4839      	ldr	r0, [pc, #228]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f3a:	f002 febf 	bl	8004cbc <HAL_TIM_ConfigClockSource>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	bf14      	ite	ne
 8001f44:	2301      	movne	r3, #1
 8001f46:	2300      	moveq	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <_ZL12MX_TIM1_Initv+0xaa>
  {
    Error_Handler();
 8001f4e:	f000 fae1 	bl	8002514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f52:	4833      	ldr	r0, [pc, #204]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f54:	f002 fc94 	bl	8004880 <HAL_TIM_PWM_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	bf14      	ite	ne
 8001f5e:	2301      	movne	r3, #1
 8001f60:	2300      	moveq	r3, #0
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <_ZL12MX_TIM1_Initv+0xc4>
  {
    Error_Handler();
 8001f68:	f000 fad4 	bl	8002514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4829      	ldr	r0, [pc, #164]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001f7c:	f003 faa4 	bl	80054c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	bf14      	ite	ne
 8001f86:	2301      	movne	r3, #1
 8001f88:	2300      	moveq	r3, #0
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <_ZL12MX_TIM1_Initv+0xec>
  {
    Error_Handler();
 8001f90:	f000 fac0 	bl	8002514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f94:	2360      	movs	r3, #96	; 0x60
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fb6:	2208      	movs	r2, #8
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4819      	ldr	r0, [pc, #100]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001fbc:	f002 fdc0 	bl	8004b40 <HAL_TIM_PWM_ConfigChannel>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	bf14      	ite	ne
 8001fc6:	2301      	movne	r3, #1
 8001fc8:	2300      	moveq	r3, #0
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <_ZL12MX_TIM1_Initv+0x12c>
  {
    Error_Handler();
 8001fd0:	f000 faa0 	bl	8002514 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fe8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	480a      	ldr	r0, [pc, #40]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8001ff8:	f003 fac4 	bl	8005584 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	bf14      	ite	ne
 8002002:	2301      	movne	r3, #1
 8002004:	2300      	moveq	r3, #0
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <_ZL12MX_TIM1_Initv+0x168>
  {
    Error_Handler();
 800200c:	f000 fa82 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002010:	4803      	ldr	r0, [pc, #12]	; (8002020 <_ZL12MX_TIM1_Initv+0x178>)
 8002012:	f000 fb85 	bl	8002720 <HAL_TIM_MspPostInit>

}
 8002016:	bf00      	nop
 8002018:	3758      	adds	r7, #88	; 0x58
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000348 	.word	0x20000348
 8002024:	40012c00 	.word	0x40012c00

08002028 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	463b      	mov	r3, r7
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002044:	4b25      	ldr	r3, [pc, #148]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 8002046:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800204a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800204c:	4b23      	ldr	r3, [pc, #140]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 800204e:	2247      	movs	r2, #71	; 0x47
 8002050:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b22      	ldr	r3, [pc, #136]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002058:	4b20      	ldr	r3, [pc, #128]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 800205a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800205e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800206c:	481b      	ldr	r0, [pc, #108]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 800206e:	f002 fb1b 	bl	80046a8 <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf14      	ite	ne
 8002078:	2301      	movne	r3, #1
 800207a:	2300      	moveq	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002082:	f000 fa47 	bl	8002514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800208a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	4619      	mov	r1, r3
 8002092:	4812      	ldr	r0, [pc, #72]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 8002094:	f002 fe12 	bl	8004cbc <HAL_TIM_ConfigClockSource>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	bf14      	ite	ne
 800209e:	2301      	movne	r3, #1
 80020a0:	2300      	moveq	r3, #0
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 80020a8:	f000 fa34 	bl	8002514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020b4:	463b      	mov	r3, r7
 80020b6:	4619      	mov	r1, r3
 80020b8:	4808      	ldr	r0, [pc, #32]	; (80020dc <_ZL12MX_TIM2_Initv+0xb4>)
 80020ba:	f003 fa05 	bl	80054c8 <HAL_TIMEx_MasterConfigSynchronization>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	bf14      	ite	ne
 80020c4:	2301      	movne	r3, #1
 80020c6:	2300      	moveq	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 80020ce:	f000 fa21 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000390 	.word	0x20000390

080020e0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e6:	f107 0308 	add.w	r3, r7, #8
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f4:	463b      	mov	r3, r7
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020fc:	4b24      	ldr	r3, [pc, #144]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 80020fe:	4a25      	ldr	r2, [pc, #148]	; (8002194 <_ZL12MX_TIM3_Initv+0xb4>)
 8002100:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002102:	4b23      	ldr	r3, [pc, #140]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 8002104:	2200      	movs	r2, #0
 8002106:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002108:	4b21      	ldr	r3, [pc, #132]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800210e:	4b20      	ldr	r3, [pc, #128]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 8002110:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002114:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002116:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 8002118:	2200      	movs	r2, #0
 800211a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 800211e:	2200      	movs	r2, #0
 8002120:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002122:	481b      	ldr	r0, [pc, #108]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 8002124:	f002 fac0 	bl	80046a8 <HAL_TIM_Base_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	bf14      	ite	ne
 800212e:	2301      	movne	r3, #1
 8002130:	2300      	moveq	r3, #0
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <_ZL12MX_TIM3_Initv+0x5c>
  {
    Error_Handler();
 8002138:	f000 f9ec 	bl	8002514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002140:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	4619      	mov	r1, r3
 8002148:	4811      	ldr	r0, [pc, #68]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 800214a:	f002 fdb7 	bl	8004cbc <HAL_TIM_ConfigClockSource>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	bf14      	ite	ne
 8002154:	2301      	movne	r3, #1
 8002156:	2300      	moveq	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <_ZL12MX_TIM3_Initv+0x82>
  {
    Error_Handler();
 800215e:	f000 f9d9 	bl	8002514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002162:	2300      	movs	r3, #0
 8002164:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800216a:	463b      	mov	r3, r7
 800216c:	4619      	mov	r1, r3
 800216e:	4808      	ldr	r0, [pc, #32]	; (8002190 <_ZL12MX_TIM3_Initv+0xb0>)
 8002170:	f003 f9aa 	bl	80054c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	bf14      	ite	ne
 800217a:	2301      	movne	r3, #1
 800217c:	2300      	moveq	r3, #0
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <_ZL12MX_TIM3_Initv+0xa8>
  {
    Error_Handler();
 8002184:	f000 f9c6 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	200003d8 	.word	0x200003d8
 8002194:	40000400 	.word	0x40000400

08002198 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800219e:	f107 0308 	add.w	r3, r7, #8
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ac:	463b      	mov	r3, r7
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021b4:	4b24      	ldr	r3, [pc, #144]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021b6:	4a25      	ldr	r2, [pc, #148]	; (800224c <_ZL12MX_TIM4_Initv+0xb4>)
 80021b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 80021ba:	4b23      	ldr	r3, [pc, #140]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021bc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80021c0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c2:	4b21      	ldr	r3, [pc, #132]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 80021c8:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021ca:	2209      	movs	r2, #9
 80021cc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ce:	4b1e      	ldr	r3, [pc, #120]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d4:	4b1c      	ldr	r3, [pc, #112]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80021da:	481b      	ldr	r0, [pc, #108]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 80021dc:	f002 fa64 	bl	80046a8 <HAL_TIM_Base_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	bf14      	ite	ne
 80021e6:	2301      	movne	r3, #1
 80021e8:	2300      	moveq	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 80021f0:	f000 f990 	bl	8002514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80021fa:	f107 0308 	add.w	r3, r7, #8
 80021fe:	4619      	mov	r1, r3
 8002200:	4811      	ldr	r0, [pc, #68]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 8002202:	f002 fd5b 	bl	8004cbc <HAL_TIM_ConfigClockSource>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	bf14      	ite	ne
 800220c:	2301      	movne	r3, #1
 800220e:	2300      	moveq	r3, #0
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 8002216:	f000 f97d 	bl	8002514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002222:	463b      	mov	r3, r7
 8002224:	4619      	mov	r1, r3
 8002226:	4808      	ldr	r0, [pc, #32]	; (8002248 <_ZL12MX_TIM4_Initv+0xb0>)
 8002228:	f003 f94e 	bl	80054c8 <HAL_TIMEx_MasterConfigSynchronization>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	bf14      	ite	ne
 8002232:	2301      	movne	r3, #1
 8002234:	2300      	moveq	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 800223c:	f000 f96a 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002240:	bf00      	nop
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000420 	.word	0x20000420
 800224c:	40000800 	.word	0x40000800

08002250 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002254:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002256:	4a14      	ldr	r2, [pc, #80]	; (80022a8 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002258:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800225a:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800225c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002260:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002268:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800226a:	2200      	movs	r2, #0
 800226c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800226e:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002276:	220c      	movs	r2, #12
 8002278:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002280:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002286:	4807      	ldr	r0, [pc, #28]	; (80022a4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002288:	f003 fa03 	bl	8005692 <HAL_UART_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	bf14      	ite	ne
 8002292:	2301      	movne	r3, #1
 8002294:	2300      	moveq	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 800229c:	f000 f93a 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000468 	.word	0x20000468
 80022a8:	40013800 	.word	0x40013800

080022ac <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b2:	f107 0310 	add.w	r3, r7, #16
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c0:	4b45      	ldr	r3, [pc, #276]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	4a44      	ldr	r2, [pc, #272]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022c6:	f043 0310 	orr.w	r3, r3, #16
 80022ca:	6193      	str	r3, [r2, #24]
 80022cc:	4b42      	ldr	r3, [pc, #264]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f003 0310 	and.w	r3, r3, #16
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022d8:	4b3f      	ldr	r3, [pc, #252]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4a3e      	ldr	r2, [pc, #248]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022de:	f043 0320 	orr.w	r3, r3, #32
 80022e2:	6193      	str	r3, [r2, #24]
 80022e4:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	f003 0320 	and.w	r3, r3, #32
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f0:	4b39      	ldr	r3, [pc, #228]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4a38      	ldr	r2, [pc, #224]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022f6:	f043 0304 	orr.w	r3, r3, #4
 80022fa:	6193      	str	r3, [r2, #24]
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002308:	4b33      	ldr	r3, [pc, #204]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	4a32      	ldr	r2, [pc, #200]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 800230e:	f043 0308 	orr.w	r3, r3, #8
 8002312:	6193      	str	r3, [r2, #24]
 8002314:	4b30      	ldr	r3, [pc, #192]	; (80023d8 <_ZL12MX_GPIO_Initv+0x12c>)
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	f003 0308 	and.w	r3, r3, #8
 800231c:	603b      	str	r3, [r7, #0]
 800231e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002326:	482d      	ldr	r0, [pc, #180]	; (80023dc <_ZL12MX_GPIO_Initv+0x130>)
 8002328:	f001 fbf9 	bl	8003b1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|PUMP_EN_Pin, GPIO_PIN_RESET);
 800232c:	2200      	movs	r2, #0
 800232e:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8002332:	482b      	ldr	r0, [pc, #172]	; (80023e0 <_ZL12MX_GPIO_Initv+0x134>)
 8002334:	f001 fbf3 	bl	8003b1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 8002338:	2200      	movs	r2, #0
 800233a:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 800233e:	4829      	ldr	r0, [pc, #164]	; (80023e4 <_ZL12MX_GPIO_Initv+0x138>)
 8002340:	f001 fbed 	bl	8003b1e <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002344:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234a:	2301      	movs	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2302      	movs	r3, #2
 8002354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002356:	f107 0310 	add.w	r3, r7, #16
 800235a:	4619      	mov	r1, r3
 800235c:	481f      	ldr	r0, [pc, #124]	; (80023dc <_ZL12MX_GPIO_Initv+0x130>)
 800235e:	f001 fa43 	bl	80037e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SETPOINT_BUT_Pin */
  GPIO_InitStruct.Pin = SETPOINT_BUT_Pin;
 8002362:	2308      	movs	r3, #8
 8002364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002366:	2300      	movs	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SETPOINT_BUT_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 0310 	add.w	r3, r7, #16
 8002372:	4619      	mov	r1, r3
 8002374:	481b      	ldr	r0, [pc, #108]	; (80023e4 <_ZL12MX_GPIO_Initv+0x138>)
 8002376:	f001 fa37 	bl	80037e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin PUMP_EN_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|PUMP_EN_Pin;
 800237a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800237e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002380:	2301      	movs	r3, #1
 8002382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002388:	2302      	movs	r3, #2
 800238a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238c:	f107 0310 	add.w	r3, r7, #16
 8002390:	4619      	mov	r1, r3
 8002392:	4813      	ldr	r0, [pc, #76]	; (80023e0 <_ZL12MX_GPIO_Initv+0x134>)
 8002394:	f001 fa28 	bl	80037e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8002398:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800239c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80023a6:	f107 0310 	add.w	r3, r7, #16
 80023aa:	4619      	mov	r1, r3
 80023ac:	480c      	ldr	r0, [pc, #48]	; (80023e0 <_ZL12MX_GPIO_Initv+0x134>)
 80023ae:	f001 fa1b 	bl	80037e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_EN_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 80023b2:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80023b6:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b8:	2301      	movs	r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80023c0:	2301      	movs	r3, #1
 80023c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	4619      	mov	r1, r3
 80023ca:	4806      	ldr	r0, [pc, #24]	; (80023e4 <_ZL12MX_GPIO_Initv+0x138>)
 80023cc:	f001 fa0c 	bl	80037e8 <HAL_GPIO_Init>

}
 80023d0:	bf00      	nop
 80023d2:	3720      	adds	r7, #32
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40011000 	.word	0x40011000
 80023e0:	40010c00 	.word	0x40010c00
 80023e4:	40010800 	.word	0x40010800

080023e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a0e      	ldr	r2, [pc, #56]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x44>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d115      	bne.n	8002424 <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		LCDMillisCont++;
 80023f8:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002402:	801a      	strh	r2, [r3, #0]
		if (LCDMillisCont > 1000*int(LCD_UPDATE_TIME))
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800240c:	d90a      	bls.n	8002424 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800240e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002412:	4808      	ldr	r0, [pc, #32]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002414:	f001 fb9b 	bl	8003b4e <HAL_GPIO_TogglePin>
			updateLCD = true;
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
			LCDMillisCont = 0;
 800241e:	4b04      	ldr	r3, [pc, #16]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002420:	2200      	movs	r2, #0
 8002422:	801a      	strh	r2, [r3, #0]
		}
	}

}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000420 	.word	0x20000420
 8002430:	200004f4 	.word	0x200004f4
 8002434:	40011000 	.word	0x40011000
 8002438:	200000ff 	.word	0x200000ff

0800243c <_Z8sendData12HeightSensor>:

void sendData(HeightSensor usensor)
{
 800243c:	b084      	sub	sp, #16
 800243e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002442:	b097      	sub	sp, #92	; 0x5c
 8002444:	af0a      	add	r7, sp, #40	; 0x28
 8002446:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800244a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[36];
	sprintf(buffer, "%d,%.2f,%.2f,%.2f,%.2f,%.2f\n",
					HAL_GetTick() - startMillis, usensor.getDistRaw(),
 800244e:	f000 fc63 	bl	8002d18 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
	sprintf(buffer, "%d,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 8002454:	4b2a      	ldr	r3, [pc, #168]	; (8002500 <_Z8sendData12HeightSensor+0xc4>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	1ad6      	subs	r6, r2, r3
					HAL_GetTick() - startMillis, usensor.getDistRaw(),
 800245a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800245e:	f7fe ff27 	bl	80012b0 <_ZN12HeightSensor10getDistRawEv>
 8002462:	4603      	mov	r3, r0
	sprintf(buffer, "%d,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 8002464:	4618      	mov	r0, r3
 8002466:	f7fd ffdf 	bl	8000428 <__aeabi_f2d>
 800246a:	4604      	mov	r4, r0
 800246c:	460d      	mov	r5, r1
					usensor.getDistFiltered() ,usensor.getWaterHeight(),
 800246e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002472:	f7fe ff29 	bl	80012c8 <_ZN12HeightSensor15getDistFilteredEv>
 8002476:	4603      	mov	r3, r0
	sprintf(buffer, "%d,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 8002478:	4618      	mov	r0, r3
 800247a:	f7fd ffd5 	bl	8000428 <__aeabi_f2d>
 800247e:	4680      	mov	r8, r0
 8002480:	4689      	mov	r9, r1
					usensor.getDistFiltered() ,usensor.getWaterHeight(),
 8002482:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002486:	f7fe ff2b 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 800248a:	4603      	mov	r3, r0
	sprintf(buffer, "%d,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 800248c:	4618      	mov	r0, r3
 800248e:	f7fd ffcb 	bl	8000428 <__aeabi_f2d>
 8002492:	4682      	mov	sl, r0
 8002494:	468b      	mov	fp, r1
 8002496:	4b1b      	ldr	r3, [pc, #108]	; (8002504 <_Z8sendData12HeightSensor+0xc8>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7fd ffc4 	bl	8000428 <__aeabi_f2d>
 80024a0:	e9c7 0100 	strd	r0, r1, [r7]
 80024a4:	4b18      	ldr	r3, [pc, #96]	; (8002508 <_Z8sendData12HeightSensor+0xcc>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fd ffbd 	bl	8000428 <__aeabi_f2d>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	f107 000c 	add.w	r0, r7, #12
 80024b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80024ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80024c2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80024c6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024ca:	e9cd 4500 	strd	r4, r5, [sp]
 80024ce:	4632      	mov	r2, r6
 80024d0:	490e      	ldr	r1, [pc, #56]	; (800250c <_Z8sendData12HeightSensor+0xd0>)
 80024d2:	f003 ff35 	bl	8006340 <siprintf>
					setpoint, pidVal);
	HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 100);
 80024d6:	f107 030c 	add.w	r3, r7, #12
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fd fe38 	bl	8000150 <strlen>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	f107 010c 	add.w	r1, r7, #12
 80024e8:	2364      	movs	r3, #100	; 0x64
 80024ea:	4809      	ldr	r0, [pc, #36]	; (8002510 <_Z8sendData12HeightSensor+0xd4>)
 80024ec:	f003 f91e 	bl	800572c <HAL_UART_Transmit>
}
 80024f0:	bf00      	nop
 80024f2:	3734      	adds	r7, #52	; 0x34
 80024f4:	46bd      	mov	sp, r7
 80024f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024fa:	b004      	add	sp, #16
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	200004f8 	.word	0x200004f8
 8002504:	200004ec 	.word	0x200004ec
 8002508:	200004f0 	.word	0x200004f0
 800250c:	08008828 	.word	0x08008828
 8002510:	20000468 	.word	0x20000468

08002514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002518:	b672      	cpsid	i
}
 800251a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800251c:	e7fe      	b.n	800251c <Error_Handler+0x8>
	...

08002520 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d107      	bne.n	8002540 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002536:	4293      	cmp	r3, r2
 8002538:	d102      	bne.n	8002540 <_Z41__static_initialization_and_destruction_0ii+0x20>
PIDController pump_pid_controller;
 800253a:	4809      	ldr	r0, [pc, #36]	; (8002560 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800253c:	f000 fa76 	bl	8002a2c <_ZN13PIDControllerC1Ev>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800254c:	4293      	cmp	r3, r2
 800254e:	d102      	bne.n	8002556 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002550:	4803      	ldr	r0, [pc, #12]	; (8002560 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002552:	f000 fa90 	bl	8002a76 <_ZN13PIDControllerD1Ev>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	200004ac 	.word	0x200004ac

08002564 <_GLOBAL__sub_I__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
 8002568:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800256c:	2001      	movs	r0, #1
 800256e:	f7ff ffd7 	bl	8002520 <_Z41__static_initialization_and_destruction_0ii>
 8002572:	bd80      	pop	{r7, pc}

08002574 <_GLOBAL__sub_D__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
 8002578:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800257c:	2000      	movs	r0, #0
 800257e:	f7ff ffcf 	bl	8002520 <_Z41__static_initialization_and_destruction_0ii>
 8002582:	bd80      	pop	{r7, pc}

08002584 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <HAL_MspInit+0x5c>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	4a14      	ldr	r2, [pc, #80]	; (80025e0 <HAL_MspInit+0x5c>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6193      	str	r3, [r2, #24]
 8002596:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <HAL_MspInit+0x5c>)
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	60bb      	str	r3, [r7, #8]
 80025a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <HAL_MspInit+0x5c>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <HAL_MspInit+0x5c>)
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <HAL_MspInit+0x5c>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025ba:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <HAL_MspInit+0x60>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	4a04      	ldr	r2, [pc, #16]	; (80025e4 <HAL_MspInit+0x60>)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40010000 	.word	0x40010000

080025e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a14      	ldr	r2, [pc, #80]	; (8002654 <HAL_ADC_MspInit+0x6c>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d121      	bne.n	800264c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <HAL_ADC_MspInit+0x70>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_ADC_MspInit+0x70>)
 800260e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b10      	ldr	r3, [pc, #64]	; (8002658 <HAL_ADC_MspInit+0x70>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002620:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <HAL_ADC_MspInit+0x70>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	4a0c      	ldr	r2, [pc, #48]	; (8002658 <HAL_ADC_MspInit+0x70>)
 8002626:	f043 0304 	orr.w	r3, r3, #4
 800262a:	6193      	str	r3, [r2, #24]
 800262c:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <HAL_ADC_MspInit+0x70>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = SETPOINT_POT_Pin;
 8002638:	2301      	movs	r3, #1
 800263a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800263c:	2303      	movs	r3, #3
 800263e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SETPOINT_POT_GPIO_Port, &GPIO_InitStruct);
 8002640:	f107 0310 	add.w	r3, r7, #16
 8002644:	4619      	mov	r1, r3
 8002646:	4805      	ldr	r0, [pc, #20]	; (800265c <HAL_ADC_MspInit+0x74>)
 8002648:	f001 f8ce 	bl	80037e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800264c:	bf00      	nop
 800264e:	3720      	adds	r7, #32
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40012400 	.word	0x40012400
 8002658:	40021000 	.word	0x40021000
 800265c:	40010800 	.word	0x40010800

08002660 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a28      	ldr	r2, [pc, #160]	; (8002710 <HAL_TIM_Base_MspInit+0xb0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d10c      	bne.n	800268c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002672:	4b28      	ldr	r3, [pc, #160]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	4a27      	ldr	r2, [pc, #156]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 8002678:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800267c:	6193      	str	r3, [r2, #24]
 800267e:	4b25      	ldr	r3, [pc, #148]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800268a:	e03c      	b.n	8002706 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002694:	d10c      	bne.n	80026b0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002696:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	4a1e      	ldr	r2, [pc, #120]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	61d3      	str	r3, [r2, #28]
 80026a2:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
}
 80026ae:	e02a      	b.n	8002706 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a18      	ldr	r2, [pc, #96]	; (8002718 <HAL_TIM_Base_MspInit+0xb8>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d10c      	bne.n	80026d4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026ba:	4b16      	ldr	r3, [pc, #88]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	4a15      	ldr	r2, [pc, #84]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	61d3      	str	r3, [r2, #28]
 80026c6:	4b13      	ldr	r3, [pc, #76]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]
}
 80026d2:	e018      	b.n	8002706 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a10      	ldr	r2, [pc, #64]	; (800271c <HAL_TIM_Base_MspInit+0xbc>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d113      	bne.n	8002706 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026de:	4b0d      	ldr	r3, [pc, #52]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026e4:	f043 0304 	orr.w	r3, r3, #4
 80026e8:	61d3      	str	r3, [r2, #28]
 80026ea:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <HAL_TIM_Base_MspInit+0xb4>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2100      	movs	r1, #0
 80026fa:	201e      	movs	r0, #30
 80026fc:	f001 f83d 	bl	800377a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002700:	201e      	movs	r0, #30
 8002702:	f001 f856 	bl	80037b2 <HAL_NVIC_EnableIRQ>
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40012c00 	.word	0x40012c00
 8002714:	40021000 	.word	0x40021000
 8002718:	40000400 	.word	0x40000400
 800271c:	40000800 	.word	0x40000800

08002720 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
 8002734:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a10      	ldr	r2, [pc, #64]	; (800277c <HAL_TIM_MspPostInit+0x5c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d118      	bne.n	8002772 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <HAL_TIM_MspPostInit+0x60>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	4a0e      	ldr	r2, [pc, #56]	; (8002780 <HAL_TIM_MspPostInit+0x60>)
 8002746:	f043 0308 	orr.w	r3, r3, #8
 800274a:	6193      	str	r3, [r2, #24]
 800274c:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <HAL_TIM_MspPostInit+0x60>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = PUMP_PWM_Pin;
 8002758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800275c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275e:	2302      	movs	r3, #2
 8002760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	2302      	movs	r3, #2
 8002764:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PUMP_PWM_GPIO_Port, &GPIO_InitStruct);
 8002766:	f107 0310 	add.w	r3, r7, #16
 800276a:	4619      	mov	r1, r3
 800276c:	4805      	ldr	r0, [pc, #20]	; (8002784 <HAL_TIM_MspPostInit+0x64>)
 800276e:	f001 f83b 	bl	80037e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002772:	bf00      	nop
 8002774:	3720      	adds	r7, #32
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40012c00 	.word	0x40012c00
 8002780:	40021000 	.word	0x40021000
 8002784:	40010c00 	.word	0x40010c00

08002788 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	; 0x28
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 0314 	add.w	r3, r7, #20
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a22      	ldr	r2, [pc, #136]	; (800282c <HAL_UART_MspInit+0xa4>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d13d      	bne.n	8002824 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027a8:	4b21      	ldr	r3, [pc, #132]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	4a20      	ldr	r2, [pc, #128]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027b2:	6193      	str	r3, [r2, #24]
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c0:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	4a1a      	ldr	r2, [pc, #104]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027c6:	f043 0308 	orr.w	r3, r3, #8
 80027ca:	6193      	str	r3, [r2, #24]
 80027cc:	4b18      	ldr	r3, [pc, #96]	; (8002830 <HAL_UART_MspInit+0xa8>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027d8:	2340      	movs	r3, #64	; 0x40
 80027da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027e0:	2303      	movs	r3, #3
 80027e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	4619      	mov	r1, r3
 80027ea:	4812      	ldr	r0, [pc, #72]	; (8002834 <HAL_UART_MspInit+0xac>)
 80027ec:	f000 fffc 	bl	80037e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	4619      	mov	r1, r3
 8002802:	480c      	ldr	r0, [pc, #48]	; (8002834 <HAL_UART_MspInit+0xac>)
 8002804:	f000 fff0 	bl	80037e8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_UART_MspInit+0xb0>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002814:	627b      	str	r3, [r7, #36]	; 0x24
 8002816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002818:	f043 0304 	orr.w	r3, r3, #4
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
 800281e:	4a06      	ldr	r2, [pc, #24]	; (8002838 <HAL_UART_MspInit+0xb0>)
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002824:	bf00      	nop
 8002826:	3728      	adds	r7, #40	; 0x28
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40013800 	.word	0x40013800
 8002830:	40021000 	.word	0x40021000
 8002834:	40010c00 	.word	0x40010c00
 8002838:	40010000 	.word	0x40010000

0800283c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002840:	e7fe      	b.n	8002840 <NMI_Handler+0x4>

08002842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002842:	b480      	push	{r7}
 8002844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002846:	e7fe      	b.n	8002846 <HardFault_Handler+0x4>

08002848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800284c:	e7fe      	b.n	800284c <MemManage_Handler+0x4>

0800284e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800284e:	b480      	push	{r7}
 8002850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002852:	e7fe      	b.n	8002852 <BusFault_Handler+0x4>

08002854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002858:	e7fe      	b.n	8002858 <UsageFault_Handler+0x4>

0800285a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800285a:	b480      	push	{r7}
 800285c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002866:	b480      	push	{r7}
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	46bd      	mov	sp, r7
 800286e:	bc80      	pop	{r7}
 8002870:	4770      	bx	lr

08002872 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr

0800287e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002882:	f000 fa37 	bl	8002cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002890:	4802      	ldr	r0, [pc, #8]	; (800289c <TIM4_IRQHandler+0x10>)
 8002892:	f002 f84d 	bl	8004930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000420 	.word	0x20000420

080028a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
	return 1;
 80028a4:	2301      	movs	r3, #1
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <_kill>:

int _kill(int pid, int sig)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028b8:	f003 f8a2 	bl	8005a00 <__errno>
 80028bc:	4603      	mov	r3, r0
 80028be:	2216      	movs	r2, #22
 80028c0:	601a      	str	r2, [r3, #0]
	return -1;
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <_exit>:

void _exit (int status)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028d6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff ffe7 	bl	80028ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80028e0:	e7fe      	b.n	80028e0 <_exit+0x12>

080028e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b086      	sub	sp, #24
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	e00a      	b.n	800290a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028f4:	f3af 8000 	nop.w
 80028f8:	4601      	mov	r1, r0
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	60ba      	str	r2, [r7, #8]
 8002900:	b2ca      	uxtb	r2, r1
 8002902:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	3301      	adds	r3, #1
 8002908:	617b      	str	r3, [r7, #20]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	429a      	cmp	r2, r3
 8002910:	dbf0      	blt.n	80028f4 <_read+0x12>
	}

return len;
 8002912:	687b      	ldr	r3, [r7, #4]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	e009      	b.n	8002942 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	60ba      	str	r2, [r7, #8]
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	3301      	adds	r3, #1
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	429a      	cmp	r2, r3
 8002948:	dbf1      	blt.n	800292e <_write+0x12>
	}
	return len;
 800294a:	687b      	ldr	r3, [r7, #4]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <_close>:

int _close(int file)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
	return -1;
 800295c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800297a:	605a      	str	r2, [r3, #4]
	return 0;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <_isatty>:

int _isatty(int file)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
	return 1;
 8002990:	2301      	movs	r3, #1
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
	return 0;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029bc:	4a14      	ldr	r2, [pc, #80]	; (8002a10 <_sbrk+0x5c>)
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <_sbrk+0x60>)
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029c8:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <_sbrk+0x64>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d102      	bne.n	80029d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <_sbrk+0x64>)
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <_sbrk+0x68>)
 80029d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <_sbrk+0x64>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4413      	add	r3, r2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d207      	bcs.n	80029f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e4:	f003 f80c 	bl	8005a00 <__errno>
 80029e8:	4603      	mov	r3, r0
 80029ea:	220c      	movs	r2, #12
 80029ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029f2:	e009      	b.n	8002a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <_sbrk+0x64>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <_sbrk+0x64>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4413      	add	r3, r2
 8002a02:	4a05      	ldr	r2, [pc, #20]	; (8002a18 <_sbrk+0x64>)
 8002a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a06:	68fb      	ldr	r3, [r7, #12]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20005000 	.word	0x20005000
 8002a14:	00000400 	.word	0x00000400
 8002a18:	200004fc 	.word	0x200004fc
 8002a1c:	20000520 	.word	0x20000520

08002a20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr

08002a2c <_ZN13PIDControllerC1Ev>:
 */

#include "PIDController.h"


PIDController::PIDController()
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f04f 0200 	mov.w	r2, #0
 8002a52:	611a      	str	r2, [r3, #16]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	615a      	str	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	61da      	str	r2, [r3, #28]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	639a      	str	r2, [r3, #56]	; 0x38
{
}
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr

08002a76 <_ZN13PIDControllerD1Ev>:
PIDController::PIDController(float kp, float ki, float kd)
  : _kp(kp), _ki(ki), _kd(kd)
{
}

PIDController::~PIDController()
 8002a76:	b480      	push	{r7}
 8002a78:	b083      	sub	sp, #12
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
{
}
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr

08002a8a <_ZN13PIDController7setKPIDEfff>:
{
  this->_millis++;
}

void PIDController::setKPID(float kp, float ki, float kd)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b085      	sub	sp, #20
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
 8002a96:	603b      	str	r3, [r7, #0]
  this->_kp = kp;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	601a      	str	r2, [r3, #0]
  this->_ki = ki;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	605a      	str	r2, [r3, #4]
  this->_kd = kd;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	609a      	str	r2, [r3, #8]
}
 8002aaa:	bf00      	nop
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <_ZN13PIDController11setSetpointEf>:
{
  this->_kd = kd;
}

void PIDController::setSetpoint(float setpoint)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  this->_setpoint = setpoint;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr

08002ace <_ZN13PIDController12setPIDLimitsEff>:

void PIDController::setPIDLimits(float min, float max)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b085      	sub	sp, #20
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	60f8      	str	r0, [r7, #12]
 8002ad6:	60b9      	str	r1, [r7, #8]
 8002ad8:	607a      	str	r2, [r7, #4]
  this->_pid_min = min;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34
  this->_pid_max = max;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002ae6:	bf00      	nop
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <_ZN13PIDController10processPIDEf>:

float PIDController::processPID(float curr_point)
{
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  this->_curr_time = this->_millis / 1000;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afe:	4a46      	ldr	r2, [pc, #280]	; (8002c18 <_ZN13PIDController10processPIDEf+0x128>)
 8002b00:	fba2 2303 	umull	r2, r3, r2, r3
 8002b04:	099b      	lsrs	r3, r3, #6
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe f8e4 	bl	8000cd4 <__aeabi_ui2f>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	621a      	str	r2, [r3, #32]
  this->_delta_time = this->_curr_time - this->_last_time;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1a      	ldr	r2, [r3, #32]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	f7fe f827 	bl	8000b70 <__aeabi_fsub>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	625a      	str	r2, [r3, #36]	; 0x24

  this->_error = this->_setpoint - curr_point;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	6839      	ldr	r1, [r7, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe f81d 	bl	8000b70 <__aeabi_fsub>
 8002b36:	4603      	mov	r3, r0
 8002b38:	461a      	mov	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	60da      	str	r2, [r3, #12]
  this->_sum_error  += this->_error;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691a      	ldr	r2, [r3, #16]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	4619      	mov	r1, r3
 8002b48:	4610      	mov	r0, r2
 8002b4a:	f7fe f813 	bl	8000b74 <__addsf3>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	461a      	mov	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	611a      	str	r2, [r3, #16]
  this->_delta_error = this->_error - this->_last_error;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4610      	mov	r0, r2
 8002b62:	f7fe f805 	bl	8000b70 <__aeabi_fsub>
 8002b66:	4603      	mov	r3, r0
 8002b68:	461a      	mov	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	619a      	str	r2, [r3, #24]

  this->_pid_result  = this->_kp * this->_error
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	4619      	mov	r1, r3
 8002b78:	4610      	mov	r0, r2
 8002b7a:	f7fe f903 	bl	8000d84 <__aeabi_fmul>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	461c      	mov	r4, r3
                     + this->_ki * this->_sum_error * this->_curr_time;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	f7fe f8f9 	bl	8000d84 <__aeabi_fmul>
 8002b92:	4603      	mov	r3, r0
 8002b94:	461a      	mov	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4610      	mov	r0, r2
 8002b9e:	f7fe f8f1 	bl	8000d84 <__aeabi_fmul>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4620      	mov	r0, r4
 8002ba8:	f7fd ffe4 	bl	8000b74 <__addsf3>
 8002bac:	4603      	mov	r3, r0
 8002bae:	461a      	mov	r2, r3
  this->_pid_result  = this->_kp * this->_error
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c
                    //  + this->_kd * this->_delta_error / this->_delta_time;

  this->_last_time = this->_curr_time;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a1a      	ldr	r2, [r3, #32]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	61da      	str	r2, [r3, #28]
  this->_last_error = this->_error;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	615a      	str	r2, [r3, #20]

  this->_pid_result = this->_pid_result < this->_pid_min ? this->_pid_min : this->_pid_result;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4610      	mov	r0, r2
 8002bd0:	f7fe fa76 	bl	80010c0 <__aeabi_fcmplt>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d002      	beq.n	8002be0 <_ZN13PIDController10processPIDEf+0xf0>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bde:	e001      	b.n	8002be4 <_ZN13PIDController10processPIDEf+0xf4>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	62d3      	str	r3, [r2, #44]	; 0x2c
  this->_pid_result = this->_pid_result > this->_pid_max ? this->_pid_max : this->_pid_result;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	f7fe fa82 	bl	80010fc <__aeabi_fcmpgt>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <_ZN13PIDController10processPIDEf+0x114>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	e001      	b.n	8002c08 <_ZN13PIDController10processPIDEf+0x118>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	62d3      	str	r3, [r2, #44]	; 0x2c

  return this->_pid_result;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd90      	pop	{r4, r7, pc}
 8002c18:	10624dd3 	.word	0x10624dd3

08002c1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c1c:	480c      	ldr	r0, [pc, #48]	; (8002c50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c1e:	490d      	ldr	r1, [pc, #52]	; (8002c54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c20:	4a0d      	ldr	r2, [pc, #52]	; (8002c58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c24:	e002      	b.n	8002c2c <LoopCopyDataInit>

08002c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c2a:	3304      	adds	r3, #4

08002c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c30:	d3f9      	bcc.n	8002c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c32:	4a0a      	ldr	r2, [pc, #40]	; (8002c5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c34:	4c0a      	ldr	r4, [pc, #40]	; (8002c60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c38:	e001      	b.n	8002c3e <LoopFillZerobss>

08002c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c3c:	3204      	adds	r2, #4

08002c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c40:	d3fb      	bcc.n	8002c3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c42:	f7ff feed 	bl	8002a20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c46:	f002 fee1 	bl	8005a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c4a:	f7fe ff05 	bl	8001a58 <main>
  bx lr
 8002c4e:	4770      	bx	lr
  ldr r0, =_sdata
 8002c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c54:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8002c58:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 8002c5c:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 8002c60:	2000051c 	.word	0x2000051c

08002c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c64:	e7fe      	b.n	8002c64 <ADC1_2_IRQHandler>
	...

08002c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <HAL_Init+0x28>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a07      	ldr	r2, [pc, #28]	; (8002c90 <HAL_Init+0x28>)
 8002c72:	f043 0310 	orr.w	r3, r3, #16
 8002c76:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c78:	2003      	movs	r0, #3
 8002c7a:	f000 fd73 	bl	8003764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c7e:	200f      	movs	r0, #15
 8002c80:	f000 f808 	bl	8002c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c84:	f7ff fc7e 	bl	8002584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40022000 	.word	0x40022000

08002c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_InitTick+0x54>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b12      	ldr	r3, [pc, #72]	; (8002cec <HAL_InitTick+0x58>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fd8b 	bl	80037ce <HAL_SYSTICK_Config>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e00e      	b.n	8002ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b0f      	cmp	r3, #15
 8002cc6:	d80a      	bhi.n	8002cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc8:	2200      	movs	r2, #0
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cd0:	f000 fd53 	bl	800377a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd4:	4a06      	ldr	r2, [pc, #24]	; (8002cf0 <HAL_InitTick+0x5c>)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	e000      	b.n	8002ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000100 	.word	0x20000100
 8002cec:	20000108 	.word	0x20000108
 8002cf0:	20000104 	.word	0x20000104

08002cf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <HAL_IncTick+0x1c>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <HAL_IncTick+0x20>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4413      	add	r3, r2
 8002d04:	4a03      	ldr	r2, [pc, #12]	; (8002d14 <HAL_IncTick+0x20>)
 8002d06:	6013      	str	r3, [r2, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	20000108 	.word	0x20000108
 8002d14:	20000508 	.word	0x20000508

08002d18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b02      	ldr	r3, [pc, #8]	; (8002d28 <HAL_GetTick+0x10>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	20000508 	.word	0x20000508

08002d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d34:	f7ff fff0 	bl	8002d18 <HAL_GetTick>
 8002d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d44:	d005      	beq.n	8002d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <HAL_Delay+0x44>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4413      	add	r3, r2
 8002d50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d52:	bf00      	nop
 8002d54:	f7ff ffe0 	bl	8002d18 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d8f7      	bhi.n	8002d54 <HAL_Delay+0x28>
  {
  }
}
 8002d64:	bf00      	nop
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000108 	.word	0x20000108

08002d74 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e0be      	b.n	8002f14 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d109      	bne.n	8002db8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff fc18 	bl	80025e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 fbc5 	bl	8003548 <ADC_ConversionStop_Disable>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f003 0310 	and.w	r3, r3, #16
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f040 8099 	bne.w	8002f02 <HAL_ADC_Init+0x18e>
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f040 8095 	bne.w	8002f02 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ddc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002de0:	f023 0302 	bic.w	r3, r3, #2
 8002de4:	f043 0202 	orr.w	r2, r3, #2
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002df4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	7b1b      	ldrb	r3, [r3, #12]
 8002dfa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dfc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e0c:	d003      	beq.n	8002e16 <HAL_ADC_Init+0xa2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d102      	bne.n	8002e1c <HAL_ADC_Init+0xa8>
 8002e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e1a:	e000      	b.n	8002e1e <HAL_ADC_Init+0xaa>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	7d1b      	ldrb	r3, [r3, #20]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d119      	bne.n	8002e60 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7b1b      	ldrb	r3, [r3, #12]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	035a      	lsls	r2, r3, #13
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	e00b      	b.n	8002e60 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4c:	f043 0220 	orr.w	r2, r3, #32
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	4b28      	ldr	r3, [pc, #160]	; (8002f1c <HAL_ADC_Init+0x1a8>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	430b      	orrs	r3, r1
 8002e86:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e90:	d003      	beq.n	8002e9a <HAL_ADC_Init+0x126>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d104      	bne.n	8002ea4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	051b      	lsls	r3, r3, #20
 8002ea2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eaa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	4b18      	ldr	r3, [pc, #96]	; (8002f20 <HAL_ADC_Init+0x1ac>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d10b      	bne.n	8002ee0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed2:	f023 0303 	bic.w	r3, r3, #3
 8002ed6:	f043 0201 	orr.w	r2, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ede:	e018      	b.n	8002f12 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee4:	f023 0312 	bic.w	r3, r3, #18
 8002ee8:	f043 0210 	orr.w	r2, r3, #16
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef4:	f043 0201 	orr.w	r2, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f00:	e007      	b.n	8002f12 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f06:	f043 0210 	orr.w	r2, r3, #16
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	ffe1f7fd 	.word	0xffe1f7fd
 8002f20:	ff1f0efe 	.word	0xff1f0efe

08002f24 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_ADC_Start+0x1a>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e098      	b.n	8003070 <HAL_ADC_Start+0x14c>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 faa4 	bl	8003494 <ADC_Enable>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 8087 	bne.w	8003066 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a41      	ldr	r2, [pc, #260]	; (8003078 <HAL_ADC_Start+0x154>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d105      	bne.n	8002f82 <HAL_ADC_Start+0x5e>
 8002f76:	4b41      	ldr	r3, [pc, #260]	; (800307c <HAL_ADC_Start+0x158>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d115      	bne.n	8002fae <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f86:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d026      	beq.n	8002fea <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fa4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fac:	e01d      	b.n	8002fea <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2f      	ldr	r2, [pc, #188]	; (800307c <HAL_ADC_Start+0x158>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d004      	beq.n	8002fce <HAL_ADC_Start+0xaa>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a2b      	ldr	r2, [pc, #172]	; (8003078 <HAL_ADC_Start+0x154>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d10d      	bne.n	8002fea <HAL_ADC_Start+0xc6>
 8002fce:	4b2b      	ldr	r3, [pc, #172]	; (800307c <HAL_ADC_Start+0x158>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d007      	beq.n	8002fea <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fe2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d006      	beq.n	8003004 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	f023 0206 	bic.w	r2, r3, #6
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	62da      	str	r2, [r3, #44]	; 0x2c
 8003002:	e002      	b.n	800300a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f06f 0202 	mvn.w	r2, #2
 800301a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003026:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800302a:	d113      	bne.n	8003054 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003030:	4a11      	ldr	r2, [pc, #68]	; (8003078 <HAL_ADC_Start+0x154>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d105      	bne.n	8003042 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003036:	4b11      	ldr	r3, [pc, #68]	; (800307c <HAL_ADC_Start+0x158>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800303e:	2b00      	cmp	r3, #0
 8003040:	d108      	bne.n	8003054 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003050:	609a      	str	r2, [r3, #8]
 8003052:	e00c      	b.n	800306e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	e003      	b.n	800306e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003070:	4618      	mov	r0, r3
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40012800 	.word	0x40012800
 800307c:	40012400 	.word	0x40012400

08003080 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003080:	b590      	push	{r4, r7, lr}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003096:	f7ff fe3f 	bl	8002d18 <HAL_GetTick>
 800309a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ae:	f043 0220 	orr.w	r2, r3, #32
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0d3      	b.n	800326a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d131      	bne.n	8003134 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d12a      	bne.n	8003134 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80030de:	e021      	b.n	8003124 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030e6:	d01d      	beq.n	8003124 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d007      	beq.n	80030fe <HAL_ADC_PollForConversion+0x7e>
 80030ee:	f7ff fe13 	bl	8002d18 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d212      	bcs.n	8003124 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10b      	bne.n	8003124 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003110:	f043 0204 	orr.w	r2, r3, #4
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e0a2      	b.n	800326a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0d6      	beq.n	80030e0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003132:	e070      	b.n	8003216 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003134:	4b4f      	ldr	r3, [pc, #316]	; (8003274 <HAL_ADC_PollForConversion+0x1f4>)
 8003136:	681c      	ldr	r4, [r3, #0]
 8003138:	2002      	movs	r0, #2
 800313a:	f001 f9f1 	bl	8004520 <HAL_RCCEx_GetPeriphCLKFreq>
 800313e:	4603      	mov	r3, r0
 8003140:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6919      	ldr	r1, [r3, #16]
 800314a:	4b4b      	ldr	r3, [pc, #300]	; (8003278 <HAL_ADC_PollForConversion+0x1f8>)
 800314c:	400b      	ands	r3, r1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d118      	bne.n	8003184 <HAL_ADC_PollForConversion+0x104>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68d9      	ldr	r1, [r3, #12]
 8003158:	4b48      	ldr	r3, [pc, #288]	; (800327c <HAL_ADC_PollForConversion+0x1fc>)
 800315a:	400b      	ands	r3, r1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d111      	bne.n	8003184 <HAL_ADC_PollForConversion+0x104>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6919      	ldr	r1, [r3, #16]
 8003166:	4b46      	ldr	r3, [pc, #280]	; (8003280 <HAL_ADC_PollForConversion+0x200>)
 8003168:	400b      	ands	r3, r1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d108      	bne.n	8003180 <HAL_ADC_PollForConversion+0x100>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68d9      	ldr	r1, [r3, #12]
 8003174:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_ADC_PollForConversion+0x204>)
 8003176:	400b      	ands	r3, r1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_ADC_PollForConversion+0x100>
 800317c:	2314      	movs	r3, #20
 800317e:	e020      	b.n	80031c2 <HAL_ADC_PollForConversion+0x142>
 8003180:	2329      	movs	r3, #41	; 0x29
 8003182:	e01e      	b.n	80031c2 <HAL_ADC_PollForConversion+0x142>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6919      	ldr	r1, [r3, #16]
 800318a:	4b3d      	ldr	r3, [pc, #244]	; (8003280 <HAL_ADC_PollForConversion+0x200>)
 800318c:	400b      	ands	r3, r1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d106      	bne.n	80031a0 <HAL_ADC_PollForConversion+0x120>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68d9      	ldr	r1, [r3, #12]
 8003198:	4b3a      	ldr	r3, [pc, #232]	; (8003284 <HAL_ADC_PollForConversion+0x204>)
 800319a:	400b      	ands	r3, r1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00d      	beq.n	80031bc <HAL_ADC_PollForConversion+0x13c>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6919      	ldr	r1, [r3, #16]
 80031a6:	4b38      	ldr	r3, [pc, #224]	; (8003288 <HAL_ADC_PollForConversion+0x208>)
 80031a8:	400b      	ands	r3, r1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d108      	bne.n	80031c0 <HAL_ADC_PollForConversion+0x140>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68d9      	ldr	r1, [r3, #12]
 80031b4:	4b34      	ldr	r3, [pc, #208]	; (8003288 <HAL_ADC_PollForConversion+0x208>)
 80031b6:	400b      	ands	r3, r1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_ADC_PollForConversion+0x140>
 80031bc:	2354      	movs	r3, #84	; 0x54
 80031be:	e000      	b.n	80031c2 <HAL_ADC_PollForConversion+0x142>
 80031c0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80031c8:	e021      	b.n	800320e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031d0:	d01a      	beq.n	8003208 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d007      	beq.n	80031e8 <HAL_ADC_PollForConversion+0x168>
 80031d8:	f7ff fd9e 	bl	8002d18 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d20f      	bcs.n	8003208 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d90b      	bls.n	8003208 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f4:	f043 0204 	orr.w	r2, r3, #4
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e030      	b.n	800326a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	3301      	adds	r3, #1
 800320c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	429a      	cmp	r2, r3
 8003214:	d8d9      	bhi.n	80031ca <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f06f 0212 	mvn.w	r2, #18
 800321e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003224:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003236:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800323a:	d115      	bne.n	8003268 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003240:	2b00      	cmp	r3, #0
 8003242:	d111      	bne.n	8003268 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	bd90      	pop	{r4, r7, pc}
 8003272:	bf00      	nop
 8003274:	20000100 	.word	0x20000100
 8003278:	24924924 	.word	0x24924924
 800327c:	00924924 	.word	0x00924924
 8003280:	12492492 	.word	0x12492492
 8003284:	00492492 	.word	0x00492492
 8003288:	00249249 	.word	0x00249249

0800328c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x20>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e0dc      	b.n	800347e <HAL_ADC_ConfigChannel+0x1da>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b06      	cmp	r3, #6
 80032d2:	d81c      	bhi.n	800330e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	3b05      	subs	r3, #5
 80032e6:	221f      	movs	r2, #31
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	4019      	ands	r1, r3
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	3b05      	subs	r3, #5
 8003300:	fa00 f203 	lsl.w	r2, r0, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	635a      	str	r2, [r3, #52]	; 0x34
 800330c:	e03c      	b.n	8003388 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b0c      	cmp	r3, #12
 8003314:	d81c      	bhi.n	8003350 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	3b23      	subs	r3, #35	; 0x23
 8003328:	221f      	movs	r2, #31
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	4019      	ands	r1, r3
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6818      	ldr	r0, [r3, #0]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	3b23      	subs	r3, #35	; 0x23
 8003342:	fa00 f203 	lsl.w	r2, r0, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	631a      	str	r2, [r3, #48]	; 0x30
 800334e:	e01b      	b.n	8003388 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	3b41      	subs	r3, #65	; 0x41
 8003362:	221f      	movs	r2, #31
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	4019      	ands	r1, r3
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	3b41      	subs	r3, #65	; 0x41
 800337c:	fa00 f203 	lsl.w	r2, r0, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b09      	cmp	r3, #9
 800338e:	d91c      	bls.n	80033ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68d9      	ldr	r1, [r3, #12]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	3b1e      	subs	r3, #30
 80033a2:	2207      	movs	r2, #7
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	4019      	ands	r1, r3
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	6898      	ldr	r0, [r3, #8]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	4413      	add	r3, r2
 80033ba:	3b1e      	subs	r3, #30
 80033bc:	fa00 f203 	lsl.w	r2, r0, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	60da      	str	r2, [r3, #12]
 80033c8:	e019      	b.n	80033fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6919      	ldr	r1, [r3, #16]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	4413      	add	r3, r2
 80033da:	2207      	movs	r2, #7
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	4019      	ands	r1, r3
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	6898      	ldr	r0, [r3, #8]
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4613      	mov	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	fa00 f203 	lsl.w	r2, r0, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b10      	cmp	r3, #16
 8003404:	d003      	beq.n	800340e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800340a:	2b11      	cmp	r3, #17
 800340c:	d132      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a1d      	ldr	r2, [pc, #116]	; (8003488 <HAL_ADC_ConfigChannel+0x1e4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d125      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d126      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003434:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b10      	cmp	r3, #16
 800343c:	d11a      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800343e:	4b13      	ldr	r3, [pc, #76]	; (800348c <HAL_ADC_ConfigChannel+0x1e8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a13      	ldr	r2, [pc, #76]	; (8003490 <HAL_ADC_ConfigChannel+0x1ec>)
 8003444:	fba2 2303 	umull	r2, r3, r2, r3
 8003448:	0c9a      	lsrs	r2, r3, #18
 800344a:	4613      	mov	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4413      	add	r3, r2
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003454:	e002      	b.n	800345c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	3b01      	subs	r3, #1
 800345a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1f9      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x1b2>
 8003462:	e007      	b.n	8003474 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800347c:	7bfb      	ldrb	r3, [r7, #15]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr
 8003488:	40012400 	.word	0x40012400
 800348c:	20000100 	.word	0x20000100
 8003490:	431bde83 	.word	0x431bde83

08003494 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d040      	beq.n	8003534 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f042 0201 	orr.w	r2, r2, #1
 80034c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034c2:	4b1f      	ldr	r3, [pc, #124]	; (8003540 <ADC_Enable+0xac>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <ADC_Enable+0xb0>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	0c9b      	lsrs	r3, r3, #18
 80034ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034d0:	e002      	b.n	80034d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	3b01      	subs	r3, #1
 80034d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f9      	bne.n	80034d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034de:	f7ff fc1b 	bl	8002d18 <HAL_GetTick>
 80034e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034e4:	e01f      	b.n	8003526 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034e6:	f7ff fc17 	bl	8002d18 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d918      	bls.n	8003526 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d011      	beq.n	8003526 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	f043 0210 	orr.w	r2, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	f043 0201 	orr.w	r2, r3, #1
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e007      	b.n	8003536 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d1d8      	bne.n	80034e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20000100 	.word	0x20000100
 8003544:	431bde83 	.word	0x431bde83

08003548 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b01      	cmp	r3, #1
 8003560:	d12e      	bne.n	80035c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0201 	bic.w	r2, r2, #1
 8003570:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003572:	f7ff fbd1 	bl	8002d18 <HAL_GetTick>
 8003576:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003578:	e01b      	b.n	80035b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800357a:	f7ff fbcd 	bl	8002d18 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d914      	bls.n	80035b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d10d      	bne.n	80035b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359a:	f043 0210 	orr.w	r2, r3, #16
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	f043 0201 	orr.w	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e007      	b.n	80035c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d0dc      	beq.n	800357a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fe:	4a04      	ldr	r2, [pc, #16]	; (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	60d3      	str	r3, [r2, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	; (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	db0b      	blt.n	800365a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4906      	ldr	r1, [pc, #24]	; (8003664 <__NVIC_EnableIRQ+0x34>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2001      	movs	r0, #1
 8003652:	fa00 f202 	lsl.w	r2, r0, r2
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr
 8003664:	e000e100 	.word	0xe000e100

08003668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	6039      	str	r1, [r7, #0]
 8003672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003678:	2b00      	cmp	r3, #0
 800367a:	db0a      	blt.n	8003692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	b2da      	uxtb	r2, r3
 8003680:	490c      	ldr	r1, [pc, #48]	; (80036b4 <__NVIC_SetPriority+0x4c>)
 8003682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003686:	0112      	lsls	r2, r2, #4
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	440b      	add	r3, r1
 800368c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003690:	e00a      	b.n	80036a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	b2da      	uxtb	r2, r3
 8003696:	4908      	ldr	r1, [pc, #32]	; (80036b8 <__NVIC_SetPriority+0x50>)
 8003698:	79fb      	ldrb	r3, [r7, #7]
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	3b04      	subs	r3, #4
 80036a0:	0112      	lsls	r2, r2, #4
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	440b      	add	r3, r1
 80036a6:	761a      	strb	r2, [r3, #24]
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	e000e100 	.word	0xe000e100
 80036b8:	e000ed00 	.word	0xe000ed00

080036bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036bc:	b480      	push	{r7}
 80036be:	b089      	sub	sp, #36	; 0x24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f1c3 0307 	rsb	r3, r3, #7
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	bf28      	it	cs
 80036da:	2304      	movcs	r3, #4
 80036dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	3304      	adds	r3, #4
 80036e2:	2b06      	cmp	r3, #6
 80036e4:	d902      	bls.n	80036ec <NVIC_EncodePriority+0x30>
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	3b03      	subs	r3, #3
 80036ea:	e000      	b.n	80036ee <NVIC_EncodePriority+0x32>
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	43da      	mvns	r2, r3
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	401a      	ands	r2, r3
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003704:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	fa01 f303 	lsl.w	r3, r1, r3
 800370e:	43d9      	mvns	r1, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003714:	4313      	orrs	r3, r2
         );
}
 8003716:	4618      	mov	r0, r3
 8003718:	3724      	adds	r7, #36	; 0x24
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3b01      	subs	r3, #1
 800372c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003730:	d301      	bcc.n	8003736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003732:	2301      	movs	r3, #1
 8003734:	e00f      	b.n	8003756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003736:	4a0a      	ldr	r2, [pc, #40]	; (8003760 <SysTick_Config+0x40>)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3b01      	subs	r3, #1
 800373c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800373e:	210f      	movs	r1, #15
 8003740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003744:	f7ff ff90 	bl	8003668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003748:	4b05      	ldr	r3, [pc, #20]	; (8003760 <SysTick_Config+0x40>)
 800374a:	2200      	movs	r2, #0
 800374c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800374e:	4b04      	ldr	r3, [pc, #16]	; (8003760 <SysTick_Config+0x40>)
 8003750:	2207      	movs	r2, #7
 8003752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	e000e010 	.word	0xe000e010

08003764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7ff ff2d 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 8003772:	bf00      	nop
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800377a:	b580      	push	{r7, lr}
 800377c:	b086      	sub	sp, #24
 800377e:	af00      	add	r7, sp, #0
 8003780:	4603      	mov	r3, r0
 8003782:	60b9      	str	r1, [r7, #8]
 8003784:	607a      	str	r2, [r7, #4]
 8003786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800378c:	f7ff ff42 	bl	8003614 <__NVIC_GetPriorityGrouping>
 8003790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	68b9      	ldr	r1, [r7, #8]
 8003796:	6978      	ldr	r0, [r7, #20]
 8003798:	f7ff ff90 	bl	80036bc <NVIC_EncodePriority>
 800379c:	4602      	mov	r2, r0
 800379e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff ff5f 	bl	8003668 <__NVIC_SetPriority>
}
 80037aa:	bf00      	nop
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b082      	sub	sp, #8
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	4603      	mov	r3, r0
 80037ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff ff35 	bl	8003630 <__NVIC_EnableIRQ>
}
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b082      	sub	sp, #8
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7ff ffa2 	bl	8003720 <SysTick_Config>
 80037dc:	4603      	mov	r3, r0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b08b      	sub	sp, #44	; 0x2c
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037f2:	2300      	movs	r3, #0
 80037f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80037f6:	2300      	movs	r3, #0
 80037f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037fa:	e169      	b.n	8003ad0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80037fc:	2201      	movs	r2, #1
 80037fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69fa      	ldr	r2, [r7, #28]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	429a      	cmp	r2, r3
 8003816:	f040 8158 	bne.w	8003aca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	4a9a      	ldr	r2, [pc, #616]	; (8003a88 <HAL_GPIO_Init+0x2a0>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d05e      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
 8003824:	4a98      	ldr	r2, [pc, #608]	; (8003a88 <HAL_GPIO_Init+0x2a0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d875      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 800382a:	4a98      	ldr	r2, [pc, #608]	; (8003a8c <HAL_GPIO_Init+0x2a4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d058      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
 8003830:	4a96      	ldr	r2, [pc, #600]	; (8003a8c <HAL_GPIO_Init+0x2a4>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d86f      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 8003836:	4a96      	ldr	r2, [pc, #600]	; (8003a90 <HAL_GPIO_Init+0x2a8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d052      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
 800383c:	4a94      	ldr	r2, [pc, #592]	; (8003a90 <HAL_GPIO_Init+0x2a8>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d869      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 8003842:	4a94      	ldr	r2, [pc, #592]	; (8003a94 <HAL_GPIO_Init+0x2ac>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d04c      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
 8003848:	4a92      	ldr	r2, [pc, #584]	; (8003a94 <HAL_GPIO_Init+0x2ac>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d863      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 800384e:	4a92      	ldr	r2, [pc, #584]	; (8003a98 <HAL_GPIO_Init+0x2b0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d046      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
 8003854:	4a90      	ldr	r2, [pc, #576]	; (8003a98 <HAL_GPIO_Init+0x2b0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d85d      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 800385a:	2b12      	cmp	r3, #18
 800385c:	d82a      	bhi.n	80038b4 <HAL_GPIO_Init+0xcc>
 800385e:	2b12      	cmp	r3, #18
 8003860:	d859      	bhi.n	8003916 <HAL_GPIO_Init+0x12e>
 8003862:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <HAL_GPIO_Init+0x80>)
 8003864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003868:	080038e3 	.word	0x080038e3
 800386c:	080038bd 	.word	0x080038bd
 8003870:	080038cf 	.word	0x080038cf
 8003874:	08003911 	.word	0x08003911
 8003878:	08003917 	.word	0x08003917
 800387c:	08003917 	.word	0x08003917
 8003880:	08003917 	.word	0x08003917
 8003884:	08003917 	.word	0x08003917
 8003888:	08003917 	.word	0x08003917
 800388c:	08003917 	.word	0x08003917
 8003890:	08003917 	.word	0x08003917
 8003894:	08003917 	.word	0x08003917
 8003898:	08003917 	.word	0x08003917
 800389c:	08003917 	.word	0x08003917
 80038a0:	08003917 	.word	0x08003917
 80038a4:	08003917 	.word	0x08003917
 80038a8:	08003917 	.word	0x08003917
 80038ac:	080038c5 	.word	0x080038c5
 80038b0:	080038d9 	.word	0x080038d9
 80038b4:	4a79      	ldr	r2, [pc, #484]	; (8003a9c <HAL_GPIO_Init+0x2b4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038ba:	e02c      	b.n	8003916 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	623b      	str	r3, [r7, #32]
          break;
 80038c2:	e029      	b.n	8003918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	3304      	adds	r3, #4
 80038ca:	623b      	str	r3, [r7, #32]
          break;
 80038cc:	e024      	b.n	8003918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	3308      	adds	r3, #8
 80038d4:	623b      	str	r3, [r7, #32]
          break;
 80038d6:	e01f      	b.n	8003918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	330c      	adds	r3, #12
 80038de:	623b      	str	r3, [r7, #32]
          break;
 80038e0:	e01a      	b.n	8003918 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d102      	bne.n	80038f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038ea:	2304      	movs	r3, #4
 80038ec:	623b      	str	r3, [r7, #32]
          break;
 80038ee:	e013      	b.n	8003918 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d105      	bne.n	8003904 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038f8:	2308      	movs	r3, #8
 80038fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69fa      	ldr	r2, [r7, #28]
 8003900:	611a      	str	r2, [r3, #16]
          break;
 8003902:	e009      	b.n	8003918 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003904:	2308      	movs	r3, #8
 8003906:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69fa      	ldr	r2, [r7, #28]
 800390c:	615a      	str	r2, [r3, #20]
          break;
 800390e:	e003      	b.n	8003918 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003910:	2300      	movs	r3, #0
 8003912:	623b      	str	r3, [r7, #32]
          break;
 8003914:	e000      	b.n	8003918 <HAL_GPIO_Init+0x130>
          break;
 8003916:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2bff      	cmp	r3, #255	; 0xff
 800391c:	d801      	bhi.n	8003922 <HAL_GPIO_Init+0x13a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	e001      	b.n	8003926 <HAL_GPIO_Init+0x13e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3304      	adds	r3, #4
 8003926:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2bff      	cmp	r3, #255	; 0xff
 800392c:	d802      	bhi.n	8003934 <HAL_GPIO_Init+0x14c>
 800392e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	e002      	b.n	800393a <HAL_GPIO_Init+0x152>
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	3b08      	subs	r3, #8
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	210f      	movs	r1, #15
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	fa01 f303 	lsl.w	r3, r1, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	401a      	ands	r2, r3
 800394c:	6a39      	ldr	r1, [r7, #32]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	fa01 f303 	lsl.w	r3, r1, r3
 8003954:	431a      	orrs	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 80b1 	beq.w	8003aca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003968:	4b4d      	ldr	r3, [pc, #308]	; (8003aa0 <HAL_GPIO_Init+0x2b8>)
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	4a4c      	ldr	r2, [pc, #304]	; (8003aa0 <HAL_GPIO_Init+0x2b8>)
 800396e:	f043 0301 	orr.w	r3, r3, #1
 8003972:	6193      	str	r3, [r2, #24]
 8003974:	4b4a      	ldr	r3, [pc, #296]	; (8003aa0 <HAL_GPIO_Init+0x2b8>)
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003980:	4a48      	ldr	r2, [pc, #288]	; (8003aa4 <HAL_GPIO_Init+0x2bc>)
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	089b      	lsrs	r3, r3, #2
 8003986:	3302      	adds	r3, #2
 8003988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	f003 0303 	and.w	r3, r3, #3
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	220f      	movs	r2, #15
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4013      	ands	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a40      	ldr	r2, [pc, #256]	; (8003aa8 <HAL_GPIO_Init+0x2c0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d013      	beq.n	80039d4 <HAL_GPIO_Init+0x1ec>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a3f      	ldr	r2, [pc, #252]	; (8003aac <HAL_GPIO_Init+0x2c4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d00d      	beq.n	80039d0 <HAL_GPIO_Init+0x1e8>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a3e      	ldr	r2, [pc, #248]	; (8003ab0 <HAL_GPIO_Init+0x2c8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d007      	beq.n	80039cc <HAL_GPIO_Init+0x1e4>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a3d      	ldr	r2, [pc, #244]	; (8003ab4 <HAL_GPIO_Init+0x2cc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d101      	bne.n	80039c8 <HAL_GPIO_Init+0x1e0>
 80039c4:	2303      	movs	r3, #3
 80039c6:	e006      	b.n	80039d6 <HAL_GPIO_Init+0x1ee>
 80039c8:	2304      	movs	r3, #4
 80039ca:	e004      	b.n	80039d6 <HAL_GPIO_Init+0x1ee>
 80039cc:	2302      	movs	r3, #2
 80039ce:	e002      	b.n	80039d6 <HAL_GPIO_Init+0x1ee>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <HAL_GPIO_Init+0x1ee>
 80039d4:	2300      	movs	r3, #0
 80039d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d8:	f002 0203 	and.w	r2, r2, #3
 80039dc:	0092      	lsls	r2, r2, #2
 80039de:	4093      	lsls	r3, r2
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80039e6:	492f      	ldr	r1, [pc, #188]	; (8003aa4 <HAL_GPIO_Init+0x2bc>)
 80039e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	3302      	adds	r3, #2
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d006      	beq.n	8003a0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a00:	4b2d      	ldr	r3, [pc, #180]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	492c      	ldr	r1, [pc, #176]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	600b      	str	r3, [r1, #0]
 8003a0c:	e006      	b.n	8003a1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a0e:	4b2a      	ldr	r3, [pc, #168]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	43db      	mvns	r3, r3
 8003a16:	4928      	ldr	r1, [pc, #160]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d006      	beq.n	8003a36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a28:	4b23      	ldr	r3, [pc, #140]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	4922      	ldr	r1, [pc, #136]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]
 8003a34:	e006      	b.n	8003a44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a36:	4b20      	ldr	r3, [pc, #128]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	491e      	ldr	r1, [pc, #120]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d006      	beq.n	8003a5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a50:	4b19      	ldr	r3, [pc, #100]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	4918      	ldr	r1, [pc, #96]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	608b      	str	r3, [r1, #8]
 8003a5c:	e006      	b.n	8003a6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003a5e:	4b16      	ldr	r3, [pc, #88]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	43db      	mvns	r3, r3
 8003a66:	4914      	ldr	r1, [pc, #80]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d021      	beq.n	8003abc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003a78:	4b0f      	ldr	r3, [pc, #60]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	490e      	ldr	r1, [pc, #56]	; (8003ab8 <HAL_GPIO_Init+0x2d0>)
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60cb      	str	r3, [r1, #12]
 8003a84:	e021      	b.n	8003aca <HAL_GPIO_Init+0x2e2>
 8003a86:	bf00      	nop
 8003a88:	10320000 	.word	0x10320000
 8003a8c:	10310000 	.word	0x10310000
 8003a90:	10220000 	.word	0x10220000
 8003a94:	10210000 	.word	0x10210000
 8003a98:	10120000 	.word	0x10120000
 8003a9c:	10110000 	.word	0x10110000
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40010000 	.word	0x40010000
 8003aa8:	40010800 	.word	0x40010800
 8003aac:	40010c00 	.word	0x40010c00
 8003ab0:	40011000 	.word	0x40011000
 8003ab4:	40011400 	.word	0x40011400
 8003ab8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_GPIO_Init+0x304>)
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	4909      	ldr	r1, [pc, #36]	; (8003aec <HAL_GPIO_Init+0x304>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	3301      	adds	r3, #1
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f47f ae8e 	bne.w	80037fc <HAL_GPIO_Init+0x14>
  }
}
 8003ae0:	bf00      	nop
 8003ae2:	bf00      	nop
 8003ae4:	372c      	adds	r7, #44	; 0x2c
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr
 8003aec:	40010400 	.word	0x40010400

08003af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	460b      	mov	r3, r1
 8003afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	887b      	ldrh	r3, [r7, #2]
 8003b02:	4013      	ands	r3, r2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	73fb      	strb	r3, [r7, #15]
 8003b0c:	e001      	b.n	8003b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bc80      	pop	{r7}
 8003b1c:	4770      	bx	lr

08003b1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
 8003b26:	460b      	mov	r3, r1
 8003b28:	807b      	strh	r3, [r7, #2]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b2e:	787b      	ldrb	r3, [r7, #1]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b34:	887a      	ldrh	r2, [r7, #2]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b3a:	e003      	b.n	8003b44 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b3c:	887b      	ldrh	r3, [r7, #2]
 8003b3e:	041a      	lsls	r2, r3, #16
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	611a      	str	r2, [r3, #16]
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bc80      	pop	{r7}
 8003b4c:	4770      	bx	lr

08003b4e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b085      	sub	sp, #20
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	460b      	mov	r3, r1
 8003b58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b60:	887a      	ldrh	r2, [r7, #2]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4013      	ands	r3, r2
 8003b66:	041a      	lsls	r2, r3, #16
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	43d9      	mvns	r1, r3
 8003b6c:	887b      	ldrh	r3, [r7, #2]
 8003b6e:	400b      	ands	r3, r1
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	611a      	str	r2, [r3, #16]
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e26c      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 8087 	beq.w	8003cae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ba0:	4b92      	ldr	r3, [pc, #584]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 030c 	and.w	r3, r3, #12
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d00c      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bac:	4b8f      	ldr	r3, [pc, #572]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 030c 	and.w	r3, r3, #12
 8003bb4:	2b08      	cmp	r3, #8
 8003bb6:	d112      	bne.n	8003bde <HAL_RCC_OscConfig+0x5e>
 8003bb8:	4b8c      	ldr	r3, [pc, #560]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc4:	d10b      	bne.n	8003bde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc6:	4b89      	ldr	r3, [pc, #548]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d06c      	beq.n	8003cac <HAL_RCC_OscConfig+0x12c>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d168      	bne.n	8003cac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e246      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be6:	d106      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x76>
 8003be8:	4b80      	ldr	r3, [pc, #512]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a7f      	ldr	r2, [pc, #508]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	e02e      	b.n	8003c54 <HAL_RCC_OscConfig+0xd4>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10c      	bne.n	8003c18 <HAL_RCC_OscConfig+0x98>
 8003bfe:	4b7b      	ldr	r3, [pc, #492]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a7a      	ldr	r2, [pc, #488]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b78      	ldr	r3, [pc, #480]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a77      	ldr	r2, [pc, #476]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e01d      	b.n	8003c54 <HAL_RCC_OscConfig+0xd4>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0xbc>
 8003c22:	4b72      	ldr	r3, [pc, #456]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a71      	ldr	r2, [pc, #452]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	4b6f      	ldr	r3, [pc, #444]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a6e      	ldr	r2, [pc, #440]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e00b      	b.n	8003c54 <HAL_RCC_OscConfig+0xd4>
 8003c3c:	4b6b      	ldr	r3, [pc, #428]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a6a      	ldr	r2, [pc, #424]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b68      	ldr	r3, [pc, #416]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a67      	ldr	r2, [pc, #412]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d013      	beq.n	8003c84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5c:	f7ff f85c 	bl	8002d18 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c64:	f7ff f858 	bl	8002d18 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b64      	cmp	r3, #100	; 0x64
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e1fa      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c76:	4b5d      	ldr	r3, [pc, #372]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0xe4>
 8003c82:	e014      	b.n	8003cae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7ff f848 	bl	8002d18 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c8c:	f7ff f844 	bl	8002d18 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b64      	cmp	r3, #100	; 0x64
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e1e6      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c9e:	4b53      	ldr	r3, [pc, #332]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0x10c>
 8003caa:	e000      	b.n	8003cae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d063      	beq.n	8003d82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cba:	4b4c      	ldr	r3, [pc, #304]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00b      	beq.n	8003cde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cc6:	4b49      	ldr	r3, [pc, #292]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 030c 	and.w	r3, r3, #12
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d11c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x18c>
 8003cd2:	4b46      	ldr	r3, [pc, #280]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d116      	bne.n	8003d0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	4b43      	ldr	r3, [pc, #268]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x176>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d001      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e1ba      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf6:	4b3d      	ldr	r3, [pc, #244]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	4939      	ldr	r1, [pc, #228]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0a:	e03a      	b.n	8003d82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d020      	beq.n	8003d56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d14:	4b36      	ldr	r3, [pc, #216]	; (8003df0 <HAL_RCC_OscConfig+0x270>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1a:	f7fe fffd 	bl	8002d18 <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d22:	f7fe fff9 	bl	8002d18 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e19b      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d34:	4b2d      	ldr	r3, [pc, #180]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d40:	4b2a      	ldr	r3, [pc, #168]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4927      	ldr	r1, [pc, #156]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	600b      	str	r3, [r1, #0]
 8003d54:	e015      	b.n	8003d82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d56:	4b26      	ldr	r3, [pc, #152]	; (8003df0 <HAL_RCC_OscConfig+0x270>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5c:	f7fe ffdc 	bl	8002d18 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d64:	f7fe ffd8 	bl	8002d18 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e17a      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d76:	4b1d      	ldr	r3, [pc, #116]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1f0      	bne.n	8003d64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0308 	and.w	r3, r3, #8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d03a      	beq.n	8003e04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d019      	beq.n	8003dca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d96:	4b17      	ldr	r3, [pc, #92]	; (8003df4 <HAL_RCC_OscConfig+0x274>)
 8003d98:	2201      	movs	r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d9c:	f7fe ffbc 	bl	8002d18 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da4:	f7fe ffb8 	bl	8002d18 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e15a      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db6:	4b0d      	ldr	r3, [pc, #52]	; (8003dec <HAL_RCC_OscConfig+0x26c>)
 8003db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f0      	beq.n	8003da4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	f000 fad8 	bl	8004378 <RCC_Delay>
 8003dc8:	e01c      	b.n	8003e04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dca:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <HAL_RCC_OscConfig+0x274>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd0:	f7fe ffa2 	bl	8002d18 <HAL_GetTick>
 8003dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd6:	e00f      	b.n	8003df8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd8:	f7fe ff9e 	bl	8002d18 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d908      	bls.n	8003df8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e140      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
 8003dea:	bf00      	nop
 8003dec:	40021000 	.word	0x40021000
 8003df0:	42420000 	.word	0x42420000
 8003df4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df8:	4b9e      	ldr	r3, [pc, #632]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1e9      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 80a6 	beq.w	8003f5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e12:	2300      	movs	r3, #0
 8003e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e16:	4b97      	ldr	r3, [pc, #604]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10d      	bne.n	8003e3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e22:	4b94      	ldr	r3, [pc, #592]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	4a93      	ldr	r2, [pc, #588]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e2c:	61d3      	str	r3, [r2, #28]
 8003e2e:	4b91      	ldr	r3, [pc, #580]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e36:	60bb      	str	r3, [r7, #8]
 8003e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3e:	4b8e      	ldr	r3, [pc, #568]	; (8004078 <HAL_RCC_OscConfig+0x4f8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d118      	bne.n	8003e7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4a:	4b8b      	ldr	r3, [pc, #556]	; (8004078 <HAL_RCC_OscConfig+0x4f8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a8a      	ldr	r2, [pc, #552]	; (8004078 <HAL_RCC_OscConfig+0x4f8>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e56:	f7fe ff5f 	bl	8002d18 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5e:	f7fe ff5b 	bl	8002d18 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b64      	cmp	r3, #100	; 0x64
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e0fd      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e70:	4b81      	ldr	r3, [pc, #516]	; (8004078 <HAL_RCC_OscConfig+0x4f8>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d106      	bne.n	8003e92 <HAL_RCC_OscConfig+0x312>
 8003e84:	4b7b      	ldr	r3, [pc, #492]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	4a7a      	ldr	r2, [pc, #488]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	6213      	str	r3, [r2, #32]
 8003e90:	e02d      	b.n	8003eee <HAL_RCC_OscConfig+0x36e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10c      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x334>
 8003e9a:	4b76      	ldr	r3, [pc, #472]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4a75      	ldr	r2, [pc, #468]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ea0:	f023 0301 	bic.w	r3, r3, #1
 8003ea4:	6213      	str	r3, [r2, #32]
 8003ea6:	4b73      	ldr	r3, [pc, #460]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	4a72      	ldr	r2, [pc, #456]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003eac:	f023 0304 	bic.w	r3, r3, #4
 8003eb0:	6213      	str	r3, [r2, #32]
 8003eb2:	e01c      	b.n	8003eee <HAL_RCC_OscConfig+0x36e>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	2b05      	cmp	r3, #5
 8003eba:	d10c      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x356>
 8003ebc:	4b6d      	ldr	r3, [pc, #436]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	4a6c      	ldr	r2, [pc, #432]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ec2:	f043 0304 	orr.w	r3, r3, #4
 8003ec6:	6213      	str	r3, [r2, #32]
 8003ec8:	4b6a      	ldr	r3, [pc, #424]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	4a69      	ldr	r2, [pc, #420]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ece:	f043 0301 	orr.w	r3, r3, #1
 8003ed2:	6213      	str	r3, [r2, #32]
 8003ed4:	e00b      	b.n	8003eee <HAL_RCC_OscConfig+0x36e>
 8003ed6:	4b67      	ldr	r3, [pc, #412]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	4a66      	ldr	r2, [pc, #408]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	6213      	str	r3, [r2, #32]
 8003ee2:	4b64      	ldr	r3, [pc, #400]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	4a63      	ldr	r2, [pc, #396]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ee8:	f023 0304 	bic.w	r3, r3, #4
 8003eec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d015      	beq.n	8003f22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef6:	f7fe ff0f 	bl	8002d18 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003efc:	e00a      	b.n	8003f14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7fe ff0b 	bl	8002d18 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e0ab      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f14:	4b57      	ldr	r3, [pc, #348]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0ee      	beq.n	8003efe <HAL_RCC_OscConfig+0x37e>
 8003f20:	e014      	b.n	8003f4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f22:	f7fe fef9 	bl	8002d18 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fe fef5 	bl	8002d18 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e095      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f40:	4b4c      	ldr	r3, [pc, #304]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1ee      	bne.n	8003f2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f4c:	7dfb      	ldrb	r3, [r7, #23]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d105      	bne.n	8003f5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f52:	4b48      	ldr	r3, [pc, #288]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	4a47      	ldr	r2, [pc, #284]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 8081 	beq.w	800406a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f68:	4b42      	ldr	r3, [pc, #264]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f003 030c 	and.w	r3, r3, #12
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d061      	beq.n	8004038 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d146      	bne.n	800400a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7c:	4b3f      	ldr	r3, [pc, #252]	; (800407c <HAL_RCC_OscConfig+0x4fc>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f82:	f7fe fec9 	bl	8002d18 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f88:	e008      	b.n	8003f9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8a:	f7fe fec5 	bl	8002d18 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e067      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f9c:	4b35      	ldr	r3, [pc, #212]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1f0      	bne.n	8003f8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb0:	d108      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fb2:	4b30      	ldr	r3, [pc, #192]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	492d      	ldr	r1, [pc, #180]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fc4:	4b2b      	ldr	r3, [pc, #172]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a19      	ldr	r1, [r3, #32]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd4:	430b      	orrs	r3, r1
 8003fd6:	4927      	ldr	r1, [pc, #156]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fdc:	4b27      	ldr	r3, [pc, #156]	; (800407c <HAL_RCC_OscConfig+0x4fc>)
 8003fde:	2201      	movs	r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe2:	f7fe fe99 	bl	8002d18 <HAL_GetTick>
 8003fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fe8:	e008      	b.n	8003ffc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fea:	f7fe fe95 	bl	8002d18 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d901      	bls.n	8003ffc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e037      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ffc:	4b1d      	ldr	r3, [pc, #116]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0f0      	beq.n	8003fea <HAL_RCC_OscConfig+0x46a>
 8004008:	e02f      	b.n	800406a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800400a:	4b1c      	ldr	r3, [pc, #112]	; (800407c <HAL_RCC_OscConfig+0x4fc>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7fe fe82 	bl	8002d18 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004018:	f7fe fe7e 	bl	8002d18 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e020      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800402a:	4b12      	ldr	r3, [pc, #72]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0x498>
 8004036:	e018      	b.n	800406a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e013      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <HAL_RCC_OscConfig+0x4f4>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	429a      	cmp	r2, r3
 8004056:	d106      	bne.n	8004066 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004062:	429a      	cmp	r2, r3
 8004064:	d001      	beq.n	800406a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40021000 	.word	0x40021000
 8004078:	40007000 	.word	0x40007000
 800407c:	42420060 	.word	0x42420060

08004080 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0d0      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004094:	4b6a      	ldr	r3, [pc, #424]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d910      	bls.n	80040c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040a2:	4b67      	ldr	r3, [pc, #412]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f023 0207 	bic.w	r2, r3, #7
 80040aa:	4965      	ldr	r1, [pc, #404]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b2:	4b63      	ldr	r3, [pc, #396]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d001      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0b8      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d020      	beq.n	8004112 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040dc:	4b59      	ldr	r3, [pc, #356]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4a58      	ldr	r2, [pc, #352]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d005      	beq.n	8004100 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040f4:	4b53      	ldr	r3, [pc, #332]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	4a52      	ldr	r2, [pc, #328]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004100:	4b50      	ldr	r3, [pc, #320]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	494d      	ldr	r1, [pc, #308]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800410e:	4313      	orrs	r3, r2
 8004110:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d040      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d107      	bne.n	8004136 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004126:	4b47      	ldr	r3, [pc, #284]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d115      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e07f      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b02      	cmp	r3, #2
 800413c:	d107      	bne.n	800414e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800413e:	4b41      	ldr	r3, [pc, #260]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d109      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e073      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414e:	4b3d      	ldr	r3, [pc, #244]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e06b      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800415e:	4b39      	ldr	r3, [pc, #228]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f023 0203 	bic.w	r2, r3, #3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	4936      	ldr	r1, [pc, #216]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004170:	f7fe fdd2 	bl	8002d18 <HAL_GetTick>
 8004174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004176:	e00a      	b.n	800418e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004178:	f7fe fdce 	bl	8002d18 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	f241 3288 	movw	r2, #5000	; 0x1388
 8004186:	4293      	cmp	r3, r2
 8004188:	d901      	bls.n	800418e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e053      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418e:	4b2d      	ldr	r3, [pc, #180]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f003 020c 	and.w	r2, r3, #12
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	429a      	cmp	r2, r3
 800419e:	d1eb      	bne.n	8004178 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041a0:	4b27      	ldr	r3, [pc, #156]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d210      	bcs.n	80041d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ae:	4b24      	ldr	r3, [pc, #144]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f023 0207 	bic.w	r2, r3, #7
 80041b6:	4922      	ldr	r1, [pc, #136]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041be:	4b20      	ldr	r3, [pc, #128]	; (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d001      	beq.n	80041d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e032      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041dc:	4b19      	ldr	r3, [pc, #100]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4916      	ldr	r1, [pc, #88]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d009      	beq.n	800420e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041fa:	4b12      	ldr	r3, [pc, #72]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	490e      	ldr	r1, [pc, #56]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800420e:	f000 f821 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 8004212:	4602      	mov	r2, r0
 8004214:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	091b      	lsrs	r3, r3, #4
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	490a      	ldr	r1, [pc, #40]	; (8004248 <HAL_RCC_ClockConfig+0x1c8>)
 8004220:	5ccb      	ldrb	r3, [r1, r3]
 8004222:	fa22 f303 	lsr.w	r3, r2, r3
 8004226:	4a09      	ldr	r2, [pc, #36]	; (800424c <HAL_RCC_ClockConfig+0x1cc>)
 8004228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800422a:	4b09      	ldr	r3, [pc, #36]	; (8004250 <HAL_RCC_ClockConfig+0x1d0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe fd30 	bl	8002c94 <HAL_InitTick>

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40022000 	.word	0x40022000
 8004244:	40021000 	.word	0x40021000
 8004248:	08008868 	.word	0x08008868
 800424c:	20000100 	.word	0x20000100
 8004250:	20000104 	.word	0x20000104

08004254 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004254:	b490      	push	{r4, r7}
 8004256:	b08a      	sub	sp, #40	; 0x28
 8004258:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800425a:	4b2a      	ldr	r3, [pc, #168]	; (8004304 <HAL_RCC_GetSysClockFreq+0xb0>)
 800425c:	1d3c      	adds	r4, r7, #4
 800425e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004260:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004264:	f240 2301 	movw	r3, #513	; 0x201
 8004268:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	2300      	movs	r3, #0
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	2300      	movs	r3, #0
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800427e:	4b22      	ldr	r3, [pc, #136]	; (8004308 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	2b04      	cmp	r3, #4
 800428c:	d002      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x40>
 800428e:	2b08      	cmp	r3, #8
 8004290:	d003      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x46>
 8004292:	e02d      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004294:	4b1d      	ldr	r3, [pc, #116]	; (800430c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004296:	623b      	str	r3, [r7, #32]
      break;
 8004298:	e02d      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	0c9b      	lsrs	r3, r3, #18
 800429e:	f003 030f 	and.w	r3, r3, #15
 80042a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042a6:	4413      	add	r3, r2
 80042a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80042ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d013      	beq.n	80042e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042b8:	4b13      	ldr	r3, [pc, #76]	; (8004308 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	0c5b      	lsrs	r3, r3, #17
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042c6:	4413      	add	r3, r2
 80042c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	4a0e      	ldr	r2, [pc, #56]	; (800430c <HAL_RCC_GetSysClockFreq+0xb8>)
 80042d2:	fb02 f203 	mul.w	r2, r2, r3
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
 80042de:	e004      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	4a0b      	ldr	r2, [pc, #44]	; (8004310 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042e4:	fb02 f303 	mul.w	r3, r2, r3
 80042e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	623b      	str	r3, [r7, #32]
      break;
 80042ee:	e002      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042f0:	4b06      	ldr	r3, [pc, #24]	; (800430c <HAL_RCC_GetSysClockFreq+0xb8>)
 80042f2:	623b      	str	r3, [r7, #32]
      break;
 80042f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042f6:	6a3b      	ldr	r3, [r7, #32]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3728      	adds	r7, #40	; 0x28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc90      	pop	{r4, r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	08008848 	.word	0x08008848
 8004308:	40021000 	.word	0x40021000
 800430c:	007a1200 	.word	0x007a1200
 8004310:	003d0900 	.word	0x003d0900

08004314 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004318:	4b02      	ldr	r3, [pc, #8]	; (8004324 <HAL_RCC_GetHCLKFreq+0x10>)
 800431a:	681b      	ldr	r3, [r3, #0]
}
 800431c:	4618      	mov	r0, r3
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr
 8004324:	20000100 	.word	0x20000100

08004328 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800432c:	f7ff fff2 	bl	8004314 <HAL_RCC_GetHCLKFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b05      	ldr	r3, [pc, #20]	; (8004348 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	0a1b      	lsrs	r3, r3, #8
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	4903      	ldr	r1, [pc, #12]	; (800434c <HAL_RCC_GetPCLK1Freq+0x24>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40021000 	.word	0x40021000
 800434c:	08008878 	.word	0x08008878

08004350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004354:	f7ff ffde 	bl	8004314 <HAL_RCC_GetHCLKFreq>
 8004358:	4602      	mov	r2, r0
 800435a:	4b05      	ldr	r3, [pc, #20]	; (8004370 <HAL_RCC_GetPCLK2Freq+0x20>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	0adb      	lsrs	r3, r3, #11
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	4903      	ldr	r1, [pc, #12]	; (8004374 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004366:	5ccb      	ldrb	r3, [r1, r3]
 8004368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800436c:	4618      	mov	r0, r3
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40021000 	.word	0x40021000
 8004374:	08008878 	.word	0x08008878

08004378 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004380:	4b0a      	ldr	r3, [pc, #40]	; (80043ac <RCC_Delay+0x34>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a0a      	ldr	r2, [pc, #40]	; (80043b0 <RCC_Delay+0x38>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	0a5b      	lsrs	r3, r3, #9
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	fb02 f303 	mul.w	r3, r2, r3
 8004392:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004394:	bf00      	nop
  }
  while (Delay --);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	1e5a      	subs	r2, r3, #1
 800439a:	60fa      	str	r2, [r7, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1f9      	bne.n	8004394 <RCC_Delay+0x1c>
}
 80043a0:	bf00      	nop
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr
 80043ac:	20000100 	.word	0x20000100
 80043b0:	10624dd3 	.word	0x10624dd3

080043b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d07d      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80043d0:	2300      	movs	r3, #0
 80043d2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d4:	4b4f      	ldr	r3, [pc, #316]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043d6:	69db      	ldr	r3, [r3, #28]
 80043d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10d      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e0:	4b4c      	ldr	r3, [pc, #304]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	4a4b      	ldr	r2, [pc, #300]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ea:	61d3      	str	r3, [r2, #28]
 80043ec:	4b49      	ldr	r3, [pc, #292]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043f8:	2301      	movs	r3, #1
 80043fa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fc:	4b46      	ldr	r3, [pc, #280]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004404:	2b00      	cmp	r3, #0
 8004406:	d118      	bne.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004408:	4b43      	ldr	r3, [pc, #268]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a42      	ldr	r2, [pc, #264]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800440e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004412:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004414:	f7fe fc80 	bl	8002d18 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	e008      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441c:	f7fe fc7c 	bl	8002d18 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	; 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e06d      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442e:	4b3a      	ldr	r3, [pc, #232]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0f0      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800443a:	4b36      	ldr	r3, [pc, #216]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004442:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d02e      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	429a      	cmp	r2, r3
 8004456:	d027      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004458:	4b2e      	ldr	r3, [pc, #184]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004460:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004462:	4b2e      	ldr	r3, [pc, #184]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004464:	2201      	movs	r2, #1
 8004466:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004468:	4b2c      	ldr	r3, [pc, #176]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800446e:	4a29      	ldr	r2, [pc, #164]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d014      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447e:	f7fe fc4b 	bl	8002d18 <HAL_GetTick>
 8004482:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004484:	e00a      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004486:	f7fe fc47 	bl	8002d18 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	f241 3288 	movw	r2, #5000	; 0x1388
 8004494:	4293      	cmp	r3, r2
 8004496:	d901      	bls.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e036      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449c:	4b1d      	ldr	r3, [pc, #116]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0ee      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044a8:	4b1a      	ldr	r3, [pc, #104]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4917      	ldr	r1, [pc, #92]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044ba:	7dfb      	ldrb	r3, [r7, #23]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d105      	bne.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c0:	4b14      	ldr	r3, [pc, #80]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	4a13      	ldr	r2, [pc, #76]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044d8:	4b0e      	ldr	r3, [pc, #56]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	490b      	ldr	r1, [pc, #44]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044f6:	4b07      	ldr	r3, [pc, #28]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4904      	ldr	r1, [pc, #16]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004504:	4313      	orrs	r3, r2
 8004506:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40021000 	.word	0x40021000
 8004518:	40007000 	.word	0x40007000
 800451c:	42420440 	.word	0x42420440

08004520 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004520:	b590      	push	{r4, r7, lr}
 8004522:	b08d      	sub	sp, #52	; 0x34
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004528:	4b5a      	ldr	r3, [pc, #360]	; (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800452a:	f107 040c 	add.w	r4, r7, #12
 800452e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004534:	f240 2301 	movw	r3, #513	; 0x201
 8004538:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800453a:	2300      	movs	r3, #0
 800453c:	627b      	str	r3, [r7, #36]	; 0x24
 800453e:	2300      	movs	r3, #0
 8004540:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004542:	2300      	movs	r3, #0
 8004544:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
 800454a:	2300      	movs	r3, #0
 800454c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b10      	cmp	r3, #16
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2b10      	cmp	r3, #16
 8004558:	f200 8091 	bhi.w	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d04c      	beq.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d07c      	beq.n	8004662 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004568:	e089      	b.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 800456a:	4b4b      	ldr	r3, [pc, #300]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004570:	4b49      	ldr	r3, [pc, #292]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 8082 	beq.w	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	0c9b      	lsrs	r3, r3, #18
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800458a:	4413      	add	r3, r2
 800458c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004590:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d018      	beq.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800459c:	4b3e      	ldr	r3, [pc, #248]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	0c5b      	lsrs	r3, r3, #17
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80045aa:	4413      	add	r3, r2
 80045ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00d      	beq.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80045bc:	4a37      	ldr	r2, [pc, #220]	; (800469c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80045be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045cc:	e004      	b.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	4a33      	ldr	r2, [pc, #204]	; (80046a0 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80045d2:	fb02 f303 	mul.w	r3, r2, r3
 80045d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80045d8:	4b2f      	ldr	r3, [pc, #188]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e4:	d102      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80045e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045ea:	e04a      	b.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80045ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	4a2c      	ldr	r2, [pc, #176]	; (80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	085b      	lsrs	r3, r3, #1
 80045f8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045fa:	e042      	b.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 80045fc:	4b26      	ldr	r3, [pc, #152]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800460c:	d108      	bne.n	8004620 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004618:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
 800461e:	e01f      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004626:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800462a:	d109      	bne.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800462c:	4b1a      	ldr	r3, [pc, #104]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d003      	beq.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004638:	f649 4340 	movw	r3, #40000	; 0x9c40
 800463c:	62bb      	str	r3, [r7, #40]	; 0x28
 800463e:	e00f      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004646:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800464a:	d11c      	bne.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800464c:	4b12      	ldr	r3, [pc, #72]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d016      	beq.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8004658:	f24f 4324 	movw	r3, #62500	; 0xf424
 800465c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800465e:	e012      	b.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004660:	e011      	b.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004662:	f7ff fe75 	bl	8004350 <HAL_RCC_GetPCLK2Freq>
 8004666:	4602      	mov	r2, r0
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	0b9b      	lsrs	r3, r3, #14
 800466e:	f003 0303 	and.w	r3, r3, #3
 8004672:	3301      	adds	r3, #1
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	fbb2 f3f3 	udiv	r3, r2, r3
 800467a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800467c:	e004      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800467e:	bf00      	nop
 8004680:	e002      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004682:	bf00      	nop
 8004684:	e000      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004686:	bf00      	nop
    }
  }
  return (frequency);
 8004688:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800468a:	4618      	mov	r0, r3
 800468c:	3734      	adds	r7, #52	; 0x34
 800468e:	46bd      	mov	sp, r7
 8004690:	bd90      	pop	{r4, r7, pc}
 8004692:	bf00      	nop
 8004694:	08008858 	.word	0x08008858
 8004698:	40021000 	.word	0x40021000
 800469c:	007a1200 	.word	0x007a1200
 80046a0:	003d0900 	.word	0x003d0900
 80046a4:	aaaaaaab 	.word	0xaaaaaaab

080046a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e041      	b.n	800473e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d106      	bne.n	80046d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7fd ffc6 	bl	8002660 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	4619      	mov	r1, r3
 80046e6:	4610      	mov	r0, r2
 80046e8:	f000 fbd0 	bl	8004e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	d001      	beq.n	8004760 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e032      	b.n	80047c6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a18      	ldr	r2, [pc, #96]	; (80047d0 <HAL_TIM_Base_Start+0x88>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00e      	beq.n	8004790 <HAL_TIM_Base_Start+0x48>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800477a:	d009      	beq.n	8004790 <HAL_TIM_Base_Start+0x48>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a14      	ldr	r2, [pc, #80]	; (80047d4 <HAL_TIM_Base_Start+0x8c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d004      	beq.n	8004790 <HAL_TIM_Base_Start+0x48>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a13      	ldr	r2, [pc, #76]	; (80047d8 <HAL_TIM_Base_Start+0x90>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d111      	bne.n	80047b4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b06      	cmp	r3, #6
 80047a0:	d010      	beq.n	80047c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 0201 	orr.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b2:	e007      	b.n	80047c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800

080047dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d001      	beq.n	80047f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e03a      	b.n	800486a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0201 	orr.w	r2, r2, #1
 800480a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a18      	ldr	r2, [pc, #96]	; (8004874 <HAL_TIM_Base_Start_IT+0x98>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d00e      	beq.n	8004834 <HAL_TIM_Base_Start_IT+0x58>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481e:	d009      	beq.n	8004834 <HAL_TIM_Base_Start_IT+0x58>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a14      	ldr	r2, [pc, #80]	; (8004878 <HAL_TIM_Base_Start_IT+0x9c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d004      	beq.n	8004834 <HAL_TIM_Base_Start_IT+0x58>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a13      	ldr	r2, [pc, #76]	; (800487c <HAL_TIM_Base_Start_IT+0xa0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d111      	bne.n	8004858 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b06      	cmp	r3, #6
 8004844:	d010      	beq.n	8004868 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004856:	e007      	b.n	8004868 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0201 	orr.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	bc80      	pop	{r7}
 8004872:	4770      	bx	lr
 8004874:	40012c00 	.word	0x40012c00
 8004878:	40000400 	.word	0x40000400
 800487c:	40000800 	.word	0x40000800

08004880 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e041      	b.n	8004916 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f839 	bl	800491e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3304      	adds	r3, #4
 80048bc:	4619      	mov	r1, r3
 80048be:	4610      	mov	r0, r2
 80048c0:	f000 fae4 	bl	8004e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800491e:	b480      	push	{r7}
 8004920:	b083      	sub	sp, #12
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b02      	cmp	r3, #2
 8004944:	d122      	bne.n	800498c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b02      	cmp	r3, #2
 8004952:	d11b      	bne.n	800498c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0202 	mvn.w	r2, #2
 800495c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fa6f 	bl	8004e56 <HAL_TIM_IC_CaptureCallback>
 8004978:	e005      	b.n	8004986 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fa62 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 fa71 	bl	8004e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	f003 0304 	and.w	r3, r3, #4
 8004996:	2b04      	cmp	r3, #4
 8004998:	d122      	bne.n	80049e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d11b      	bne.n	80049e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0204 	mvn.w	r2, #4
 80049b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 fa45 	bl	8004e56 <HAL_TIM_IC_CaptureCallback>
 80049cc:	e005      	b.n	80049da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 fa38 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 fa47 	bl	8004e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b08      	cmp	r3, #8
 80049ec:	d122      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f003 0308 	and.w	r3, r3, #8
 80049f8:	2b08      	cmp	r3, #8
 80049fa:	d11b      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f06f 0208 	mvn.w	r2, #8
 8004a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2204      	movs	r2, #4
 8004a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 fa1b 	bl	8004e56 <HAL_TIM_IC_CaptureCallback>
 8004a20:	e005      	b.n	8004a2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 fa0e 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fa1d 	bl	8004e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0310 	and.w	r3, r3, #16
 8004a3e:	2b10      	cmp	r3, #16
 8004a40:	d122      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0310 	and.w	r3, r3, #16
 8004a4c:	2b10      	cmp	r3, #16
 8004a4e:	d11b      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0210 	mvn.w	r2, #16
 8004a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f9f1 	bl	8004e56 <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f9e4 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f9f3 	bl	8004e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d10e      	bne.n	8004ab4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d107      	bne.n	8004ab4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0201 	mvn.w	r2, #1
 8004aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fc9a 	bl	80023e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004abe:	2b80      	cmp	r3, #128	; 0x80
 8004ac0:	d10e      	bne.n	8004ae0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004acc:	2b80      	cmp	r3, #128	; 0x80
 8004ace:	d107      	bne.n	8004ae0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 fdac 	bl	8005638 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aea:	2b40      	cmp	r3, #64	; 0x40
 8004aec:	d10e      	bne.n	8004b0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af8:	2b40      	cmp	r3, #64	; 0x40
 8004afa:	d107      	bne.n	8004b0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f9b7 	bl	8004e7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f003 0320 	and.w	r3, r3, #32
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	d10e      	bne.n	8004b38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0320 	and.w	r3, r3, #32
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d107      	bne.n	8004b38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0220 	mvn.w	r2, #32
 8004b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fd77 	bl	8005626 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b38:	bf00      	nop
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d101      	bne.n	8004b5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b56:	2302      	movs	r3, #2
 8004b58:	e0ac      	b.n	8004cb4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b0c      	cmp	r3, #12
 8004b66:	f200 809f 	bhi.w	8004ca8 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004b6a:	a201      	add	r2, pc, #4	; (adr r2, 8004b70 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b70:	08004ba5 	.word	0x08004ba5
 8004b74:	08004ca9 	.word	0x08004ca9
 8004b78:	08004ca9 	.word	0x08004ca9
 8004b7c:	08004ca9 	.word	0x08004ca9
 8004b80:	08004be5 	.word	0x08004be5
 8004b84:	08004ca9 	.word	0x08004ca9
 8004b88:	08004ca9 	.word	0x08004ca9
 8004b8c:	08004ca9 	.word	0x08004ca9
 8004b90:	08004c27 	.word	0x08004c27
 8004b94:	08004ca9 	.word	0x08004ca9
 8004b98:	08004ca9 	.word	0x08004ca9
 8004b9c:	08004ca9 	.word	0x08004ca9
 8004ba0:	08004c67 	.word	0x08004c67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68b9      	ldr	r1, [r7, #8]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 f9d0 	bl	8004f50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0208 	orr.w	r2, r2, #8
 8004bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699a      	ldr	r2, [r3, #24]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0204 	bic.w	r2, r2, #4
 8004bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6999      	ldr	r1, [r3, #24]
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	619a      	str	r2, [r3, #24]
      break;
 8004be2:	e062      	b.n	8004caa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 fa16 	bl	800501c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	699a      	ldr	r2, [r3, #24]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6999      	ldr	r1, [r3, #24]
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	021a      	lsls	r2, r3, #8
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	430a      	orrs	r2, r1
 8004c22:	619a      	str	r2, [r3, #24]
      break;
 8004c24:	e041      	b.n	8004caa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68b9      	ldr	r1, [r7, #8]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 fa5f 	bl	80050f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	69da      	ldr	r2, [r3, #28]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f042 0208 	orr.w	r2, r2, #8
 8004c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69da      	ldr	r2, [r3, #28]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0204 	bic.w	r2, r2, #4
 8004c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	69d9      	ldr	r1, [r3, #28]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	61da      	str	r2, [r3, #28]
      break;
 8004c64:	e021      	b.n	8004caa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68b9      	ldr	r1, [r7, #8]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 faa9 	bl	80051c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69da      	ldr	r2, [r3, #28]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	69d9      	ldr	r1, [r3, #28]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	021a      	lsls	r2, r3, #8
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	61da      	str	r2, [r3, #28]
      break;
 8004ca6:	e000      	b.n	8004caa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004ca8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_TIM_ConfigClockSource+0x18>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e0b3      	b.n	8004e3c <HAL_TIM_ConfigClockSource+0x180>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cf2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cfa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d0c:	d03e      	beq.n	8004d8c <HAL_TIM_ConfigClockSource+0xd0>
 8004d0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d12:	f200 8087 	bhi.w	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d1a:	f000 8085 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x16c>
 8004d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d22:	d87f      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d24:	2b70      	cmp	r3, #112	; 0x70
 8004d26:	d01a      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0xa2>
 8004d28:	2b70      	cmp	r3, #112	; 0x70
 8004d2a:	d87b      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d2c:	2b60      	cmp	r3, #96	; 0x60
 8004d2e:	d050      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x116>
 8004d30:	2b60      	cmp	r3, #96	; 0x60
 8004d32:	d877      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d34:	2b50      	cmp	r3, #80	; 0x50
 8004d36:	d03c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0xf6>
 8004d38:	2b50      	cmp	r3, #80	; 0x50
 8004d3a:	d873      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d3c:	2b40      	cmp	r3, #64	; 0x40
 8004d3e:	d058      	beq.n	8004df2 <HAL_TIM_ConfigClockSource+0x136>
 8004d40:	2b40      	cmp	r3, #64	; 0x40
 8004d42:	d86f      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d44:	2b30      	cmp	r3, #48	; 0x30
 8004d46:	d064      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x156>
 8004d48:	2b30      	cmp	r3, #48	; 0x30
 8004d4a:	d86b      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d4c:	2b20      	cmp	r3, #32
 8004d4e:	d060      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x156>
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d867      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d05c      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x156>
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	d05a      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d5c:	e062      	b.n	8004e24 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6899      	ldr	r1, [r3, #8]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	f000 faee 	bl	800534e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d80:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	609a      	str	r2, [r3, #8]
      break;
 8004d8a:	e04e      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6818      	ldr	r0, [r3, #0]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	6899      	ldr	r1, [r3, #8]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685a      	ldr	r2, [r3, #4]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f000 fad7 	bl	800534e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689a      	ldr	r2, [r3, #8]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dae:	609a      	str	r2, [r3, #8]
      break;
 8004db0:	e03b      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6859      	ldr	r1, [r3, #4]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f000 fa4e 	bl	8005260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2150      	movs	r1, #80	; 0x50
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 faa5 	bl	800531a <TIM_ITRx_SetConfig>
      break;
 8004dd0:	e02b      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	6859      	ldr	r1, [r3, #4]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	461a      	mov	r2, r3
 8004de0:	f000 fa6c 	bl	80052bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2160      	movs	r1, #96	; 0x60
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fa95 	bl	800531a <TIM_ITRx_SetConfig>
      break;
 8004df0:	e01b      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	6859      	ldr	r1, [r3, #4]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f000 fa2e 	bl	8005260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2140      	movs	r1, #64	; 0x40
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fa85 	bl	800531a <TIM_ITRx_SetConfig>
      break;
 8004e10:	e00b      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	f000 fa7c 	bl	800531a <TIM_ITRx_SetConfig>
        break;
 8004e22:	e002      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e24:	bf00      	nop
 8004e26:	e000      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr

08004e56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e5e:	bf00      	nop
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr

08004e7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr

08004e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a29      	ldr	r2, [pc, #164]	; (8004f44 <TIM_Base_SetConfig+0xb8>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d00b      	beq.n	8004ebc <TIM_Base_SetConfig+0x30>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eaa:	d007      	beq.n	8004ebc <TIM_Base_SetConfig+0x30>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a26      	ldr	r2, [pc, #152]	; (8004f48 <TIM_Base_SetConfig+0xbc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_Base_SetConfig+0x30>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a25      	ldr	r2, [pc, #148]	; (8004f4c <TIM_Base_SetConfig+0xc0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d108      	bne.n	8004ece <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a1c      	ldr	r2, [pc, #112]	; (8004f44 <TIM_Base_SetConfig+0xb8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d00b      	beq.n	8004eee <TIM_Base_SetConfig+0x62>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004edc:	d007      	beq.n	8004eee <TIM_Base_SetConfig+0x62>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a19      	ldr	r2, [pc, #100]	; (8004f48 <TIM_Base_SetConfig+0xbc>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d003      	beq.n	8004eee <TIM_Base_SetConfig+0x62>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a18      	ldr	r2, [pc, #96]	; (8004f4c <TIM_Base_SetConfig+0xc0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d108      	bne.n	8004f00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a07      	ldr	r2, [pc, #28]	; (8004f44 <TIM_Base_SetConfig+0xb8>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d103      	bne.n	8004f34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	615a      	str	r2, [r3, #20]
}
 8004f3a:	bf00      	nop
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr
 8004f44:	40012c00 	.word	0x40012c00
 8004f48:	40000400 	.word	0x40000400
 8004f4c:	40000800 	.word	0x40000800

08004f50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f023 0201 	bic.w	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0303 	bic.w	r3, r3, #3
 8004f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 0302 	bic.w	r3, r3, #2
 8004f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a1c      	ldr	r2, [pc, #112]	; (8005018 <TIM_OC1_SetConfig+0xc8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d10c      	bne.n	8004fc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f023 0308 	bic.w	r3, r3, #8
 8004fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a13      	ldr	r2, [pc, #76]	; (8005018 <TIM_OC1_SetConfig+0xc8>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d111      	bne.n	8004ff2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	621a      	str	r2, [r3, #32]
}
 800500c:	bf00      	nop
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	bc80      	pop	{r7}
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40012c00 	.word	0x40012c00

0800501c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	f023 0210 	bic.w	r2, r3, #16
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800504a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	021b      	lsls	r3, r3, #8
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f023 0320 	bic.w	r3, r3, #32
 8005066:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a1d      	ldr	r2, [pc, #116]	; (80050ec <TIM_OC2_SetConfig+0xd0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d10d      	bne.n	8005098 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	011b      	lsls	r3, r3, #4
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	4313      	orrs	r3, r2
 800508e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005096:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a14      	ldr	r2, [pc, #80]	; (80050ec <TIM_OC2_SetConfig+0xd0>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d113      	bne.n	80050c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	693a      	ldr	r2, [r7, #16]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bc80      	pop	{r7}
 80050ea:	4770      	bx	lr
 80050ec:	40012c00 	.word	0x40012c00

080050f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0303 	bic.w	r3, r3, #3
 8005126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005138:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	021b      	lsls	r3, r3, #8
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	4313      	orrs	r3, r2
 8005144:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a1d      	ldr	r2, [pc, #116]	; (80051c0 <TIM_OC3_SetConfig+0xd0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d10d      	bne.n	800516a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005154:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	4313      	orrs	r3, r2
 8005160:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005168:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a14      	ldr	r2, [pc, #80]	; (80051c0 <TIM_OC3_SetConfig+0xd0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d113      	bne.n	800519a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	011b      	lsls	r3, r3, #4
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	4313      	orrs	r3, r2
 800518c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	011b      	lsls	r3, r3, #4
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	4313      	orrs	r3, r2
 8005198:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	621a      	str	r2, [r3, #32]
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bc80      	pop	{r7}
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	40012c00 	.word	0x40012c00

080051c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b087      	sub	sp, #28
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	021b      	lsls	r3, r3, #8
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800520e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	031b      	lsls	r3, r3, #12
 8005216:	693a      	ldr	r2, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a0f      	ldr	r2, [pc, #60]	; (800525c <TIM_OC4_SetConfig+0x98>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d109      	bne.n	8005238 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800522a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	019b      	lsls	r3, r3, #6
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	4313      	orrs	r3, r2
 8005236:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	621a      	str	r2, [r3, #32]
}
 8005252:	bf00      	nop
 8005254:	371c      	adds	r7, #28
 8005256:	46bd      	mov	sp, r7
 8005258:	bc80      	pop	{r7}
 800525a:	4770      	bx	lr
 800525c:	40012c00 	.word	0x40012c00

08005260 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005260:	b480      	push	{r7}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	f023 0201 	bic.w	r2, r3, #1
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800528a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	011b      	lsls	r3, r3, #4
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	4313      	orrs	r3, r2
 8005294:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 030a 	bic.w	r3, r3, #10
 800529c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	621a      	str	r2, [r3, #32]
}
 80052b2:	bf00      	nop
 80052b4:	371c      	adds	r7, #28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr

080052bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	f023 0210 	bic.w	r2, r3, #16
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	031b      	lsls	r3, r3, #12
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	011b      	lsls	r3, r3, #4
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	4313      	orrs	r3, r2
 8005302:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	621a      	str	r2, [r3, #32]
}
 8005310:	bf00      	nop
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	bc80      	pop	{r7}
 8005318:	4770      	bx	lr

0800531a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800531a:	b480      	push	{r7}
 800531c:	b085      	sub	sp, #20
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
 8005322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005330:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	f043 0307 	orr.w	r3, r3, #7
 800533c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	609a      	str	r2, [r3, #8]
}
 8005344:	bf00      	nop
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	bc80      	pop	{r7}
 800534c:	4770      	bx	lr

0800534e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800534e:	b480      	push	{r7}
 8005350:	b087      	sub	sp, #28
 8005352:	af00      	add	r7, sp, #0
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	60b9      	str	r1, [r7, #8]
 8005358:	607a      	str	r2, [r7, #4]
 800535a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005368:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	021a      	lsls	r2, r3, #8
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	431a      	orrs	r2, r3
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	4313      	orrs	r3, r2
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	609a      	str	r2, [r3, #8]
}
 8005382:	bf00      	nop
 8005384:	371c      	adds	r7, #28
 8005386:	46bd      	mov	sp, r7
 8005388:	bc80      	pop	{r7}
 800538a:	4770      	bx	lr

0800538c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d109      	bne.n	80053b0 <HAL_TIMEx_PWMN_Start+0x24>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	bf14      	ite	ne
 80053a8:	2301      	movne	r3, #1
 80053aa:	2300      	moveq	r3, #0
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	e022      	b.n	80053f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d109      	bne.n	80053ca <HAL_TIMEx_PWMN_Start+0x3e>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b01      	cmp	r3, #1
 80053c0:	bf14      	ite	ne
 80053c2:	2301      	movne	r3, #1
 80053c4:	2300      	moveq	r3, #0
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	e015      	b.n	80053f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d109      	bne.n	80053e4 <HAL_TIMEx_PWMN_Start+0x58>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b01      	cmp	r3, #1
 80053da:	bf14      	ite	ne
 80053dc:	2301      	movne	r3, #1
 80053de:	2300      	moveq	r3, #0
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	e008      	b.n	80053f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	bf14      	ite	ne
 80053f0:	2301      	movne	r3, #1
 80053f2:	2300      	moveq	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e059      	b.n	80054b2 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d104      	bne.n	800540e <HAL_TIMEx_PWMN_Start+0x82>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800540c:	e013      	b.n	8005436 <HAL_TIMEx_PWMN_Start+0xaa>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b04      	cmp	r3, #4
 8005412:	d104      	bne.n	800541e <HAL_TIMEx_PWMN_Start+0x92>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800541c:	e00b      	b.n	8005436 <HAL_TIMEx_PWMN_Start+0xaa>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	2b08      	cmp	r3, #8
 8005422:	d104      	bne.n	800542e <HAL_TIMEx_PWMN_Start+0xa2>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2202      	movs	r2, #2
 8005428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800542c:	e003      	b.n	8005436 <HAL_TIMEx_PWMN_Start+0xaa>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2202      	movs	r2, #2
 8005432:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2204      	movs	r2, #4
 800543c:	6839      	ldr	r1, [r7, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f903 	bl	800564a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005452:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a18      	ldr	r2, [pc, #96]	; (80054bc <HAL_TIMEx_PWMN_Start+0x130>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d00e      	beq.n	800547c <HAL_TIMEx_PWMN_Start+0xf0>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005466:	d009      	beq.n	800547c <HAL_TIMEx_PWMN_Start+0xf0>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a14      	ldr	r2, [pc, #80]	; (80054c0 <HAL_TIMEx_PWMN_Start+0x134>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d004      	beq.n	800547c <HAL_TIMEx_PWMN_Start+0xf0>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a13      	ldr	r2, [pc, #76]	; (80054c4 <HAL_TIMEx_PWMN_Start+0x138>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d111      	bne.n	80054a0 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 0307 	and.w	r3, r3, #7
 8005486:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2b06      	cmp	r3, #6
 800548c:	d010      	beq.n	80054b0 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f042 0201 	orr.w	r2, r2, #1
 800549c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800549e:	e007      	b.n	80054b0 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f042 0201 	orr.w	r2, r2, #1
 80054ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	40012c00 	.word	0x40012c00
 80054c0:	40000400 	.word	0x40000400
 80054c4:	40000800 	.word	0x40000800

080054c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d101      	bne.n	80054e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054dc:	2302      	movs	r3, #2
 80054de:	e046      	b.n	800556e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005506:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	4313      	orrs	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a16      	ldr	r2, [pc, #88]	; (8005578 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00e      	beq.n	8005542 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552c:	d009      	beq.n	8005542 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a12      	ldr	r2, [pc, #72]	; (800557c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d004      	beq.n	8005542 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a10      	ldr	r2, [pc, #64]	; (8005580 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d10c      	bne.n	800555c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005548:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	4313      	orrs	r3, r2
 8005552:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr
 8005578:	40012c00 	.word	0x40012c00
 800557c:	40000400 	.word	0x40000400
 8005580:	40000800 	.word	0x40000800

08005584 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800559c:	2302      	movs	r3, #2
 800559e:	e03d      	b.n	800561c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4313      	orrs	r3, r2
 80055de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	695b      	ldr	r3, [r3, #20]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	4313      	orrs	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3714      	adds	r7, #20
 8005620:	46bd      	mov	sp, r7
 8005622:	bc80      	pop	{r7}
 8005624:	4770      	bx	lr

08005626 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	bc80      	pop	{r7}
 8005636:	4770      	bx	lr

08005638 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	bc80      	pop	{r7}
 8005648:	4770      	bx	lr

0800564a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800564a:	b480      	push	{r7}
 800564c:	b087      	sub	sp, #28
 800564e:	af00      	add	r7, sp, #0
 8005650:	60f8      	str	r0, [r7, #12]
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f003 031f 	and.w	r3, r3, #31
 800565c:	2204      	movs	r2, #4
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6a1a      	ldr	r2, [r3, #32]
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	43db      	mvns	r3, r3
 800566c:	401a      	ands	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a1a      	ldr	r2, [r3, #32]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f003 031f 	and.w	r3, r3, #31
 800567c:	6879      	ldr	r1, [r7, #4]
 800567e:	fa01 f303 	lsl.w	r3, r1, r3
 8005682:	431a      	orrs	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	621a      	str	r2, [r3, #32]
}
 8005688:	bf00      	nop
 800568a:	371c      	adds	r7, #28
 800568c:	46bd      	mov	sp, r7
 800568e:	bc80      	pop	{r7}
 8005690:	4770      	bx	lr

08005692 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b082      	sub	sp, #8
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e03f      	b.n	8005724 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d106      	bne.n	80056be <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7fd f865 	bl	8002788 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2224      	movs	r2, #36	; 0x24
 80056c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f904 	bl	80058e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695a      	ldr	r2, [r3, #20]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056fa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800570a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2220      	movs	r2, #32
 8005716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3708      	adds	r7, #8
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	; 0x28
 8005730:	af02      	add	r7, sp, #8
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	4613      	mov	r3, r2
 800573a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b20      	cmp	r3, #32
 800574a:	d17c      	bne.n	8005846 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <HAL_UART_Transmit+0x2c>
 8005752:	88fb      	ldrh	r3, [r7, #6]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d101      	bne.n	800575c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e075      	b.n	8005848 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_UART_Transmit+0x3e>
 8005766:	2302      	movs	r3, #2
 8005768:	e06e      	b.n	8005848 <HAL_UART_Transmit+0x11c>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2221      	movs	r2, #33	; 0x21
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005780:	f7fd faca 	bl	8002d18 <HAL_GetTick>
 8005784:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	88fa      	ldrh	r2, [r7, #6]
 800578a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	88fa      	ldrh	r2, [r7, #6]
 8005790:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800579a:	d108      	bne.n	80057ae <HAL_UART_Transmit+0x82>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d104      	bne.n	80057ae <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	61bb      	str	r3, [r7, #24]
 80057ac:	e003      	b.n	80057b6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80057be:	e02a      	b.n	8005816 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2200      	movs	r2, #0
 80057c8:	2180      	movs	r1, #128	; 0x80
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 f840 	bl	8005850 <UART_WaitOnFlagUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e036      	b.n	8005848 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10b      	bne.n	80057f8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	881b      	ldrh	r3, [r3, #0]
 80057e4:	461a      	mov	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057ee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	3302      	adds	r3, #2
 80057f4:	61bb      	str	r3, [r7, #24]
 80057f6:	e007      	b.n	8005808 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	781a      	ldrb	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	3301      	adds	r3, #1
 8005806:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800580c:	b29b      	uxth	r3, r3
 800580e:	3b01      	subs	r3, #1
 8005810:	b29a      	uxth	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800581a:	b29b      	uxth	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1cf      	bne.n	80057c0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	2200      	movs	r2, #0
 8005828:	2140      	movs	r1, #64	; 0x40
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f810 	bl	8005850 <UART_WaitOnFlagUntilTimeout>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e006      	b.n	8005848 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	e000      	b.n	8005848 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005846:	2302      	movs	r3, #2
  }
}
 8005848:	4618      	mov	r0, r3
 800584a:	3720      	adds	r7, #32
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	4613      	mov	r3, r2
 800585e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005860:	e02c      	b.n	80058bc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005868:	d028      	beq.n	80058bc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d007      	beq.n	8005880 <UART_WaitOnFlagUntilTimeout+0x30>
 8005870:	f7fd fa52 	bl	8002d18 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	429a      	cmp	r2, r3
 800587e:	d21d      	bcs.n	80058bc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800588e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695a      	ldr	r2, [r3, #20]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0201 	bic.w	r2, r2, #1
 800589e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2220      	movs	r2, #32
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e00f      	b.n	80058dc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4013      	ands	r3, r2
 80058c6:	68ba      	ldr	r2, [r7, #8]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	bf0c      	ite	eq
 80058cc:	2301      	moveq	r3, #1
 80058ce:	2300      	movne	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	461a      	mov	r2, r3
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d0c3      	beq.n	8005862 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800591e:	f023 030c 	bic.w	r3, r3, #12
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	68b9      	ldr	r1, [r7, #8]
 8005928:	430b      	orrs	r3, r1
 800592a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a2c      	ldr	r2, [pc, #176]	; (80059f8 <UART_SetConfig+0x114>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d103      	bne.n	8005954 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800594c:	f7fe fd00 	bl	8004350 <HAL_RCC_GetPCLK2Freq>
 8005950:	60f8      	str	r0, [r7, #12]
 8005952:	e002      	b.n	800595a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005954:	f7fe fce8 	bl	8004328 <HAL_RCC_GetPCLK1Freq>
 8005958:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4613      	mov	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	009a      	lsls	r2, r3, #2
 8005964:	441a      	add	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005970:	4a22      	ldr	r2, [pc, #136]	; (80059fc <UART_SetConfig+0x118>)
 8005972:	fba2 2303 	umull	r2, r3, r2, r3
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	0119      	lsls	r1, r3, #4
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	009a      	lsls	r2, r3, #2
 8005984:	441a      	add	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005990:	4b1a      	ldr	r3, [pc, #104]	; (80059fc <UART_SetConfig+0x118>)
 8005992:	fba3 0302 	umull	r0, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	2064      	movs	r0, #100	; 0x64
 800599a:	fb00 f303 	mul.w	r3, r0, r3
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	3332      	adds	r3, #50	; 0x32
 80059a4:	4a15      	ldr	r2, [pc, #84]	; (80059fc <UART_SetConfig+0x118>)
 80059a6:	fba2 2303 	umull	r2, r3, r2, r3
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059b0:	4419      	add	r1, r3
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	009a      	lsls	r2, r3, #2
 80059bc:	441a      	add	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80059c8:	4b0c      	ldr	r3, [pc, #48]	; (80059fc <UART_SetConfig+0x118>)
 80059ca:	fba3 0302 	umull	r0, r3, r3, r2
 80059ce:	095b      	lsrs	r3, r3, #5
 80059d0:	2064      	movs	r0, #100	; 0x64
 80059d2:	fb00 f303 	mul.w	r3, r0, r3
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	011b      	lsls	r3, r3, #4
 80059da:	3332      	adds	r3, #50	; 0x32
 80059dc:	4a07      	ldr	r2, [pc, #28]	; (80059fc <UART_SetConfig+0x118>)
 80059de:	fba2 2303 	umull	r2, r3, r2, r3
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	f003 020f 	and.w	r2, r3, #15
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	440a      	add	r2, r1
 80059ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	40013800 	.word	0x40013800
 80059fc:	51eb851f 	.word	0x51eb851f

08005a00 <__errno>:
 8005a00:	4b01      	ldr	r3, [pc, #4]	; (8005a08 <__errno+0x8>)
 8005a02:	6818      	ldr	r0, [r3, #0]
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	2000010c 	.word	0x2000010c

08005a0c <__libc_init_array>:
 8005a0c:	b570      	push	{r4, r5, r6, lr}
 8005a0e:	2600      	movs	r6, #0
 8005a10:	4d0c      	ldr	r5, [pc, #48]	; (8005a44 <__libc_init_array+0x38>)
 8005a12:	4c0d      	ldr	r4, [pc, #52]	; (8005a48 <__libc_init_array+0x3c>)
 8005a14:	1b64      	subs	r4, r4, r5
 8005a16:	10a4      	asrs	r4, r4, #2
 8005a18:	42a6      	cmp	r6, r4
 8005a1a:	d109      	bne.n	8005a30 <__libc_init_array+0x24>
 8005a1c:	f002 fedc 	bl	80087d8 <_init>
 8005a20:	2600      	movs	r6, #0
 8005a22:	4d0a      	ldr	r5, [pc, #40]	; (8005a4c <__libc_init_array+0x40>)
 8005a24:	4c0a      	ldr	r4, [pc, #40]	; (8005a50 <__libc_init_array+0x44>)
 8005a26:	1b64      	subs	r4, r4, r5
 8005a28:	10a4      	asrs	r4, r4, #2
 8005a2a:	42a6      	cmp	r6, r4
 8005a2c:	d105      	bne.n	8005a3a <__libc_init_array+0x2e>
 8005a2e:	bd70      	pop	{r4, r5, r6, pc}
 8005a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a34:	4798      	blx	r3
 8005a36:	3601      	adds	r6, #1
 8005a38:	e7ee      	b.n	8005a18 <__libc_init_array+0xc>
 8005a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a3e:	4798      	blx	r3
 8005a40:	3601      	adds	r6, #1
 8005a42:	e7f2      	b.n	8005a2a <__libc_init_array+0x1e>
 8005a44:	08008c64 	.word	0x08008c64
 8005a48:	08008c64 	.word	0x08008c64
 8005a4c:	08008c64 	.word	0x08008c64
 8005a50:	08008c6c 	.word	0x08008c6c

08005a54 <memcpy>:
 8005a54:	440a      	add	r2, r1
 8005a56:	4291      	cmp	r1, r2
 8005a58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a5c:	d100      	bne.n	8005a60 <memcpy+0xc>
 8005a5e:	4770      	bx	lr
 8005a60:	b510      	push	{r4, lr}
 8005a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a66:	4291      	cmp	r1, r2
 8005a68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a6c:	d1f9      	bne.n	8005a62 <memcpy+0xe>
 8005a6e:	bd10      	pop	{r4, pc}

08005a70 <memset>:
 8005a70:	4603      	mov	r3, r0
 8005a72:	4402      	add	r2, r0
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d100      	bne.n	8005a7a <memset+0xa>
 8005a78:	4770      	bx	lr
 8005a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a7e:	e7f9      	b.n	8005a74 <memset+0x4>

08005a80 <__cvt>:
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a86:	461f      	mov	r7, r3
 8005a88:	bfbb      	ittet	lt
 8005a8a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005a8e:	461f      	movlt	r7, r3
 8005a90:	2300      	movge	r3, #0
 8005a92:	232d      	movlt	r3, #45	; 0x2d
 8005a94:	b088      	sub	sp, #32
 8005a96:	4614      	mov	r4, r2
 8005a98:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005a9c:	7013      	strb	r3, [r2, #0]
 8005a9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005aa0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005aa4:	f023 0820 	bic.w	r8, r3, #32
 8005aa8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005aac:	d005      	beq.n	8005aba <__cvt+0x3a>
 8005aae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005ab2:	d100      	bne.n	8005ab6 <__cvt+0x36>
 8005ab4:	3501      	adds	r5, #1
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e000      	b.n	8005abc <__cvt+0x3c>
 8005aba:	2303      	movs	r3, #3
 8005abc:	aa07      	add	r2, sp, #28
 8005abe:	9204      	str	r2, [sp, #16]
 8005ac0:	aa06      	add	r2, sp, #24
 8005ac2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005ac6:	e9cd 3500 	strd	r3, r5, [sp]
 8005aca:	4622      	mov	r2, r4
 8005acc:	463b      	mov	r3, r7
 8005ace:	f000 fd07 	bl	80064e0 <_dtoa_r>
 8005ad2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005ad6:	4606      	mov	r6, r0
 8005ad8:	d102      	bne.n	8005ae0 <__cvt+0x60>
 8005ada:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005adc:	07db      	lsls	r3, r3, #31
 8005ade:	d522      	bpl.n	8005b26 <__cvt+0xa6>
 8005ae0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ae4:	eb06 0905 	add.w	r9, r6, r5
 8005ae8:	d110      	bne.n	8005b0c <__cvt+0x8c>
 8005aea:	7833      	ldrb	r3, [r6, #0]
 8005aec:	2b30      	cmp	r3, #48	; 0x30
 8005aee:	d10a      	bne.n	8005b06 <__cvt+0x86>
 8005af0:	2200      	movs	r2, #0
 8005af2:	2300      	movs	r3, #0
 8005af4:	4620      	mov	r0, r4
 8005af6:	4639      	mov	r1, r7
 8005af8:	f7fa ff56 	bl	80009a8 <__aeabi_dcmpeq>
 8005afc:	b918      	cbnz	r0, 8005b06 <__cvt+0x86>
 8005afe:	f1c5 0501 	rsb	r5, r5, #1
 8005b02:	f8ca 5000 	str.w	r5, [sl]
 8005b06:	f8da 3000 	ldr.w	r3, [sl]
 8005b0a:	4499      	add	r9, r3
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2300      	movs	r3, #0
 8005b10:	4620      	mov	r0, r4
 8005b12:	4639      	mov	r1, r7
 8005b14:	f7fa ff48 	bl	80009a8 <__aeabi_dcmpeq>
 8005b18:	b108      	cbz	r0, 8005b1e <__cvt+0x9e>
 8005b1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b1e:	2230      	movs	r2, #48	; 0x30
 8005b20:	9b07      	ldr	r3, [sp, #28]
 8005b22:	454b      	cmp	r3, r9
 8005b24:	d307      	bcc.n	8005b36 <__cvt+0xb6>
 8005b26:	4630      	mov	r0, r6
 8005b28:	9b07      	ldr	r3, [sp, #28]
 8005b2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005b2c:	1b9b      	subs	r3, r3, r6
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	b008      	add	sp, #32
 8005b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b36:	1c59      	adds	r1, r3, #1
 8005b38:	9107      	str	r1, [sp, #28]
 8005b3a:	701a      	strb	r2, [r3, #0]
 8005b3c:	e7f0      	b.n	8005b20 <__cvt+0xa0>

08005b3e <__exponent>:
 8005b3e:	4603      	mov	r3, r0
 8005b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b42:	2900      	cmp	r1, #0
 8005b44:	f803 2b02 	strb.w	r2, [r3], #2
 8005b48:	bfb6      	itet	lt
 8005b4a:	222d      	movlt	r2, #45	; 0x2d
 8005b4c:	222b      	movge	r2, #43	; 0x2b
 8005b4e:	4249      	neglt	r1, r1
 8005b50:	2909      	cmp	r1, #9
 8005b52:	7042      	strb	r2, [r0, #1]
 8005b54:	dd2b      	ble.n	8005bae <__exponent+0x70>
 8005b56:	f10d 0407 	add.w	r4, sp, #7
 8005b5a:	46a4      	mov	ip, r4
 8005b5c:	270a      	movs	r7, #10
 8005b5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b62:	460a      	mov	r2, r1
 8005b64:	46a6      	mov	lr, r4
 8005b66:	fb07 1516 	mls	r5, r7, r6, r1
 8005b6a:	2a63      	cmp	r2, #99	; 0x63
 8005b6c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005b70:	4631      	mov	r1, r6
 8005b72:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005b76:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b7a:	dcf0      	bgt.n	8005b5e <__exponent+0x20>
 8005b7c:	3130      	adds	r1, #48	; 0x30
 8005b7e:	f1ae 0502 	sub.w	r5, lr, #2
 8005b82:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b86:	4629      	mov	r1, r5
 8005b88:	1c44      	adds	r4, r0, #1
 8005b8a:	4561      	cmp	r1, ip
 8005b8c:	d30a      	bcc.n	8005ba4 <__exponent+0x66>
 8005b8e:	f10d 0209 	add.w	r2, sp, #9
 8005b92:	eba2 020e 	sub.w	r2, r2, lr
 8005b96:	4565      	cmp	r5, ip
 8005b98:	bf88      	it	hi
 8005b9a:	2200      	movhi	r2, #0
 8005b9c:	4413      	add	r3, r2
 8005b9e:	1a18      	subs	r0, r3, r0
 8005ba0:	b003      	add	sp, #12
 8005ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ba4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ba8:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bac:	e7ed      	b.n	8005b8a <__exponent+0x4c>
 8005bae:	2330      	movs	r3, #48	; 0x30
 8005bb0:	3130      	adds	r1, #48	; 0x30
 8005bb2:	7083      	strb	r3, [r0, #2]
 8005bb4:	70c1      	strb	r1, [r0, #3]
 8005bb6:	1d03      	adds	r3, r0, #4
 8005bb8:	e7f1      	b.n	8005b9e <__exponent+0x60>
	...

08005bbc <_printf_float>:
 8005bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc0:	b091      	sub	sp, #68	; 0x44
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005bc8:	4616      	mov	r6, r2
 8005bca:	461f      	mov	r7, r3
 8005bcc:	4605      	mov	r5, r0
 8005bce:	f001 fa75 	bl	80070bc <_localeconv_r>
 8005bd2:	6803      	ldr	r3, [r0, #0]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8005bd8:	f7fa faba 	bl	8000150 <strlen>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	930e      	str	r3, [sp, #56]	; 0x38
 8005be0:	f8d8 3000 	ldr.w	r3, [r8]
 8005be4:	900a      	str	r0, [sp, #40]	; 0x28
 8005be6:	3307      	adds	r3, #7
 8005be8:	f023 0307 	bic.w	r3, r3, #7
 8005bec:	f103 0208 	add.w	r2, r3, #8
 8005bf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005bf4:	f8d4 b000 	ldr.w	fp, [r4]
 8005bf8:	f8c8 2000 	str.w	r2, [r8]
 8005bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c00:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c04:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005c08:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005c0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c12:	4640      	mov	r0, r8
 8005c14:	4b9c      	ldr	r3, [pc, #624]	; (8005e88 <_printf_float+0x2cc>)
 8005c16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c18:	f7fa fef8 	bl	8000a0c <__aeabi_dcmpun>
 8005c1c:	bb70      	cbnz	r0, 8005c7c <_printf_float+0xc0>
 8005c1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c22:	4640      	mov	r0, r8
 8005c24:	4b98      	ldr	r3, [pc, #608]	; (8005e88 <_printf_float+0x2cc>)
 8005c26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c28:	f7fa fed2 	bl	80009d0 <__aeabi_dcmple>
 8005c2c:	bb30      	cbnz	r0, 8005c7c <_printf_float+0xc0>
 8005c2e:	2200      	movs	r2, #0
 8005c30:	2300      	movs	r3, #0
 8005c32:	4640      	mov	r0, r8
 8005c34:	4651      	mov	r1, sl
 8005c36:	f7fa fec1 	bl	80009bc <__aeabi_dcmplt>
 8005c3a:	b110      	cbz	r0, 8005c42 <_printf_float+0x86>
 8005c3c:	232d      	movs	r3, #45	; 0x2d
 8005c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c42:	4b92      	ldr	r3, [pc, #584]	; (8005e8c <_printf_float+0x2d0>)
 8005c44:	4892      	ldr	r0, [pc, #584]	; (8005e90 <_printf_float+0x2d4>)
 8005c46:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005c4a:	bf94      	ite	ls
 8005c4c:	4698      	movls	r8, r3
 8005c4e:	4680      	movhi	r8, r0
 8005c50:	2303      	movs	r3, #3
 8005c52:	f04f 0a00 	mov.w	sl, #0
 8005c56:	6123      	str	r3, [r4, #16]
 8005c58:	f02b 0304 	bic.w	r3, fp, #4
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	4633      	mov	r3, r6
 8005c60:	4621      	mov	r1, r4
 8005c62:	4628      	mov	r0, r5
 8005c64:	9700      	str	r7, [sp, #0]
 8005c66:	aa0f      	add	r2, sp, #60	; 0x3c
 8005c68:	f000 f9d4 	bl	8006014 <_printf_common>
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	f040 8090 	bne.w	8005d92 <_printf_float+0x1d6>
 8005c72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c76:	b011      	add	sp, #68	; 0x44
 8005c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7c:	4642      	mov	r2, r8
 8005c7e:	4653      	mov	r3, sl
 8005c80:	4640      	mov	r0, r8
 8005c82:	4651      	mov	r1, sl
 8005c84:	f7fa fec2 	bl	8000a0c <__aeabi_dcmpun>
 8005c88:	b148      	cbz	r0, 8005c9e <_printf_float+0xe2>
 8005c8a:	f1ba 0f00 	cmp.w	sl, #0
 8005c8e:	bfb8      	it	lt
 8005c90:	232d      	movlt	r3, #45	; 0x2d
 8005c92:	4880      	ldr	r0, [pc, #512]	; (8005e94 <_printf_float+0x2d8>)
 8005c94:	bfb8      	it	lt
 8005c96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c9a:	4b7f      	ldr	r3, [pc, #508]	; (8005e98 <_printf_float+0x2dc>)
 8005c9c:	e7d3      	b.n	8005c46 <_printf_float+0x8a>
 8005c9e:	6863      	ldr	r3, [r4, #4]
 8005ca0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	d142      	bne.n	8005d2e <_printf_float+0x172>
 8005ca8:	2306      	movs	r3, #6
 8005caa:	6063      	str	r3, [r4, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	9206      	str	r2, [sp, #24]
 8005cb0:	aa0e      	add	r2, sp, #56	; 0x38
 8005cb2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005cb6:	aa0d      	add	r2, sp, #52	; 0x34
 8005cb8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005cbc:	9203      	str	r2, [sp, #12]
 8005cbe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005cc2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005cc6:	6023      	str	r3, [r4, #0]
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	4642      	mov	r2, r8
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	4628      	mov	r0, r5
 8005cd0:	4653      	mov	r3, sl
 8005cd2:	910b      	str	r1, [sp, #44]	; 0x2c
 8005cd4:	f7ff fed4 	bl	8005a80 <__cvt>
 8005cd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005cda:	4680      	mov	r8, r0
 8005cdc:	2947      	cmp	r1, #71	; 0x47
 8005cde:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ce0:	d108      	bne.n	8005cf4 <_printf_float+0x138>
 8005ce2:	1cc8      	adds	r0, r1, #3
 8005ce4:	db02      	blt.n	8005cec <_printf_float+0x130>
 8005ce6:	6863      	ldr	r3, [r4, #4]
 8005ce8:	4299      	cmp	r1, r3
 8005cea:	dd40      	ble.n	8005d6e <_printf_float+0x1b2>
 8005cec:	f1a9 0902 	sub.w	r9, r9, #2
 8005cf0:	fa5f f989 	uxtb.w	r9, r9
 8005cf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005cf8:	d81f      	bhi.n	8005d3a <_printf_float+0x17e>
 8005cfa:	464a      	mov	r2, r9
 8005cfc:	3901      	subs	r1, #1
 8005cfe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d02:	910d      	str	r1, [sp, #52]	; 0x34
 8005d04:	f7ff ff1b 	bl	8005b3e <__exponent>
 8005d08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d0a:	4682      	mov	sl, r0
 8005d0c:	1813      	adds	r3, r2, r0
 8005d0e:	2a01      	cmp	r2, #1
 8005d10:	6123      	str	r3, [r4, #16]
 8005d12:	dc02      	bgt.n	8005d1a <_printf_float+0x15e>
 8005d14:	6822      	ldr	r2, [r4, #0]
 8005d16:	07d2      	lsls	r2, r2, #31
 8005d18:	d501      	bpl.n	8005d1e <_printf_float+0x162>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d09b      	beq.n	8005c5e <_printf_float+0xa2>
 8005d26:	232d      	movs	r3, #45	; 0x2d
 8005d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d2c:	e797      	b.n	8005c5e <_printf_float+0xa2>
 8005d2e:	2947      	cmp	r1, #71	; 0x47
 8005d30:	d1bc      	bne.n	8005cac <_printf_float+0xf0>
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1ba      	bne.n	8005cac <_printf_float+0xf0>
 8005d36:	2301      	movs	r3, #1
 8005d38:	e7b7      	b.n	8005caa <_printf_float+0xee>
 8005d3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005d3e:	d118      	bne.n	8005d72 <_printf_float+0x1b6>
 8005d40:	2900      	cmp	r1, #0
 8005d42:	6863      	ldr	r3, [r4, #4]
 8005d44:	dd0b      	ble.n	8005d5e <_printf_float+0x1a2>
 8005d46:	6121      	str	r1, [r4, #16]
 8005d48:	b913      	cbnz	r3, 8005d50 <_printf_float+0x194>
 8005d4a:	6822      	ldr	r2, [r4, #0]
 8005d4c:	07d0      	lsls	r0, r2, #31
 8005d4e:	d502      	bpl.n	8005d56 <_printf_float+0x19a>
 8005d50:	3301      	adds	r3, #1
 8005d52:	440b      	add	r3, r1
 8005d54:	6123      	str	r3, [r4, #16]
 8005d56:	f04f 0a00 	mov.w	sl, #0
 8005d5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d5c:	e7df      	b.n	8005d1e <_printf_float+0x162>
 8005d5e:	b913      	cbnz	r3, 8005d66 <_printf_float+0x1aa>
 8005d60:	6822      	ldr	r2, [r4, #0]
 8005d62:	07d2      	lsls	r2, r2, #31
 8005d64:	d501      	bpl.n	8005d6a <_printf_float+0x1ae>
 8005d66:	3302      	adds	r3, #2
 8005d68:	e7f4      	b.n	8005d54 <_printf_float+0x198>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e7f2      	b.n	8005d54 <_printf_float+0x198>
 8005d6e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d74:	4299      	cmp	r1, r3
 8005d76:	db05      	blt.n	8005d84 <_printf_float+0x1c8>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	6121      	str	r1, [r4, #16]
 8005d7c:	07d8      	lsls	r0, r3, #31
 8005d7e:	d5ea      	bpl.n	8005d56 <_printf_float+0x19a>
 8005d80:	1c4b      	adds	r3, r1, #1
 8005d82:	e7e7      	b.n	8005d54 <_printf_float+0x198>
 8005d84:	2900      	cmp	r1, #0
 8005d86:	bfcc      	ite	gt
 8005d88:	2201      	movgt	r2, #1
 8005d8a:	f1c1 0202 	rsble	r2, r1, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	e7e0      	b.n	8005d54 <_printf_float+0x198>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	055a      	lsls	r2, r3, #21
 8005d96:	d407      	bmi.n	8005da8 <_printf_float+0x1ec>
 8005d98:	6923      	ldr	r3, [r4, #16]
 8005d9a:	4642      	mov	r2, r8
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	d12b      	bne.n	8005dfe <_printf_float+0x242>
 8005da6:	e764      	b.n	8005c72 <_printf_float+0xb6>
 8005da8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005dac:	f240 80dd 	bls.w	8005f6a <_printf_float+0x3ae>
 8005db0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005db4:	2200      	movs	r2, #0
 8005db6:	2300      	movs	r3, #0
 8005db8:	f7fa fdf6 	bl	80009a8 <__aeabi_dcmpeq>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	d033      	beq.n	8005e28 <_printf_float+0x26c>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4631      	mov	r1, r6
 8005dc4:	4628      	mov	r0, r5
 8005dc6:	4a35      	ldr	r2, [pc, #212]	; (8005e9c <_printf_float+0x2e0>)
 8005dc8:	47b8      	blx	r7
 8005dca:	3001      	adds	r0, #1
 8005dcc:	f43f af51 	beq.w	8005c72 <_printf_float+0xb6>
 8005dd0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	db02      	blt.n	8005dde <_printf_float+0x222>
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	07d8      	lsls	r0, r3, #31
 8005ddc:	d50f      	bpl.n	8005dfe <_printf_float+0x242>
 8005dde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	47b8      	blx	r7
 8005de8:	3001      	adds	r0, #1
 8005dea:	f43f af42 	beq.w	8005c72 <_printf_float+0xb6>
 8005dee:	f04f 0800 	mov.w	r8, #0
 8005df2:	f104 091a 	add.w	r9, r4, #26
 8005df6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	4543      	cmp	r3, r8
 8005dfc:	dc09      	bgt.n	8005e12 <_printf_float+0x256>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	079b      	lsls	r3, r3, #30
 8005e02:	f100 8102 	bmi.w	800600a <_printf_float+0x44e>
 8005e06:	68e0      	ldr	r0, [r4, #12]
 8005e08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e0a:	4298      	cmp	r0, r3
 8005e0c:	bfb8      	it	lt
 8005e0e:	4618      	movlt	r0, r3
 8005e10:	e731      	b.n	8005c76 <_printf_float+0xba>
 8005e12:	2301      	movs	r3, #1
 8005e14:	464a      	mov	r2, r9
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f af28 	beq.w	8005c72 <_printf_float+0xb6>
 8005e22:	f108 0801 	add.w	r8, r8, #1
 8005e26:	e7e6      	b.n	8005df6 <_printf_float+0x23a>
 8005e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	dc38      	bgt.n	8005ea0 <_printf_float+0x2e4>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	4631      	mov	r1, r6
 8005e32:	4628      	mov	r0, r5
 8005e34:	4a19      	ldr	r2, [pc, #100]	; (8005e9c <_printf_float+0x2e0>)
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	f43f af1a 	beq.w	8005c72 <_printf_float+0xb6>
 8005e3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e42:	4313      	orrs	r3, r2
 8005e44:	d102      	bne.n	8005e4c <_printf_float+0x290>
 8005e46:	6823      	ldr	r3, [r4, #0]
 8005e48:	07d9      	lsls	r1, r3, #31
 8005e4a:	d5d8      	bpl.n	8005dfe <_printf_float+0x242>
 8005e4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e50:	4631      	mov	r1, r6
 8005e52:	4628      	mov	r0, r5
 8005e54:	47b8      	blx	r7
 8005e56:	3001      	adds	r0, #1
 8005e58:	f43f af0b 	beq.w	8005c72 <_printf_float+0xb6>
 8005e5c:	f04f 0900 	mov.w	r9, #0
 8005e60:	f104 0a1a 	add.w	sl, r4, #26
 8005e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e66:	425b      	negs	r3, r3
 8005e68:	454b      	cmp	r3, r9
 8005e6a:	dc01      	bgt.n	8005e70 <_printf_float+0x2b4>
 8005e6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e6e:	e794      	b.n	8005d9a <_printf_float+0x1de>
 8005e70:	2301      	movs	r3, #1
 8005e72:	4652      	mov	r2, sl
 8005e74:	4631      	mov	r1, r6
 8005e76:	4628      	mov	r0, r5
 8005e78:	47b8      	blx	r7
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	f43f aef9 	beq.w	8005c72 <_printf_float+0xb6>
 8005e80:	f109 0901 	add.w	r9, r9, #1
 8005e84:	e7ee      	b.n	8005e64 <_printf_float+0x2a8>
 8005e86:	bf00      	nop
 8005e88:	7fefffff 	.word	0x7fefffff
 8005e8c:	08008884 	.word	0x08008884
 8005e90:	08008888 	.word	0x08008888
 8005e94:	08008890 	.word	0x08008890
 8005e98:	0800888c 	.word	0x0800888c
 8005e9c:	08008894 	.word	0x08008894
 8005ea0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ea2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	bfa8      	it	ge
 8005ea8:	461a      	movge	r2, r3
 8005eaa:	2a00      	cmp	r2, #0
 8005eac:	4691      	mov	r9, r2
 8005eae:	dc37      	bgt.n	8005f20 <_printf_float+0x364>
 8005eb0:	f04f 0b00 	mov.w	fp, #0
 8005eb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005eb8:	f104 021a 	add.w	r2, r4, #26
 8005ebc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005ec0:	ebaa 0309 	sub.w	r3, sl, r9
 8005ec4:	455b      	cmp	r3, fp
 8005ec6:	dc33      	bgt.n	8005f30 <_printf_float+0x374>
 8005ec8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	db3b      	blt.n	8005f48 <_printf_float+0x38c>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	07da      	lsls	r2, r3, #31
 8005ed4:	d438      	bmi.n	8005f48 <_printf_float+0x38c>
 8005ed6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ed8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005eda:	eba2 030a 	sub.w	r3, r2, sl
 8005ede:	eba2 0901 	sub.w	r9, r2, r1
 8005ee2:	4599      	cmp	r9, r3
 8005ee4:	bfa8      	it	ge
 8005ee6:	4699      	movge	r9, r3
 8005ee8:	f1b9 0f00 	cmp.w	r9, #0
 8005eec:	dc34      	bgt.n	8005f58 <_printf_float+0x39c>
 8005eee:	f04f 0800 	mov.w	r8, #0
 8005ef2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ef6:	f104 0a1a 	add.w	sl, r4, #26
 8005efa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	eba3 0309 	sub.w	r3, r3, r9
 8005f04:	4543      	cmp	r3, r8
 8005f06:	f77f af7a 	ble.w	8005dfe <_printf_float+0x242>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	4652      	mov	r2, sl
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	f43f aeac 	beq.w	8005c72 <_printf_float+0xb6>
 8005f1a:	f108 0801 	add.w	r8, r8, #1
 8005f1e:	e7ec      	b.n	8005efa <_printf_float+0x33e>
 8005f20:	4613      	mov	r3, r2
 8005f22:	4631      	mov	r1, r6
 8005f24:	4642      	mov	r2, r8
 8005f26:	4628      	mov	r0, r5
 8005f28:	47b8      	blx	r7
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	d1c0      	bne.n	8005eb0 <_printf_float+0x2f4>
 8005f2e:	e6a0      	b.n	8005c72 <_printf_float+0xb6>
 8005f30:	2301      	movs	r3, #1
 8005f32:	4631      	mov	r1, r6
 8005f34:	4628      	mov	r0, r5
 8005f36:	920b      	str	r2, [sp, #44]	; 0x2c
 8005f38:	47b8      	blx	r7
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	f43f ae99 	beq.w	8005c72 <_printf_float+0xb6>
 8005f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f42:	f10b 0b01 	add.w	fp, fp, #1
 8005f46:	e7b9      	b.n	8005ebc <_printf_float+0x300>
 8005f48:	4631      	mov	r1, r6
 8005f4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f4e:	4628      	mov	r0, r5
 8005f50:	47b8      	blx	r7
 8005f52:	3001      	adds	r0, #1
 8005f54:	d1bf      	bne.n	8005ed6 <_printf_float+0x31a>
 8005f56:	e68c      	b.n	8005c72 <_printf_float+0xb6>
 8005f58:	464b      	mov	r3, r9
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	eb08 020a 	add.w	r2, r8, sl
 8005f62:	47b8      	blx	r7
 8005f64:	3001      	adds	r0, #1
 8005f66:	d1c2      	bne.n	8005eee <_printf_float+0x332>
 8005f68:	e683      	b.n	8005c72 <_printf_float+0xb6>
 8005f6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f6c:	2a01      	cmp	r2, #1
 8005f6e:	dc01      	bgt.n	8005f74 <_printf_float+0x3b8>
 8005f70:	07db      	lsls	r3, r3, #31
 8005f72:	d537      	bpl.n	8005fe4 <_printf_float+0x428>
 8005f74:	2301      	movs	r3, #1
 8005f76:	4642      	mov	r2, r8
 8005f78:	4631      	mov	r1, r6
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	47b8      	blx	r7
 8005f7e:	3001      	adds	r0, #1
 8005f80:	f43f ae77 	beq.w	8005c72 <_printf_float+0xb6>
 8005f84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f88:	4631      	mov	r1, r6
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	47b8      	blx	r7
 8005f8e:	3001      	adds	r0, #1
 8005f90:	f43f ae6f 	beq.w	8005c72 <_printf_float+0xb6>
 8005f94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f98:	2200      	movs	r2, #0
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f7fa fd04 	bl	80009a8 <__aeabi_dcmpeq>
 8005fa0:	b9d8      	cbnz	r0, 8005fda <_printf_float+0x41e>
 8005fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fa4:	f108 0201 	add.w	r2, r8, #1
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	47b8      	blx	r7
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d10e      	bne.n	8005fd2 <_printf_float+0x416>
 8005fb4:	e65d      	b.n	8005c72 <_printf_float+0xb6>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	464a      	mov	r2, r9
 8005fba:	4631      	mov	r1, r6
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f ae56 	beq.w	8005c72 <_printf_float+0xb6>
 8005fc6:	f108 0801 	add.w	r8, r8, #1
 8005fca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	4543      	cmp	r3, r8
 8005fd0:	dcf1      	bgt.n	8005fb6 <_printf_float+0x3fa>
 8005fd2:	4653      	mov	r3, sl
 8005fd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fd8:	e6e0      	b.n	8005d9c <_printf_float+0x1e0>
 8005fda:	f04f 0800 	mov.w	r8, #0
 8005fde:	f104 091a 	add.w	r9, r4, #26
 8005fe2:	e7f2      	b.n	8005fca <_printf_float+0x40e>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	e7df      	b.n	8005faa <_printf_float+0x3ee>
 8005fea:	2301      	movs	r3, #1
 8005fec:	464a      	mov	r2, r9
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b8      	blx	r7
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	f43f ae3c 	beq.w	8005c72 <_printf_float+0xb6>
 8005ffa:	f108 0801 	add.w	r8, r8, #1
 8005ffe:	68e3      	ldr	r3, [r4, #12]
 8006000:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006002:	1a5b      	subs	r3, r3, r1
 8006004:	4543      	cmp	r3, r8
 8006006:	dcf0      	bgt.n	8005fea <_printf_float+0x42e>
 8006008:	e6fd      	b.n	8005e06 <_printf_float+0x24a>
 800600a:	f04f 0800 	mov.w	r8, #0
 800600e:	f104 0919 	add.w	r9, r4, #25
 8006012:	e7f4      	b.n	8005ffe <_printf_float+0x442>

08006014 <_printf_common>:
 8006014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006018:	4616      	mov	r6, r2
 800601a:	4699      	mov	r9, r3
 800601c:	688a      	ldr	r2, [r1, #8]
 800601e:	690b      	ldr	r3, [r1, #16]
 8006020:	4607      	mov	r7, r0
 8006022:	4293      	cmp	r3, r2
 8006024:	bfb8      	it	lt
 8006026:	4613      	movlt	r3, r2
 8006028:	6033      	str	r3, [r6, #0]
 800602a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800602e:	460c      	mov	r4, r1
 8006030:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006034:	b10a      	cbz	r2, 800603a <_printf_common+0x26>
 8006036:	3301      	adds	r3, #1
 8006038:	6033      	str	r3, [r6, #0]
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	0699      	lsls	r1, r3, #26
 800603e:	bf42      	ittt	mi
 8006040:	6833      	ldrmi	r3, [r6, #0]
 8006042:	3302      	addmi	r3, #2
 8006044:	6033      	strmi	r3, [r6, #0]
 8006046:	6825      	ldr	r5, [r4, #0]
 8006048:	f015 0506 	ands.w	r5, r5, #6
 800604c:	d106      	bne.n	800605c <_printf_common+0x48>
 800604e:	f104 0a19 	add.w	sl, r4, #25
 8006052:	68e3      	ldr	r3, [r4, #12]
 8006054:	6832      	ldr	r2, [r6, #0]
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	42ab      	cmp	r3, r5
 800605a:	dc28      	bgt.n	80060ae <_printf_common+0x9a>
 800605c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006060:	1e13      	subs	r3, r2, #0
 8006062:	6822      	ldr	r2, [r4, #0]
 8006064:	bf18      	it	ne
 8006066:	2301      	movne	r3, #1
 8006068:	0692      	lsls	r2, r2, #26
 800606a:	d42d      	bmi.n	80060c8 <_printf_common+0xb4>
 800606c:	4649      	mov	r1, r9
 800606e:	4638      	mov	r0, r7
 8006070:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006074:	47c0      	blx	r8
 8006076:	3001      	adds	r0, #1
 8006078:	d020      	beq.n	80060bc <_printf_common+0xa8>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	68e5      	ldr	r5, [r4, #12]
 800607e:	f003 0306 	and.w	r3, r3, #6
 8006082:	2b04      	cmp	r3, #4
 8006084:	bf18      	it	ne
 8006086:	2500      	movne	r5, #0
 8006088:	6832      	ldr	r2, [r6, #0]
 800608a:	f04f 0600 	mov.w	r6, #0
 800608e:	68a3      	ldr	r3, [r4, #8]
 8006090:	bf08      	it	eq
 8006092:	1aad      	subeq	r5, r5, r2
 8006094:	6922      	ldr	r2, [r4, #16]
 8006096:	bf08      	it	eq
 8006098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800609c:	4293      	cmp	r3, r2
 800609e:	bfc4      	itt	gt
 80060a0:	1a9b      	subgt	r3, r3, r2
 80060a2:	18ed      	addgt	r5, r5, r3
 80060a4:	341a      	adds	r4, #26
 80060a6:	42b5      	cmp	r5, r6
 80060a8:	d11a      	bne.n	80060e0 <_printf_common+0xcc>
 80060aa:	2000      	movs	r0, #0
 80060ac:	e008      	b.n	80060c0 <_printf_common+0xac>
 80060ae:	2301      	movs	r3, #1
 80060b0:	4652      	mov	r2, sl
 80060b2:	4649      	mov	r1, r9
 80060b4:	4638      	mov	r0, r7
 80060b6:	47c0      	blx	r8
 80060b8:	3001      	adds	r0, #1
 80060ba:	d103      	bne.n	80060c4 <_printf_common+0xb0>
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c4:	3501      	adds	r5, #1
 80060c6:	e7c4      	b.n	8006052 <_printf_common+0x3e>
 80060c8:	2030      	movs	r0, #48	; 0x30
 80060ca:	18e1      	adds	r1, r4, r3
 80060cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060d6:	4422      	add	r2, r4
 80060d8:	3302      	adds	r3, #2
 80060da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060de:	e7c5      	b.n	800606c <_printf_common+0x58>
 80060e0:	2301      	movs	r3, #1
 80060e2:	4622      	mov	r2, r4
 80060e4:	4649      	mov	r1, r9
 80060e6:	4638      	mov	r0, r7
 80060e8:	47c0      	blx	r8
 80060ea:	3001      	adds	r0, #1
 80060ec:	d0e6      	beq.n	80060bc <_printf_common+0xa8>
 80060ee:	3601      	adds	r6, #1
 80060f0:	e7d9      	b.n	80060a6 <_printf_common+0x92>
	...

080060f4 <_printf_i>:
 80060f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060f8:	460c      	mov	r4, r1
 80060fa:	7e27      	ldrb	r7, [r4, #24]
 80060fc:	4691      	mov	r9, r2
 80060fe:	2f78      	cmp	r7, #120	; 0x78
 8006100:	4680      	mov	r8, r0
 8006102:	469a      	mov	sl, r3
 8006104:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006106:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800610a:	d807      	bhi.n	800611c <_printf_i+0x28>
 800610c:	2f62      	cmp	r7, #98	; 0x62
 800610e:	d80a      	bhi.n	8006126 <_printf_i+0x32>
 8006110:	2f00      	cmp	r7, #0
 8006112:	f000 80d9 	beq.w	80062c8 <_printf_i+0x1d4>
 8006116:	2f58      	cmp	r7, #88	; 0x58
 8006118:	f000 80a4 	beq.w	8006264 <_printf_i+0x170>
 800611c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006120:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006124:	e03a      	b.n	800619c <_printf_i+0xa8>
 8006126:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800612a:	2b15      	cmp	r3, #21
 800612c:	d8f6      	bhi.n	800611c <_printf_i+0x28>
 800612e:	a001      	add	r0, pc, #4	; (adr r0, 8006134 <_printf_i+0x40>)
 8006130:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006134:	0800618d 	.word	0x0800618d
 8006138:	080061a1 	.word	0x080061a1
 800613c:	0800611d 	.word	0x0800611d
 8006140:	0800611d 	.word	0x0800611d
 8006144:	0800611d 	.word	0x0800611d
 8006148:	0800611d 	.word	0x0800611d
 800614c:	080061a1 	.word	0x080061a1
 8006150:	0800611d 	.word	0x0800611d
 8006154:	0800611d 	.word	0x0800611d
 8006158:	0800611d 	.word	0x0800611d
 800615c:	0800611d 	.word	0x0800611d
 8006160:	080062af 	.word	0x080062af
 8006164:	080061d1 	.word	0x080061d1
 8006168:	08006291 	.word	0x08006291
 800616c:	0800611d 	.word	0x0800611d
 8006170:	0800611d 	.word	0x0800611d
 8006174:	080062d1 	.word	0x080062d1
 8006178:	0800611d 	.word	0x0800611d
 800617c:	080061d1 	.word	0x080061d1
 8006180:	0800611d 	.word	0x0800611d
 8006184:	0800611d 	.word	0x0800611d
 8006188:	08006299 	.word	0x08006299
 800618c:	680b      	ldr	r3, [r1, #0]
 800618e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006192:	1d1a      	adds	r2, r3, #4
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	600a      	str	r2, [r1, #0]
 8006198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800619c:	2301      	movs	r3, #1
 800619e:	e0a4      	b.n	80062ea <_printf_i+0x1f6>
 80061a0:	6825      	ldr	r5, [r4, #0]
 80061a2:	6808      	ldr	r0, [r1, #0]
 80061a4:	062e      	lsls	r6, r5, #24
 80061a6:	f100 0304 	add.w	r3, r0, #4
 80061aa:	d50a      	bpl.n	80061c2 <_printf_i+0xce>
 80061ac:	6805      	ldr	r5, [r0, #0]
 80061ae:	600b      	str	r3, [r1, #0]
 80061b0:	2d00      	cmp	r5, #0
 80061b2:	da03      	bge.n	80061bc <_printf_i+0xc8>
 80061b4:	232d      	movs	r3, #45	; 0x2d
 80061b6:	426d      	negs	r5, r5
 80061b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061bc:	230a      	movs	r3, #10
 80061be:	485e      	ldr	r0, [pc, #376]	; (8006338 <_printf_i+0x244>)
 80061c0:	e019      	b.n	80061f6 <_printf_i+0x102>
 80061c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80061c6:	6805      	ldr	r5, [r0, #0]
 80061c8:	600b      	str	r3, [r1, #0]
 80061ca:	bf18      	it	ne
 80061cc:	b22d      	sxthne	r5, r5
 80061ce:	e7ef      	b.n	80061b0 <_printf_i+0xbc>
 80061d0:	680b      	ldr	r3, [r1, #0]
 80061d2:	6825      	ldr	r5, [r4, #0]
 80061d4:	1d18      	adds	r0, r3, #4
 80061d6:	6008      	str	r0, [r1, #0]
 80061d8:	0628      	lsls	r0, r5, #24
 80061da:	d501      	bpl.n	80061e0 <_printf_i+0xec>
 80061dc:	681d      	ldr	r5, [r3, #0]
 80061de:	e002      	b.n	80061e6 <_printf_i+0xf2>
 80061e0:	0669      	lsls	r1, r5, #25
 80061e2:	d5fb      	bpl.n	80061dc <_printf_i+0xe8>
 80061e4:	881d      	ldrh	r5, [r3, #0]
 80061e6:	2f6f      	cmp	r7, #111	; 0x6f
 80061e8:	bf0c      	ite	eq
 80061ea:	2308      	moveq	r3, #8
 80061ec:	230a      	movne	r3, #10
 80061ee:	4852      	ldr	r0, [pc, #328]	; (8006338 <_printf_i+0x244>)
 80061f0:	2100      	movs	r1, #0
 80061f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061f6:	6866      	ldr	r6, [r4, #4]
 80061f8:	2e00      	cmp	r6, #0
 80061fa:	bfa8      	it	ge
 80061fc:	6821      	ldrge	r1, [r4, #0]
 80061fe:	60a6      	str	r6, [r4, #8]
 8006200:	bfa4      	itt	ge
 8006202:	f021 0104 	bicge.w	r1, r1, #4
 8006206:	6021      	strge	r1, [r4, #0]
 8006208:	b90d      	cbnz	r5, 800620e <_printf_i+0x11a>
 800620a:	2e00      	cmp	r6, #0
 800620c:	d04d      	beq.n	80062aa <_printf_i+0x1b6>
 800620e:	4616      	mov	r6, r2
 8006210:	fbb5 f1f3 	udiv	r1, r5, r3
 8006214:	fb03 5711 	mls	r7, r3, r1, r5
 8006218:	5dc7      	ldrb	r7, [r0, r7]
 800621a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800621e:	462f      	mov	r7, r5
 8006220:	42bb      	cmp	r3, r7
 8006222:	460d      	mov	r5, r1
 8006224:	d9f4      	bls.n	8006210 <_printf_i+0x11c>
 8006226:	2b08      	cmp	r3, #8
 8006228:	d10b      	bne.n	8006242 <_printf_i+0x14e>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	07df      	lsls	r7, r3, #31
 800622e:	d508      	bpl.n	8006242 <_printf_i+0x14e>
 8006230:	6923      	ldr	r3, [r4, #16]
 8006232:	6861      	ldr	r1, [r4, #4]
 8006234:	4299      	cmp	r1, r3
 8006236:	bfde      	ittt	le
 8006238:	2330      	movle	r3, #48	; 0x30
 800623a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800623e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006242:	1b92      	subs	r2, r2, r6
 8006244:	6122      	str	r2, [r4, #16]
 8006246:	464b      	mov	r3, r9
 8006248:	4621      	mov	r1, r4
 800624a:	4640      	mov	r0, r8
 800624c:	f8cd a000 	str.w	sl, [sp]
 8006250:	aa03      	add	r2, sp, #12
 8006252:	f7ff fedf 	bl	8006014 <_printf_common>
 8006256:	3001      	adds	r0, #1
 8006258:	d14c      	bne.n	80062f4 <_printf_i+0x200>
 800625a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800625e:	b004      	add	sp, #16
 8006260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006264:	4834      	ldr	r0, [pc, #208]	; (8006338 <_printf_i+0x244>)
 8006266:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800626a:	680e      	ldr	r6, [r1, #0]
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006272:	061f      	lsls	r7, r3, #24
 8006274:	600e      	str	r6, [r1, #0]
 8006276:	d514      	bpl.n	80062a2 <_printf_i+0x1ae>
 8006278:	07d9      	lsls	r1, r3, #31
 800627a:	bf44      	itt	mi
 800627c:	f043 0320 	orrmi.w	r3, r3, #32
 8006280:	6023      	strmi	r3, [r4, #0]
 8006282:	b91d      	cbnz	r5, 800628c <_printf_i+0x198>
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	f023 0320 	bic.w	r3, r3, #32
 800628a:	6023      	str	r3, [r4, #0]
 800628c:	2310      	movs	r3, #16
 800628e:	e7af      	b.n	80061f0 <_printf_i+0xfc>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	f043 0320 	orr.w	r3, r3, #32
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	2378      	movs	r3, #120	; 0x78
 800629a:	4828      	ldr	r0, [pc, #160]	; (800633c <_printf_i+0x248>)
 800629c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062a0:	e7e3      	b.n	800626a <_printf_i+0x176>
 80062a2:	065e      	lsls	r6, r3, #25
 80062a4:	bf48      	it	mi
 80062a6:	b2ad      	uxthmi	r5, r5
 80062a8:	e7e6      	b.n	8006278 <_printf_i+0x184>
 80062aa:	4616      	mov	r6, r2
 80062ac:	e7bb      	b.n	8006226 <_printf_i+0x132>
 80062ae:	680b      	ldr	r3, [r1, #0]
 80062b0:	6826      	ldr	r6, [r4, #0]
 80062b2:	1d1d      	adds	r5, r3, #4
 80062b4:	6960      	ldr	r0, [r4, #20]
 80062b6:	600d      	str	r5, [r1, #0]
 80062b8:	0635      	lsls	r5, r6, #24
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	d501      	bpl.n	80062c2 <_printf_i+0x1ce>
 80062be:	6018      	str	r0, [r3, #0]
 80062c0:	e002      	b.n	80062c8 <_printf_i+0x1d4>
 80062c2:	0671      	lsls	r1, r6, #25
 80062c4:	d5fb      	bpl.n	80062be <_printf_i+0x1ca>
 80062c6:	8018      	strh	r0, [r3, #0]
 80062c8:	2300      	movs	r3, #0
 80062ca:	4616      	mov	r6, r2
 80062cc:	6123      	str	r3, [r4, #16]
 80062ce:	e7ba      	b.n	8006246 <_printf_i+0x152>
 80062d0:	680b      	ldr	r3, [r1, #0]
 80062d2:	1d1a      	adds	r2, r3, #4
 80062d4:	600a      	str	r2, [r1, #0]
 80062d6:	681e      	ldr	r6, [r3, #0]
 80062d8:	2100      	movs	r1, #0
 80062da:	4630      	mov	r0, r6
 80062dc:	6862      	ldr	r2, [r4, #4]
 80062de:	f000 fef9 	bl	80070d4 <memchr>
 80062e2:	b108      	cbz	r0, 80062e8 <_printf_i+0x1f4>
 80062e4:	1b80      	subs	r0, r0, r6
 80062e6:	6060      	str	r0, [r4, #4]
 80062e8:	6863      	ldr	r3, [r4, #4]
 80062ea:	6123      	str	r3, [r4, #16]
 80062ec:	2300      	movs	r3, #0
 80062ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062f2:	e7a8      	b.n	8006246 <_printf_i+0x152>
 80062f4:	4632      	mov	r2, r6
 80062f6:	4649      	mov	r1, r9
 80062f8:	4640      	mov	r0, r8
 80062fa:	6923      	ldr	r3, [r4, #16]
 80062fc:	47d0      	blx	sl
 80062fe:	3001      	adds	r0, #1
 8006300:	d0ab      	beq.n	800625a <_printf_i+0x166>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	079b      	lsls	r3, r3, #30
 8006306:	d413      	bmi.n	8006330 <_printf_i+0x23c>
 8006308:	68e0      	ldr	r0, [r4, #12]
 800630a:	9b03      	ldr	r3, [sp, #12]
 800630c:	4298      	cmp	r0, r3
 800630e:	bfb8      	it	lt
 8006310:	4618      	movlt	r0, r3
 8006312:	e7a4      	b.n	800625e <_printf_i+0x16a>
 8006314:	2301      	movs	r3, #1
 8006316:	4632      	mov	r2, r6
 8006318:	4649      	mov	r1, r9
 800631a:	4640      	mov	r0, r8
 800631c:	47d0      	blx	sl
 800631e:	3001      	adds	r0, #1
 8006320:	d09b      	beq.n	800625a <_printf_i+0x166>
 8006322:	3501      	adds	r5, #1
 8006324:	68e3      	ldr	r3, [r4, #12]
 8006326:	9903      	ldr	r1, [sp, #12]
 8006328:	1a5b      	subs	r3, r3, r1
 800632a:	42ab      	cmp	r3, r5
 800632c:	dcf2      	bgt.n	8006314 <_printf_i+0x220>
 800632e:	e7eb      	b.n	8006308 <_printf_i+0x214>
 8006330:	2500      	movs	r5, #0
 8006332:	f104 0619 	add.w	r6, r4, #25
 8006336:	e7f5      	b.n	8006324 <_printf_i+0x230>
 8006338:	08008896 	.word	0x08008896
 800633c:	080088a7 	.word	0x080088a7

08006340 <siprintf>:
 8006340:	b40e      	push	{r1, r2, r3}
 8006342:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006346:	b500      	push	{lr}
 8006348:	b09c      	sub	sp, #112	; 0x70
 800634a:	ab1d      	add	r3, sp, #116	; 0x74
 800634c:	9002      	str	r0, [sp, #8]
 800634e:	9006      	str	r0, [sp, #24]
 8006350:	9107      	str	r1, [sp, #28]
 8006352:	9104      	str	r1, [sp, #16]
 8006354:	4808      	ldr	r0, [pc, #32]	; (8006378 <siprintf+0x38>)
 8006356:	4909      	ldr	r1, [pc, #36]	; (800637c <siprintf+0x3c>)
 8006358:	f853 2b04 	ldr.w	r2, [r3], #4
 800635c:	9105      	str	r1, [sp, #20]
 800635e:	6800      	ldr	r0, [r0, #0]
 8006360:	a902      	add	r1, sp, #8
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	f001 fb56 	bl	8007a14 <_svfiprintf_r>
 8006368:	2200      	movs	r2, #0
 800636a:	9b02      	ldr	r3, [sp, #8]
 800636c:	701a      	strb	r2, [r3, #0]
 800636e:	b01c      	add	sp, #112	; 0x70
 8006370:	f85d eb04 	ldr.w	lr, [sp], #4
 8006374:	b003      	add	sp, #12
 8006376:	4770      	bx	lr
 8006378:	2000010c 	.word	0x2000010c
 800637c:	ffff0208 	.word	0xffff0208

08006380 <_vsiprintf_r>:
 8006380:	b500      	push	{lr}
 8006382:	b09b      	sub	sp, #108	; 0x6c
 8006384:	9100      	str	r1, [sp, #0]
 8006386:	9104      	str	r1, [sp, #16]
 8006388:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800638c:	9105      	str	r1, [sp, #20]
 800638e:	9102      	str	r1, [sp, #8]
 8006390:	4905      	ldr	r1, [pc, #20]	; (80063a8 <_vsiprintf_r+0x28>)
 8006392:	9103      	str	r1, [sp, #12]
 8006394:	4669      	mov	r1, sp
 8006396:	f001 fb3d 	bl	8007a14 <_svfiprintf_r>
 800639a:	2200      	movs	r2, #0
 800639c:	9b00      	ldr	r3, [sp, #0]
 800639e:	701a      	strb	r2, [r3, #0]
 80063a0:	b01b      	add	sp, #108	; 0x6c
 80063a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80063a6:	bf00      	nop
 80063a8:	ffff0208 	.word	0xffff0208

080063ac <vsiprintf>:
 80063ac:	4613      	mov	r3, r2
 80063ae:	460a      	mov	r2, r1
 80063b0:	4601      	mov	r1, r0
 80063b2:	4802      	ldr	r0, [pc, #8]	; (80063bc <vsiprintf+0x10>)
 80063b4:	6800      	ldr	r0, [r0, #0]
 80063b6:	f7ff bfe3 	b.w	8006380 <_vsiprintf_r>
 80063ba:	bf00      	nop
 80063bc:	2000010c 	.word	0x2000010c

080063c0 <quorem>:
 80063c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c4:	6903      	ldr	r3, [r0, #16]
 80063c6:	690c      	ldr	r4, [r1, #16]
 80063c8:	4607      	mov	r7, r0
 80063ca:	42a3      	cmp	r3, r4
 80063cc:	f2c0 8083 	blt.w	80064d6 <quorem+0x116>
 80063d0:	3c01      	subs	r4, #1
 80063d2:	f100 0514 	add.w	r5, r0, #20
 80063d6:	f101 0814 	add.w	r8, r1, #20
 80063da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063de:	9301      	str	r3, [sp, #4]
 80063e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063e8:	3301      	adds	r3, #1
 80063ea:	429a      	cmp	r2, r3
 80063ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80063f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063f8:	d332      	bcc.n	8006460 <quorem+0xa0>
 80063fa:	f04f 0e00 	mov.w	lr, #0
 80063fe:	4640      	mov	r0, r8
 8006400:	46ac      	mov	ip, r5
 8006402:	46f2      	mov	sl, lr
 8006404:	f850 2b04 	ldr.w	r2, [r0], #4
 8006408:	b293      	uxth	r3, r2
 800640a:	fb06 e303 	mla	r3, r6, r3, lr
 800640e:	0c12      	lsrs	r2, r2, #16
 8006410:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006414:	fb06 e202 	mla	r2, r6, r2, lr
 8006418:	b29b      	uxth	r3, r3
 800641a:	ebaa 0303 	sub.w	r3, sl, r3
 800641e:	f8dc a000 	ldr.w	sl, [ip]
 8006422:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006426:	fa1f fa8a 	uxth.w	sl, sl
 800642a:	4453      	add	r3, sl
 800642c:	fa1f fa82 	uxth.w	sl, r2
 8006430:	f8dc 2000 	ldr.w	r2, [ip]
 8006434:	4581      	cmp	r9, r0
 8006436:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800643a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800643e:	b29b      	uxth	r3, r3
 8006440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006444:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006448:	f84c 3b04 	str.w	r3, [ip], #4
 800644c:	d2da      	bcs.n	8006404 <quorem+0x44>
 800644e:	f855 300b 	ldr.w	r3, [r5, fp]
 8006452:	b92b      	cbnz	r3, 8006460 <quorem+0xa0>
 8006454:	9b01      	ldr	r3, [sp, #4]
 8006456:	3b04      	subs	r3, #4
 8006458:	429d      	cmp	r5, r3
 800645a:	461a      	mov	r2, r3
 800645c:	d32f      	bcc.n	80064be <quorem+0xfe>
 800645e:	613c      	str	r4, [r7, #16]
 8006460:	4638      	mov	r0, r7
 8006462:	f001 f8bf 	bl	80075e4 <__mcmp>
 8006466:	2800      	cmp	r0, #0
 8006468:	db25      	blt.n	80064b6 <quorem+0xf6>
 800646a:	4628      	mov	r0, r5
 800646c:	f04f 0c00 	mov.w	ip, #0
 8006470:	3601      	adds	r6, #1
 8006472:	f858 1b04 	ldr.w	r1, [r8], #4
 8006476:	f8d0 e000 	ldr.w	lr, [r0]
 800647a:	b28b      	uxth	r3, r1
 800647c:	ebac 0303 	sub.w	r3, ip, r3
 8006480:	fa1f f28e 	uxth.w	r2, lr
 8006484:	4413      	add	r3, r2
 8006486:	0c0a      	lsrs	r2, r1, #16
 8006488:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800648c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006490:	b29b      	uxth	r3, r3
 8006492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006496:	45c1      	cmp	r9, r8
 8006498:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800649c:	f840 3b04 	str.w	r3, [r0], #4
 80064a0:	d2e7      	bcs.n	8006472 <quorem+0xb2>
 80064a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064aa:	b922      	cbnz	r2, 80064b6 <quorem+0xf6>
 80064ac:	3b04      	subs	r3, #4
 80064ae:	429d      	cmp	r5, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	d30a      	bcc.n	80064ca <quorem+0x10a>
 80064b4:	613c      	str	r4, [r7, #16]
 80064b6:	4630      	mov	r0, r6
 80064b8:	b003      	add	sp, #12
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	6812      	ldr	r2, [r2, #0]
 80064c0:	3b04      	subs	r3, #4
 80064c2:	2a00      	cmp	r2, #0
 80064c4:	d1cb      	bne.n	800645e <quorem+0x9e>
 80064c6:	3c01      	subs	r4, #1
 80064c8:	e7c6      	b.n	8006458 <quorem+0x98>
 80064ca:	6812      	ldr	r2, [r2, #0]
 80064cc:	3b04      	subs	r3, #4
 80064ce:	2a00      	cmp	r2, #0
 80064d0:	d1f0      	bne.n	80064b4 <quorem+0xf4>
 80064d2:	3c01      	subs	r4, #1
 80064d4:	e7eb      	b.n	80064ae <quorem+0xee>
 80064d6:	2000      	movs	r0, #0
 80064d8:	e7ee      	b.n	80064b8 <quorem+0xf8>
 80064da:	0000      	movs	r0, r0
 80064dc:	0000      	movs	r0, r0
	...

080064e0 <_dtoa_r>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	4616      	mov	r6, r2
 80064e6:	461f      	mov	r7, r3
 80064e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064ea:	b099      	sub	sp, #100	; 0x64
 80064ec:	4605      	mov	r5, r0
 80064ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80064f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80064f6:	b974      	cbnz	r4, 8006516 <_dtoa_r+0x36>
 80064f8:	2010      	movs	r0, #16
 80064fa:	f000 fde3 	bl	80070c4 <malloc>
 80064fe:	4602      	mov	r2, r0
 8006500:	6268      	str	r0, [r5, #36]	; 0x24
 8006502:	b920      	cbnz	r0, 800650e <_dtoa_r+0x2e>
 8006504:	21ea      	movs	r1, #234	; 0xea
 8006506:	4bae      	ldr	r3, [pc, #696]	; (80067c0 <_dtoa_r+0x2e0>)
 8006508:	48ae      	ldr	r0, [pc, #696]	; (80067c4 <_dtoa_r+0x2e4>)
 800650a:	f001 fb93 	bl	8007c34 <__assert_func>
 800650e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006512:	6004      	str	r4, [r0, #0]
 8006514:	60c4      	str	r4, [r0, #12]
 8006516:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006518:	6819      	ldr	r1, [r3, #0]
 800651a:	b151      	cbz	r1, 8006532 <_dtoa_r+0x52>
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	2301      	movs	r3, #1
 8006520:	4093      	lsls	r3, r2
 8006522:	604a      	str	r2, [r1, #4]
 8006524:	608b      	str	r3, [r1, #8]
 8006526:	4628      	mov	r0, r5
 8006528:	f000 fe22 	bl	8007170 <_Bfree>
 800652c:	2200      	movs	r2, #0
 800652e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006530:	601a      	str	r2, [r3, #0]
 8006532:	1e3b      	subs	r3, r7, #0
 8006534:	bfaf      	iteee	ge
 8006536:	2300      	movge	r3, #0
 8006538:	2201      	movlt	r2, #1
 800653a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800653e:	9305      	strlt	r3, [sp, #20]
 8006540:	bfa8      	it	ge
 8006542:	f8c8 3000 	strge.w	r3, [r8]
 8006546:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800654a:	4b9f      	ldr	r3, [pc, #636]	; (80067c8 <_dtoa_r+0x2e8>)
 800654c:	bfb8      	it	lt
 800654e:	f8c8 2000 	strlt.w	r2, [r8]
 8006552:	ea33 0309 	bics.w	r3, r3, r9
 8006556:	d119      	bne.n	800658c <_dtoa_r+0xac>
 8006558:	f242 730f 	movw	r3, #9999	; 0x270f
 800655c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006564:	4333      	orrs	r3, r6
 8006566:	f000 8580 	beq.w	800706a <_dtoa_r+0xb8a>
 800656a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800656c:	b953      	cbnz	r3, 8006584 <_dtoa_r+0xa4>
 800656e:	4b97      	ldr	r3, [pc, #604]	; (80067cc <_dtoa_r+0x2ec>)
 8006570:	e022      	b.n	80065b8 <_dtoa_r+0xd8>
 8006572:	4b97      	ldr	r3, [pc, #604]	; (80067d0 <_dtoa_r+0x2f0>)
 8006574:	9308      	str	r3, [sp, #32]
 8006576:	3308      	adds	r3, #8
 8006578:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800657a:	6013      	str	r3, [r2, #0]
 800657c:	9808      	ldr	r0, [sp, #32]
 800657e:	b019      	add	sp, #100	; 0x64
 8006580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006584:	4b91      	ldr	r3, [pc, #580]	; (80067cc <_dtoa_r+0x2ec>)
 8006586:	9308      	str	r3, [sp, #32]
 8006588:	3303      	adds	r3, #3
 800658a:	e7f5      	b.n	8006578 <_dtoa_r+0x98>
 800658c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006590:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006598:	2200      	movs	r2, #0
 800659a:	2300      	movs	r3, #0
 800659c:	f7fa fa04 	bl	80009a8 <__aeabi_dcmpeq>
 80065a0:	4680      	mov	r8, r0
 80065a2:	b158      	cbz	r0, 80065bc <_dtoa_r+0xdc>
 80065a4:	2301      	movs	r3, #1
 80065a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80065a8:	6013      	str	r3, [r2, #0]
 80065aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f000 8559 	beq.w	8007064 <_dtoa_r+0xb84>
 80065b2:	4888      	ldr	r0, [pc, #544]	; (80067d4 <_dtoa_r+0x2f4>)
 80065b4:	6018      	str	r0, [r3, #0]
 80065b6:	1e43      	subs	r3, r0, #1
 80065b8:	9308      	str	r3, [sp, #32]
 80065ba:	e7df      	b.n	800657c <_dtoa_r+0x9c>
 80065bc:	ab16      	add	r3, sp, #88	; 0x58
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	ab17      	add	r3, sp, #92	; 0x5c
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	4628      	mov	r0, r5
 80065c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80065ca:	f001 f8b7 	bl	800773c <__d2b>
 80065ce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80065d2:	4682      	mov	sl, r0
 80065d4:	2c00      	cmp	r4, #0
 80065d6:	d07e      	beq.n	80066d6 <_dtoa_r+0x1f6>
 80065d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065de:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80065e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80065ea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80065ee:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80065f2:	2200      	movs	r2, #0
 80065f4:	4b78      	ldr	r3, [pc, #480]	; (80067d8 <_dtoa_r+0x2f8>)
 80065f6:	f7f9 fdb7 	bl	8000168 <__aeabi_dsub>
 80065fa:	a36b      	add	r3, pc, #428	; (adr r3, 80067a8 <_dtoa_r+0x2c8>)
 80065fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006600:	f7f9 ff6a 	bl	80004d8 <__aeabi_dmul>
 8006604:	a36a      	add	r3, pc, #424	; (adr r3, 80067b0 <_dtoa_r+0x2d0>)
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	f7f9 fdaf 	bl	800016c <__adddf3>
 800660e:	4606      	mov	r6, r0
 8006610:	4620      	mov	r0, r4
 8006612:	460f      	mov	r7, r1
 8006614:	f7f9 fef6 	bl	8000404 <__aeabi_i2d>
 8006618:	a367      	add	r3, pc, #412	; (adr r3, 80067b8 <_dtoa_r+0x2d8>)
 800661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661e:	f7f9 ff5b 	bl	80004d8 <__aeabi_dmul>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4630      	mov	r0, r6
 8006628:	4639      	mov	r1, r7
 800662a:	f7f9 fd9f 	bl	800016c <__adddf3>
 800662e:	4606      	mov	r6, r0
 8006630:	460f      	mov	r7, r1
 8006632:	f7fa fa01 	bl	8000a38 <__aeabi_d2iz>
 8006636:	2200      	movs	r2, #0
 8006638:	4681      	mov	r9, r0
 800663a:	2300      	movs	r3, #0
 800663c:	4630      	mov	r0, r6
 800663e:	4639      	mov	r1, r7
 8006640:	f7fa f9bc 	bl	80009bc <__aeabi_dcmplt>
 8006644:	b148      	cbz	r0, 800665a <_dtoa_r+0x17a>
 8006646:	4648      	mov	r0, r9
 8006648:	f7f9 fedc 	bl	8000404 <__aeabi_i2d>
 800664c:	4632      	mov	r2, r6
 800664e:	463b      	mov	r3, r7
 8006650:	f7fa f9aa 	bl	80009a8 <__aeabi_dcmpeq>
 8006654:	b908      	cbnz	r0, 800665a <_dtoa_r+0x17a>
 8006656:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800665a:	f1b9 0f16 	cmp.w	r9, #22
 800665e:	d857      	bhi.n	8006710 <_dtoa_r+0x230>
 8006660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006664:	4b5d      	ldr	r3, [pc, #372]	; (80067dc <_dtoa_r+0x2fc>)
 8006666:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666e:	f7fa f9a5 	bl	80009bc <__aeabi_dcmplt>
 8006672:	2800      	cmp	r0, #0
 8006674:	d04e      	beq.n	8006714 <_dtoa_r+0x234>
 8006676:	2300      	movs	r3, #0
 8006678:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800667c:	930f      	str	r3, [sp, #60]	; 0x3c
 800667e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006680:	1b1c      	subs	r4, r3, r4
 8006682:	1e63      	subs	r3, r4, #1
 8006684:	9309      	str	r3, [sp, #36]	; 0x24
 8006686:	bf49      	itett	mi
 8006688:	f1c4 0301 	rsbmi	r3, r4, #1
 800668c:	2300      	movpl	r3, #0
 800668e:	9306      	strmi	r3, [sp, #24]
 8006690:	2300      	movmi	r3, #0
 8006692:	bf54      	ite	pl
 8006694:	9306      	strpl	r3, [sp, #24]
 8006696:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006698:	f1b9 0f00 	cmp.w	r9, #0
 800669c:	db3c      	blt.n	8006718 <_dtoa_r+0x238>
 800669e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066a0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80066a4:	444b      	add	r3, r9
 80066a6:	9309      	str	r3, [sp, #36]	; 0x24
 80066a8:	2300      	movs	r3, #0
 80066aa:	930a      	str	r3, [sp, #40]	; 0x28
 80066ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066ae:	2b09      	cmp	r3, #9
 80066b0:	d86c      	bhi.n	800678c <_dtoa_r+0x2ac>
 80066b2:	2b05      	cmp	r3, #5
 80066b4:	bfc4      	itt	gt
 80066b6:	3b04      	subgt	r3, #4
 80066b8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80066ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066bc:	bfc8      	it	gt
 80066be:	2400      	movgt	r4, #0
 80066c0:	f1a3 0302 	sub.w	r3, r3, #2
 80066c4:	bfd8      	it	le
 80066c6:	2401      	movle	r4, #1
 80066c8:	2b03      	cmp	r3, #3
 80066ca:	f200 808b 	bhi.w	80067e4 <_dtoa_r+0x304>
 80066ce:	e8df f003 	tbb	[pc, r3]
 80066d2:	4f2d      	.short	0x4f2d
 80066d4:	5b4d      	.short	0x5b4d
 80066d6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80066da:	441c      	add	r4, r3
 80066dc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	bfc3      	ittte	gt
 80066e4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066e8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80066ec:	fa09 f303 	lslgt.w	r3, r9, r3
 80066f0:	f1c3 0320 	rsble	r3, r3, #32
 80066f4:	bfc6      	itte	gt
 80066f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80066fa:	4318      	orrgt	r0, r3
 80066fc:	fa06 f003 	lslle.w	r0, r6, r3
 8006700:	f7f9 fe70 	bl	80003e4 <__aeabi_ui2d>
 8006704:	2301      	movs	r3, #1
 8006706:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800670a:	3c01      	subs	r4, #1
 800670c:	9313      	str	r3, [sp, #76]	; 0x4c
 800670e:	e770      	b.n	80065f2 <_dtoa_r+0x112>
 8006710:	2301      	movs	r3, #1
 8006712:	e7b3      	b.n	800667c <_dtoa_r+0x19c>
 8006714:	900f      	str	r0, [sp, #60]	; 0x3c
 8006716:	e7b2      	b.n	800667e <_dtoa_r+0x19e>
 8006718:	9b06      	ldr	r3, [sp, #24]
 800671a:	eba3 0309 	sub.w	r3, r3, r9
 800671e:	9306      	str	r3, [sp, #24]
 8006720:	f1c9 0300 	rsb	r3, r9, #0
 8006724:	930a      	str	r3, [sp, #40]	; 0x28
 8006726:	2300      	movs	r3, #0
 8006728:	930e      	str	r3, [sp, #56]	; 0x38
 800672a:	e7bf      	b.n	80066ac <_dtoa_r+0x1cc>
 800672c:	2300      	movs	r3, #0
 800672e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006730:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006732:	2b00      	cmp	r3, #0
 8006734:	dc59      	bgt.n	80067ea <_dtoa_r+0x30a>
 8006736:	f04f 0b01 	mov.w	fp, #1
 800673a:	465b      	mov	r3, fp
 800673c:	f8cd b008 	str.w	fp, [sp, #8]
 8006740:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006744:	2200      	movs	r2, #0
 8006746:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006748:	6042      	str	r2, [r0, #4]
 800674a:	2204      	movs	r2, #4
 800674c:	f102 0614 	add.w	r6, r2, #20
 8006750:	429e      	cmp	r6, r3
 8006752:	6841      	ldr	r1, [r0, #4]
 8006754:	d94f      	bls.n	80067f6 <_dtoa_r+0x316>
 8006756:	4628      	mov	r0, r5
 8006758:	f000 fcca 	bl	80070f0 <_Balloc>
 800675c:	9008      	str	r0, [sp, #32]
 800675e:	2800      	cmp	r0, #0
 8006760:	d14d      	bne.n	80067fe <_dtoa_r+0x31e>
 8006762:	4602      	mov	r2, r0
 8006764:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006768:	4b1d      	ldr	r3, [pc, #116]	; (80067e0 <_dtoa_r+0x300>)
 800676a:	e6cd      	b.n	8006508 <_dtoa_r+0x28>
 800676c:	2301      	movs	r3, #1
 800676e:	e7de      	b.n	800672e <_dtoa_r+0x24e>
 8006770:	2300      	movs	r3, #0
 8006772:	930b      	str	r3, [sp, #44]	; 0x2c
 8006774:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006776:	eb09 0b03 	add.w	fp, r9, r3
 800677a:	f10b 0301 	add.w	r3, fp, #1
 800677e:	2b01      	cmp	r3, #1
 8006780:	9302      	str	r3, [sp, #8]
 8006782:	bfb8      	it	lt
 8006784:	2301      	movlt	r3, #1
 8006786:	e7dd      	b.n	8006744 <_dtoa_r+0x264>
 8006788:	2301      	movs	r3, #1
 800678a:	e7f2      	b.n	8006772 <_dtoa_r+0x292>
 800678c:	2401      	movs	r4, #1
 800678e:	2300      	movs	r3, #0
 8006790:	940b      	str	r4, [sp, #44]	; 0x2c
 8006792:	9322      	str	r3, [sp, #136]	; 0x88
 8006794:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8006798:	2200      	movs	r2, #0
 800679a:	2312      	movs	r3, #18
 800679c:	f8cd b008 	str.w	fp, [sp, #8]
 80067a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80067a2:	e7cf      	b.n	8006744 <_dtoa_r+0x264>
 80067a4:	f3af 8000 	nop.w
 80067a8:	636f4361 	.word	0x636f4361
 80067ac:	3fd287a7 	.word	0x3fd287a7
 80067b0:	8b60c8b3 	.word	0x8b60c8b3
 80067b4:	3fc68a28 	.word	0x3fc68a28
 80067b8:	509f79fb 	.word	0x509f79fb
 80067bc:	3fd34413 	.word	0x3fd34413
 80067c0:	080088c5 	.word	0x080088c5
 80067c4:	080088dc 	.word	0x080088dc
 80067c8:	7ff00000 	.word	0x7ff00000
 80067cc:	080088c1 	.word	0x080088c1
 80067d0:	080088b8 	.word	0x080088b8
 80067d4:	08008895 	.word	0x08008895
 80067d8:	3ff80000 	.word	0x3ff80000
 80067dc:	080089d8 	.word	0x080089d8
 80067e0:	0800893b 	.word	0x0800893b
 80067e4:	2301      	movs	r3, #1
 80067e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80067e8:	e7d4      	b.n	8006794 <_dtoa_r+0x2b4>
 80067ea:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80067ee:	465b      	mov	r3, fp
 80067f0:	f8cd b008 	str.w	fp, [sp, #8]
 80067f4:	e7a6      	b.n	8006744 <_dtoa_r+0x264>
 80067f6:	3101      	adds	r1, #1
 80067f8:	6041      	str	r1, [r0, #4]
 80067fa:	0052      	lsls	r2, r2, #1
 80067fc:	e7a6      	b.n	800674c <_dtoa_r+0x26c>
 80067fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006800:	9a08      	ldr	r2, [sp, #32]
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	9b02      	ldr	r3, [sp, #8]
 8006806:	2b0e      	cmp	r3, #14
 8006808:	f200 80a8 	bhi.w	800695c <_dtoa_r+0x47c>
 800680c:	2c00      	cmp	r4, #0
 800680e:	f000 80a5 	beq.w	800695c <_dtoa_r+0x47c>
 8006812:	f1b9 0f00 	cmp.w	r9, #0
 8006816:	dd34      	ble.n	8006882 <_dtoa_r+0x3a2>
 8006818:	4a9a      	ldr	r2, [pc, #616]	; (8006a84 <_dtoa_r+0x5a4>)
 800681a:	f009 030f 	and.w	r3, r9, #15
 800681e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006822:	f419 7f80 	tst.w	r9, #256	; 0x100
 8006826:	e9d3 3400 	ldrd	r3, r4, [r3]
 800682a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800682e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8006832:	d016      	beq.n	8006862 <_dtoa_r+0x382>
 8006834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006838:	4b93      	ldr	r3, [pc, #588]	; (8006a88 <_dtoa_r+0x5a8>)
 800683a:	2703      	movs	r7, #3
 800683c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006840:	f7f9 ff74 	bl	800072c <__aeabi_ddiv>
 8006844:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006848:	f004 040f 	and.w	r4, r4, #15
 800684c:	4e8e      	ldr	r6, [pc, #568]	; (8006a88 <_dtoa_r+0x5a8>)
 800684e:	b954      	cbnz	r4, 8006866 <_dtoa_r+0x386>
 8006850:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006854:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006858:	f7f9 ff68 	bl	800072c <__aeabi_ddiv>
 800685c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006860:	e029      	b.n	80068b6 <_dtoa_r+0x3d6>
 8006862:	2702      	movs	r7, #2
 8006864:	e7f2      	b.n	800684c <_dtoa_r+0x36c>
 8006866:	07e1      	lsls	r1, r4, #31
 8006868:	d508      	bpl.n	800687c <_dtoa_r+0x39c>
 800686a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800686e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006872:	f7f9 fe31 	bl	80004d8 <__aeabi_dmul>
 8006876:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800687a:	3701      	adds	r7, #1
 800687c:	1064      	asrs	r4, r4, #1
 800687e:	3608      	adds	r6, #8
 8006880:	e7e5      	b.n	800684e <_dtoa_r+0x36e>
 8006882:	f000 80a5 	beq.w	80069d0 <_dtoa_r+0x4f0>
 8006886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800688a:	f1c9 0400 	rsb	r4, r9, #0
 800688e:	4b7d      	ldr	r3, [pc, #500]	; (8006a84 <_dtoa_r+0x5a4>)
 8006890:	f004 020f 	and.w	r2, r4, #15
 8006894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689c:	f7f9 fe1c 	bl	80004d8 <__aeabi_dmul>
 80068a0:	2702      	movs	r7, #2
 80068a2:	2300      	movs	r3, #0
 80068a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068a8:	4e77      	ldr	r6, [pc, #476]	; (8006a88 <_dtoa_r+0x5a8>)
 80068aa:	1124      	asrs	r4, r4, #4
 80068ac:	2c00      	cmp	r4, #0
 80068ae:	f040 8084 	bne.w	80069ba <_dtoa_r+0x4da>
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1d2      	bne.n	800685c <_dtoa_r+0x37c>
 80068b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 808b 	beq.w	80069d4 <_dtoa_r+0x4f4>
 80068be:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80068c2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80068c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068ca:	2200      	movs	r2, #0
 80068cc:	4b6f      	ldr	r3, [pc, #444]	; (8006a8c <_dtoa_r+0x5ac>)
 80068ce:	f7fa f875 	bl	80009bc <__aeabi_dcmplt>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	d07e      	beq.n	80069d4 <_dtoa_r+0x4f4>
 80068d6:	9b02      	ldr	r3, [sp, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d07b      	beq.n	80069d4 <_dtoa_r+0x4f4>
 80068dc:	f1bb 0f00 	cmp.w	fp, #0
 80068e0:	dd38      	ble.n	8006954 <_dtoa_r+0x474>
 80068e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068e6:	2200      	movs	r2, #0
 80068e8:	4b69      	ldr	r3, [pc, #420]	; (8006a90 <_dtoa_r+0x5b0>)
 80068ea:	f7f9 fdf5 	bl	80004d8 <__aeabi_dmul>
 80068ee:	465c      	mov	r4, fp
 80068f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068f4:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 80068f8:	3701      	adds	r7, #1
 80068fa:	4638      	mov	r0, r7
 80068fc:	f7f9 fd82 	bl	8000404 <__aeabi_i2d>
 8006900:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006904:	f7f9 fde8 	bl	80004d8 <__aeabi_dmul>
 8006908:	2200      	movs	r2, #0
 800690a:	4b62      	ldr	r3, [pc, #392]	; (8006a94 <_dtoa_r+0x5b4>)
 800690c:	f7f9 fc2e 	bl	800016c <__adddf3>
 8006910:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006914:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006918:	9611      	str	r6, [sp, #68]	; 0x44
 800691a:	2c00      	cmp	r4, #0
 800691c:	d15d      	bne.n	80069da <_dtoa_r+0x4fa>
 800691e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006922:	2200      	movs	r2, #0
 8006924:	4b5c      	ldr	r3, [pc, #368]	; (8006a98 <_dtoa_r+0x5b8>)
 8006926:	f7f9 fc1f 	bl	8000168 <__aeabi_dsub>
 800692a:	4602      	mov	r2, r0
 800692c:	460b      	mov	r3, r1
 800692e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006932:	4633      	mov	r3, r6
 8006934:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006936:	f7fa f85f 	bl	80009f8 <__aeabi_dcmpgt>
 800693a:	2800      	cmp	r0, #0
 800693c:	f040 829e 	bne.w	8006e7c <_dtoa_r+0x99c>
 8006940:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006944:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006946:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800694a:	f7fa f837 	bl	80009bc <__aeabi_dcmplt>
 800694e:	2800      	cmp	r0, #0
 8006950:	f040 8292 	bne.w	8006e78 <_dtoa_r+0x998>
 8006954:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006958:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800695c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800695e:	2b00      	cmp	r3, #0
 8006960:	f2c0 8153 	blt.w	8006c0a <_dtoa_r+0x72a>
 8006964:	f1b9 0f0e 	cmp.w	r9, #14
 8006968:	f300 814f 	bgt.w	8006c0a <_dtoa_r+0x72a>
 800696c:	4b45      	ldr	r3, [pc, #276]	; (8006a84 <_dtoa_r+0x5a4>)
 800696e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006972:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006976:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800697a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800697c:	2b00      	cmp	r3, #0
 800697e:	f280 80db 	bge.w	8006b38 <_dtoa_r+0x658>
 8006982:	9b02      	ldr	r3, [sp, #8]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f300 80d7 	bgt.w	8006b38 <_dtoa_r+0x658>
 800698a:	f040 8274 	bne.w	8006e76 <_dtoa_r+0x996>
 800698e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006992:	2200      	movs	r2, #0
 8006994:	4b40      	ldr	r3, [pc, #256]	; (8006a98 <_dtoa_r+0x5b8>)
 8006996:	f7f9 fd9f 	bl	80004d8 <__aeabi_dmul>
 800699a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800699e:	f7fa f821 	bl	80009e4 <__aeabi_dcmpge>
 80069a2:	9c02      	ldr	r4, [sp, #8]
 80069a4:	4626      	mov	r6, r4
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f040 824a 	bne.w	8006e40 <_dtoa_r+0x960>
 80069ac:	2331      	movs	r3, #49	; 0x31
 80069ae:	9f08      	ldr	r7, [sp, #32]
 80069b0:	f109 0901 	add.w	r9, r9, #1
 80069b4:	f807 3b01 	strb.w	r3, [r7], #1
 80069b8:	e246      	b.n	8006e48 <_dtoa_r+0x968>
 80069ba:	07e2      	lsls	r2, r4, #31
 80069bc:	d505      	bpl.n	80069ca <_dtoa_r+0x4ea>
 80069be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069c2:	f7f9 fd89 	bl	80004d8 <__aeabi_dmul>
 80069c6:	2301      	movs	r3, #1
 80069c8:	3701      	adds	r7, #1
 80069ca:	1064      	asrs	r4, r4, #1
 80069cc:	3608      	adds	r6, #8
 80069ce:	e76d      	b.n	80068ac <_dtoa_r+0x3cc>
 80069d0:	2702      	movs	r7, #2
 80069d2:	e770      	b.n	80068b6 <_dtoa_r+0x3d6>
 80069d4:	46c8      	mov	r8, r9
 80069d6:	9c02      	ldr	r4, [sp, #8]
 80069d8:	e78f      	b.n	80068fa <_dtoa_r+0x41a>
 80069da:	9908      	ldr	r1, [sp, #32]
 80069dc:	4b29      	ldr	r3, [pc, #164]	; (8006a84 <_dtoa_r+0x5a4>)
 80069de:	4421      	add	r1, r4
 80069e0:	9112      	str	r1, [sp, #72]	; 0x48
 80069e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069e8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069f0:	2900      	cmp	r1, #0
 80069f2:	d055      	beq.n	8006aa0 <_dtoa_r+0x5c0>
 80069f4:	2000      	movs	r0, #0
 80069f6:	4929      	ldr	r1, [pc, #164]	; (8006a9c <_dtoa_r+0x5bc>)
 80069f8:	f7f9 fe98 	bl	800072c <__aeabi_ddiv>
 80069fc:	463b      	mov	r3, r7
 80069fe:	4632      	mov	r2, r6
 8006a00:	f7f9 fbb2 	bl	8000168 <__aeabi_dsub>
 8006a04:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a08:	9f08      	ldr	r7, [sp, #32]
 8006a0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a0e:	f7fa f813 	bl	8000a38 <__aeabi_d2iz>
 8006a12:	4604      	mov	r4, r0
 8006a14:	f7f9 fcf6 	bl	8000404 <__aeabi_i2d>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a20:	f7f9 fba2 	bl	8000168 <__aeabi_dsub>
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	3430      	adds	r4, #48	; 0x30
 8006a2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a32:	f807 4b01 	strb.w	r4, [r7], #1
 8006a36:	f7f9 ffc1 	bl	80009bc <__aeabi_dcmplt>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	d174      	bne.n	8006b28 <_dtoa_r+0x648>
 8006a3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a42:	2000      	movs	r0, #0
 8006a44:	4911      	ldr	r1, [pc, #68]	; (8006a8c <_dtoa_r+0x5ac>)
 8006a46:	f7f9 fb8f 	bl	8000168 <__aeabi_dsub>
 8006a4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a4e:	f7f9 ffb5 	bl	80009bc <__aeabi_dcmplt>
 8006a52:	2800      	cmp	r0, #0
 8006a54:	f040 80b6 	bne.w	8006bc4 <_dtoa_r+0x6e4>
 8006a58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a5a:	429f      	cmp	r7, r3
 8006a5c:	f43f af7a 	beq.w	8006954 <_dtoa_r+0x474>
 8006a60:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a64:	2200      	movs	r2, #0
 8006a66:	4b0a      	ldr	r3, [pc, #40]	; (8006a90 <_dtoa_r+0x5b0>)
 8006a68:	f7f9 fd36 	bl	80004d8 <__aeabi_dmul>
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a76:	4b06      	ldr	r3, [pc, #24]	; (8006a90 <_dtoa_r+0x5b0>)
 8006a78:	f7f9 fd2e 	bl	80004d8 <__aeabi_dmul>
 8006a7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a80:	e7c3      	b.n	8006a0a <_dtoa_r+0x52a>
 8006a82:	bf00      	nop
 8006a84:	080089d8 	.word	0x080089d8
 8006a88:	080089b0 	.word	0x080089b0
 8006a8c:	3ff00000 	.word	0x3ff00000
 8006a90:	40240000 	.word	0x40240000
 8006a94:	401c0000 	.word	0x401c0000
 8006a98:	40140000 	.word	0x40140000
 8006a9c:	3fe00000 	.word	0x3fe00000
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	4639      	mov	r1, r7
 8006aa4:	f7f9 fd18 	bl	80004d8 <__aeabi_dmul>
 8006aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006aae:	9c08      	ldr	r4, [sp, #32]
 8006ab0:	9314      	str	r3, [sp, #80]	; 0x50
 8006ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ab6:	f7f9 ffbf 	bl	8000a38 <__aeabi_d2iz>
 8006aba:	9015      	str	r0, [sp, #84]	; 0x54
 8006abc:	f7f9 fca2 	bl	8000404 <__aeabi_i2d>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ac8:	f7f9 fb4e 	bl	8000168 <__aeabi_dsub>
 8006acc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ace:	4606      	mov	r6, r0
 8006ad0:	3330      	adds	r3, #48	; 0x30
 8006ad2:	f804 3b01 	strb.w	r3, [r4], #1
 8006ad6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ad8:	460f      	mov	r7, r1
 8006ada:	429c      	cmp	r4, r3
 8006adc:	f04f 0200 	mov.w	r2, #0
 8006ae0:	d124      	bne.n	8006b2c <_dtoa_r+0x64c>
 8006ae2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ae6:	4bb3      	ldr	r3, [pc, #716]	; (8006db4 <_dtoa_r+0x8d4>)
 8006ae8:	f7f9 fb40 	bl	800016c <__adddf3>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	4630      	mov	r0, r6
 8006af2:	4639      	mov	r1, r7
 8006af4:	f7f9 ff80 	bl	80009f8 <__aeabi_dcmpgt>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d162      	bne.n	8006bc2 <_dtoa_r+0x6e2>
 8006afc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b00:	2000      	movs	r0, #0
 8006b02:	49ac      	ldr	r1, [pc, #688]	; (8006db4 <_dtoa_r+0x8d4>)
 8006b04:	f7f9 fb30 	bl	8000168 <__aeabi_dsub>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	4639      	mov	r1, r7
 8006b10:	f7f9 ff54 	bl	80009bc <__aeabi_dcmplt>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	f43f af1d 	beq.w	8006954 <_dtoa_r+0x474>
 8006b1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006b1c:	1e7b      	subs	r3, r7, #1
 8006b1e:	9314      	str	r3, [sp, #80]	; 0x50
 8006b20:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006b24:	2b30      	cmp	r3, #48	; 0x30
 8006b26:	d0f8      	beq.n	8006b1a <_dtoa_r+0x63a>
 8006b28:	46c1      	mov	r9, r8
 8006b2a:	e03a      	b.n	8006ba2 <_dtoa_r+0x6c2>
 8006b2c:	4ba2      	ldr	r3, [pc, #648]	; (8006db8 <_dtoa_r+0x8d8>)
 8006b2e:	f7f9 fcd3 	bl	80004d8 <__aeabi_dmul>
 8006b32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b36:	e7bc      	b.n	8006ab2 <_dtoa_r+0x5d2>
 8006b38:	9f08      	ldr	r7, [sp, #32]
 8006b3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b42:	f7f9 fdf3 	bl	800072c <__aeabi_ddiv>
 8006b46:	f7f9 ff77 	bl	8000a38 <__aeabi_d2iz>
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	f7f9 fc5a 	bl	8000404 <__aeabi_i2d>
 8006b50:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b54:	f7f9 fcc0 	bl	80004d8 <__aeabi_dmul>
 8006b58:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	4602      	mov	r2, r0
 8006b60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b64:	f7f9 fb00 	bl	8000168 <__aeabi_dsub>
 8006b68:	f807 6b01 	strb.w	r6, [r7], #1
 8006b6c:	9e08      	ldr	r6, [sp, #32]
 8006b6e:	9b02      	ldr	r3, [sp, #8]
 8006b70:	1bbe      	subs	r6, r7, r6
 8006b72:	42b3      	cmp	r3, r6
 8006b74:	d13a      	bne.n	8006bec <_dtoa_r+0x70c>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	f7f9 faf7 	bl	800016c <__adddf3>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	460b      	mov	r3, r1
 8006b82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b8a:	f7f9 ff35 	bl	80009f8 <__aeabi_dcmpgt>
 8006b8e:	bb58      	cbnz	r0, 8006be8 <_dtoa_r+0x708>
 8006b90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b98:	f7f9 ff06 	bl	80009a8 <__aeabi_dcmpeq>
 8006b9c:	b108      	cbz	r0, 8006ba2 <_dtoa_r+0x6c2>
 8006b9e:	07e1      	lsls	r1, r4, #31
 8006ba0:	d422      	bmi.n	8006be8 <_dtoa_r+0x708>
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	4651      	mov	r1, sl
 8006ba6:	f000 fae3 	bl	8007170 <_Bfree>
 8006baa:	2300      	movs	r3, #0
 8006bac:	703b      	strb	r3, [r7, #0]
 8006bae:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006bb0:	f109 0001 	add.w	r0, r9, #1
 8006bb4:	6018      	str	r0, [r3, #0]
 8006bb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f43f acdf 	beq.w	800657c <_dtoa_r+0x9c>
 8006bbe:	601f      	str	r7, [r3, #0]
 8006bc0:	e4dc      	b.n	800657c <_dtoa_r+0x9c>
 8006bc2:	4627      	mov	r7, r4
 8006bc4:	463b      	mov	r3, r7
 8006bc6:	461f      	mov	r7, r3
 8006bc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bcc:	2a39      	cmp	r2, #57	; 0x39
 8006bce:	d107      	bne.n	8006be0 <_dtoa_r+0x700>
 8006bd0:	9a08      	ldr	r2, [sp, #32]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d1f7      	bne.n	8006bc6 <_dtoa_r+0x6e6>
 8006bd6:	2230      	movs	r2, #48	; 0x30
 8006bd8:	9908      	ldr	r1, [sp, #32]
 8006bda:	f108 0801 	add.w	r8, r8, #1
 8006bde:	700a      	strb	r2, [r1, #0]
 8006be0:	781a      	ldrb	r2, [r3, #0]
 8006be2:	3201      	adds	r2, #1
 8006be4:	701a      	strb	r2, [r3, #0]
 8006be6:	e79f      	b.n	8006b28 <_dtoa_r+0x648>
 8006be8:	46c8      	mov	r8, r9
 8006bea:	e7eb      	b.n	8006bc4 <_dtoa_r+0x6e4>
 8006bec:	2200      	movs	r2, #0
 8006bee:	4b72      	ldr	r3, [pc, #456]	; (8006db8 <_dtoa_r+0x8d8>)
 8006bf0:	f7f9 fc72 	bl	80004d8 <__aeabi_dmul>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f7f9 fed2 	bl	80009a8 <__aeabi_dcmpeq>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d098      	beq.n	8006b3a <_dtoa_r+0x65a>
 8006c08:	e7cb      	b.n	8006ba2 <_dtoa_r+0x6c2>
 8006c0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c0c:	2a00      	cmp	r2, #0
 8006c0e:	f000 80cd 	beq.w	8006dac <_dtoa_r+0x8cc>
 8006c12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006c14:	2a01      	cmp	r2, #1
 8006c16:	f300 80af 	bgt.w	8006d78 <_dtoa_r+0x898>
 8006c1a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006c1c:	2a00      	cmp	r2, #0
 8006c1e:	f000 80a7 	beq.w	8006d70 <_dtoa_r+0x890>
 8006c22:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c28:	9f06      	ldr	r7, [sp, #24]
 8006c2a:	9a06      	ldr	r2, [sp, #24]
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	441a      	add	r2, r3
 8006c30:	9206      	str	r2, [sp, #24]
 8006c32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c34:	4628      	mov	r0, r5
 8006c36:	441a      	add	r2, r3
 8006c38:	9209      	str	r2, [sp, #36]	; 0x24
 8006c3a:	f000 fb53 	bl	80072e4 <__i2b>
 8006c3e:	4606      	mov	r6, r0
 8006c40:	2f00      	cmp	r7, #0
 8006c42:	dd0c      	ble.n	8006c5e <_dtoa_r+0x77e>
 8006c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	dd09      	ble.n	8006c5e <_dtoa_r+0x77e>
 8006c4a:	42bb      	cmp	r3, r7
 8006c4c:	bfa8      	it	ge
 8006c4e:	463b      	movge	r3, r7
 8006c50:	9a06      	ldr	r2, [sp, #24]
 8006c52:	1aff      	subs	r7, r7, r3
 8006c54:	1ad2      	subs	r2, r2, r3
 8006c56:	9206      	str	r2, [sp, #24]
 8006c58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c60:	b1f3      	cbz	r3, 8006ca0 <_dtoa_r+0x7c0>
 8006c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80a9 	beq.w	8006dbc <_dtoa_r+0x8dc>
 8006c6a:	2c00      	cmp	r4, #0
 8006c6c:	dd10      	ble.n	8006c90 <_dtoa_r+0x7b0>
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4622      	mov	r2, r4
 8006c72:	4628      	mov	r0, r5
 8006c74:	f000 fbf0 	bl	8007458 <__pow5mult>
 8006c78:	4652      	mov	r2, sl
 8006c7a:	4601      	mov	r1, r0
 8006c7c:	4606      	mov	r6, r0
 8006c7e:	4628      	mov	r0, r5
 8006c80:	f000 fb46 	bl	8007310 <__multiply>
 8006c84:	4680      	mov	r8, r0
 8006c86:	4651      	mov	r1, sl
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f000 fa71 	bl	8007170 <_Bfree>
 8006c8e:	46c2      	mov	sl, r8
 8006c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c92:	1b1a      	subs	r2, r3, r4
 8006c94:	d004      	beq.n	8006ca0 <_dtoa_r+0x7c0>
 8006c96:	4651      	mov	r1, sl
 8006c98:	4628      	mov	r0, r5
 8006c9a:	f000 fbdd 	bl	8007458 <__pow5mult>
 8006c9e:	4682      	mov	sl, r0
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	f000 fb1e 	bl	80072e4 <__i2b>
 8006ca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006caa:	4604      	mov	r4, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f340 8087 	ble.w	8006dc0 <_dtoa_r+0x8e0>
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	4601      	mov	r1, r0
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 fbce 	bl	8007458 <__pow5mult>
 8006cbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	f340 8080 	ble.w	8006dc6 <_dtoa_r+0x8e6>
 8006cc6:	f04f 0800 	mov.w	r8, #0
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006cd0:	6918      	ldr	r0, [r3, #16]
 8006cd2:	f000 fab9 	bl	8007248 <__hi0bits>
 8006cd6:	f1c0 0020 	rsb	r0, r0, #32
 8006cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cdc:	4418      	add	r0, r3
 8006cde:	f010 001f 	ands.w	r0, r0, #31
 8006ce2:	f000 8092 	beq.w	8006e0a <_dtoa_r+0x92a>
 8006ce6:	f1c0 0320 	rsb	r3, r0, #32
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	f340 808a 	ble.w	8006e04 <_dtoa_r+0x924>
 8006cf0:	f1c0 001c 	rsb	r0, r0, #28
 8006cf4:	9b06      	ldr	r3, [sp, #24]
 8006cf6:	4407      	add	r7, r0
 8006cf8:	4403      	add	r3, r0
 8006cfa:	9306      	str	r3, [sp, #24]
 8006cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfe:	4403      	add	r3, r0
 8006d00:	9309      	str	r3, [sp, #36]	; 0x24
 8006d02:	9b06      	ldr	r3, [sp, #24]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	dd05      	ble.n	8006d14 <_dtoa_r+0x834>
 8006d08:	4651      	mov	r1, sl
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	f000 fbfd 	bl	800750c <__lshift>
 8006d12:	4682      	mov	sl, r0
 8006d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	dd05      	ble.n	8006d26 <_dtoa_r+0x846>
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f000 fbf4 	bl	800750c <__lshift>
 8006d24:	4604      	mov	r4, r0
 8006d26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d070      	beq.n	8006e0e <_dtoa_r+0x92e>
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	4650      	mov	r0, sl
 8006d30:	f000 fc58 	bl	80075e4 <__mcmp>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	da6a      	bge.n	8006e0e <_dtoa_r+0x92e>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	4651      	mov	r1, sl
 8006d3c:	220a      	movs	r2, #10
 8006d3e:	4628      	mov	r0, r5
 8006d40:	f000 fa38 	bl	80071b4 <__multadd>
 8006d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d46:	4682      	mov	sl, r0
 8006d48:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 8193 	beq.w	8007078 <_dtoa_r+0xb98>
 8006d52:	4631      	mov	r1, r6
 8006d54:	2300      	movs	r3, #0
 8006d56:	220a      	movs	r2, #10
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f000 fa2b 	bl	80071b4 <__multadd>
 8006d5e:	f1bb 0f00 	cmp.w	fp, #0
 8006d62:	4606      	mov	r6, r0
 8006d64:	f300 8093 	bgt.w	8006e8e <_dtoa_r+0x9ae>
 8006d68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	dc57      	bgt.n	8006e1e <_dtoa_r+0x93e>
 8006d6e:	e08e      	b.n	8006e8e <_dtoa_r+0x9ae>
 8006d70:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d72:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d76:	e756      	b.n	8006c26 <_dtoa_r+0x746>
 8006d78:	9b02      	ldr	r3, [sp, #8]
 8006d7a:	1e5c      	subs	r4, r3, #1
 8006d7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d7e:	42a3      	cmp	r3, r4
 8006d80:	bfb7      	itett	lt
 8006d82:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d84:	1b1c      	subge	r4, r3, r4
 8006d86:	1ae2      	sublt	r2, r4, r3
 8006d88:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006d8a:	bfbe      	ittt	lt
 8006d8c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006d8e:	189b      	addlt	r3, r3, r2
 8006d90:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006d92:	9b02      	ldr	r3, [sp, #8]
 8006d94:	bfb8      	it	lt
 8006d96:	2400      	movlt	r4, #0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	bfbb      	ittet	lt
 8006d9c:	9b06      	ldrlt	r3, [sp, #24]
 8006d9e:	9a02      	ldrlt	r2, [sp, #8]
 8006da0:	9f06      	ldrge	r7, [sp, #24]
 8006da2:	1a9f      	sublt	r7, r3, r2
 8006da4:	bfac      	ite	ge
 8006da6:	9b02      	ldrge	r3, [sp, #8]
 8006da8:	2300      	movlt	r3, #0
 8006daa:	e73e      	b.n	8006c2a <_dtoa_r+0x74a>
 8006dac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006dae:	9f06      	ldr	r7, [sp, #24]
 8006db0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006db2:	e745      	b.n	8006c40 <_dtoa_r+0x760>
 8006db4:	3fe00000 	.word	0x3fe00000
 8006db8:	40240000 	.word	0x40240000
 8006dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dbe:	e76a      	b.n	8006c96 <_dtoa_r+0x7b6>
 8006dc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	dc19      	bgt.n	8006dfa <_dtoa_r+0x91a>
 8006dc6:	9b04      	ldr	r3, [sp, #16]
 8006dc8:	b9bb      	cbnz	r3, 8006dfa <_dtoa_r+0x91a>
 8006dca:	9b05      	ldr	r3, [sp, #20]
 8006dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dd0:	b99b      	cbnz	r3, 8006dfa <_dtoa_r+0x91a>
 8006dd2:	9b05      	ldr	r3, [sp, #20]
 8006dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dd8:	0d1b      	lsrs	r3, r3, #20
 8006dda:	051b      	lsls	r3, r3, #20
 8006ddc:	b183      	cbz	r3, 8006e00 <_dtoa_r+0x920>
 8006dde:	f04f 0801 	mov.w	r8, #1
 8006de2:	9b06      	ldr	r3, [sp, #24]
 8006de4:	3301      	adds	r3, #1
 8006de6:	9306      	str	r3, [sp, #24]
 8006de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dea:	3301      	adds	r3, #1
 8006dec:	9309      	str	r3, [sp, #36]	; 0x24
 8006dee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f47f af6a 	bne.w	8006cca <_dtoa_r+0x7ea>
 8006df6:	2001      	movs	r0, #1
 8006df8:	e76f      	b.n	8006cda <_dtoa_r+0x7fa>
 8006dfa:	f04f 0800 	mov.w	r8, #0
 8006dfe:	e7f6      	b.n	8006dee <_dtoa_r+0x90e>
 8006e00:	4698      	mov	r8, r3
 8006e02:	e7f4      	b.n	8006dee <_dtoa_r+0x90e>
 8006e04:	f43f af7d 	beq.w	8006d02 <_dtoa_r+0x822>
 8006e08:	4618      	mov	r0, r3
 8006e0a:	301c      	adds	r0, #28
 8006e0c:	e772      	b.n	8006cf4 <_dtoa_r+0x814>
 8006e0e:	9b02      	ldr	r3, [sp, #8]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dc36      	bgt.n	8006e82 <_dtoa_r+0x9a2>
 8006e14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	dd33      	ble.n	8006e82 <_dtoa_r+0x9a2>
 8006e1a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006e1e:	f1bb 0f00 	cmp.w	fp, #0
 8006e22:	d10d      	bne.n	8006e40 <_dtoa_r+0x960>
 8006e24:	4621      	mov	r1, r4
 8006e26:	465b      	mov	r3, fp
 8006e28:	2205      	movs	r2, #5
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 f9c2 	bl	80071b4 <__multadd>
 8006e30:	4601      	mov	r1, r0
 8006e32:	4604      	mov	r4, r0
 8006e34:	4650      	mov	r0, sl
 8006e36:	f000 fbd5 	bl	80075e4 <__mcmp>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	f73f adb6 	bgt.w	80069ac <_dtoa_r+0x4cc>
 8006e40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e42:	9f08      	ldr	r7, [sp, #32]
 8006e44:	ea6f 0903 	mvn.w	r9, r3
 8006e48:	f04f 0800 	mov.w	r8, #0
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f000 f98e 	bl	8007170 <_Bfree>
 8006e54:	2e00      	cmp	r6, #0
 8006e56:	f43f aea4 	beq.w	8006ba2 <_dtoa_r+0x6c2>
 8006e5a:	f1b8 0f00 	cmp.w	r8, #0
 8006e5e:	d005      	beq.n	8006e6c <_dtoa_r+0x98c>
 8006e60:	45b0      	cmp	r8, r6
 8006e62:	d003      	beq.n	8006e6c <_dtoa_r+0x98c>
 8006e64:	4641      	mov	r1, r8
 8006e66:	4628      	mov	r0, r5
 8006e68:	f000 f982 	bl	8007170 <_Bfree>
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f000 f97e 	bl	8007170 <_Bfree>
 8006e74:	e695      	b.n	8006ba2 <_dtoa_r+0x6c2>
 8006e76:	2400      	movs	r4, #0
 8006e78:	4626      	mov	r6, r4
 8006e7a:	e7e1      	b.n	8006e40 <_dtoa_r+0x960>
 8006e7c:	46c1      	mov	r9, r8
 8006e7e:	4626      	mov	r6, r4
 8006e80:	e594      	b.n	80069ac <_dtoa_r+0x4cc>
 8006e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e84:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 80fc 	beq.w	8007086 <_dtoa_r+0xba6>
 8006e8e:	2f00      	cmp	r7, #0
 8006e90:	dd05      	ble.n	8006e9e <_dtoa_r+0x9be>
 8006e92:	4631      	mov	r1, r6
 8006e94:	463a      	mov	r2, r7
 8006e96:	4628      	mov	r0, r5
 8006e98:	f000 fb38 	bl	800750c <__lshift>
 8006e9c:	4606      	mov	r6, r0
 8006e9e:	f1b8 0f00 	cmp.w	r8, #0
 8006ea2:	d05c      	beq.n	8006f5e <_dtoa_r+0xa7e>
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	6871      	ldr	r1, [r6, #4]
 8006ea8:	f000 f922 	bl	80070f0 <_Balloc>
 8006eac:	4607      	mov	r7, r0
 8006eae:	b928      	cbnz	r0, 8006ebc <_dtoa_r+0x9dc>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006eb6:	4b7e      	ldr	r3, [pc, #504]	; (80070b0 <_dtoa_r+0xbd0>)
 8006eb8:	f7ff bb26 	b.w	8006508 <_dtoa_r+0x28>
 8006ebc:	6932      	ldr	r2, [r6, #16]
 8006ebe:	f106 010c 	add.w	r1, r6, #12
 8006ec2:	3202      	adds	r2, #2
 8006ec4:	0092      	lsls	r2, r2, #2
 8006ec6:	300c      	adds	r0, #12
 8006ec8:	f7fe fdc4 	bl	8005a54 <memcpy>
 8006ecc:	2201      	movs	r2, #1
 8006ece:	4639      	mov	r1, r7
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	f000 fb1b 	bl	800750c <__lshift>
 8006ed6:	46b0      	mov	r8, r6
 8006ed8:	4606      	mov	r6, r0
 8006eda:	9b08      	ldr	r3, [sp, #32]
 8006edc:	3301      	adds	r3, #1
 8006ede:	9302      	str	r3, [sp, #8]
 8006ee0:	9b08      	ldr	r3, [sp, #32]
 8006ee2:	445b      	add	r3, fp
 8006ee4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ee6:	9b04      	ldr	r3, [sp, #16]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	9309      	str	r3, [sp, #36]	; 0x24
 8006eee:	9b02      	ldr	r3, [sp, #8]
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	4650      	mov	r0, sl
 8006ef4:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006ef8:	f7ff fa62 	bl	80063c0 <quorem>
 8006efc:	4603      	mov	r3, r0
 8006efe:	4641      	mov	r1, r8
 8006f00:	3330      	adds	r3, #48	; 0x30
 8006f02:	9004      	str	r0, [sp, #16]
 8006f04:	4650      	mov	r0, sl
 8006f06:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f08:	f000 fb6c 	bl	80075e4 <__mcmp>
 8006f0c:	4632      	mov	r2, r6
 8006f0e:	9006      	str	r0, [sp, #24]
 8006f10:	4621      	mov	r1, r4
 8006f12:	4628      	mov	r0, r5
 8006f14:	f000 fb82 	bl	800761c <__mdiff>
 8006f18:	68c2      	ldr	r2, [r0, #12]
 8006f1a:	4607      	mov	r7, r0
 8006f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f1e:	bb02      	cbnz	r2, 8006f62 <_dtoa_r+0xa82>
 8006f20:	4601      	mov	r1, r0
 8006f22:	4650      	mov	r0, sl
 8006f24:	f000 fb5e 	bl	80075e4 <__mcmp>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4628      	mov	r0, r5
 8006f30:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006f34:	f000 f91c 	bl	8007170 <_Bfree>
 8006f38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f3c:	9f02      	ldr	r7, [sp, #8]
 8006f3e:	ea43 0102 	orr.w	r1, r3, r2
 8006f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f44:	430b      	orrs	r3, r1
 8006f46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f48:	d10d      	bne.n	8006f66 <_dtoa_r+0xa86>
 8006f4a:	2b39      	cmp	r3, #57	; 0x39
 8006f4c:	d027      	beq.n	8006f9e <_dtoa_r+0xabe>
 8006f4e:	9a06      	ldr	r2, [sp, #24]
 8006f50:	2a00      	cmp	r2, #0
 8006f52:	dd01      	ble.n	8006f58 <_dtoa_r+0xa78>
 8006f54:	9b04      	ldr	r3, [sp, #16]
 8006f56:	3331      	adds	r3, #49	; 0x31
 8006f58:	f88b 3000 	strb.w	r3, [fp]
 8006f5c:	e776      	b.n	8006e4c <_dtoa_r+0x96c>
 8006f5e:	4630      	mov	r0, r6
 8006f60:	e7b9      	b.n	8006ed6 <_dtoa_r+0x9f6>
 8006f62:	2201      	movs	r2, #1
 8006f64:	e7e2      	b.n	8006f2c <_dtoa_r+0xa4c>
 8006f66:	9906      	ldr	r1, [sp, #24]
 8006f68:	2900      	cmp	r1, #0
 8006f6a:	db04      	blt.n	8006f76 <_dtoa_r+0xa96>
 8006f6c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006f6e:	4301      	orrs	r1, r0
 8006f70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f72:	4301      	orrs	r1, r0
 8006f74:	d120      	bne.n	8006fb8 <_dtoa_r+0xad8>
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	ddee      	ble.n	8006f58 <_dtoa_r+0xa78>
 8006f7a:	4651      	mov	r1, sl
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	4628      	mov	r0, r5
 8006f80:	9302      	str	r3, [sp, #8]
 8006f82:	f000 fac3 	bl	800750c <__lshift>
 8006f86:	4621      	mov	r1, r4
 8006f88:	4682      	mov	sl, r0
 8006f8a:	f000 fb2b 	bl	80075e4 <__mcmp>
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	9b02      	ldr	r3, [sp, #8]
 8006f92:	dc02      	bgt.n	8006f9a <_dtoa_r+0xaba>
 8006f94:	d1e0      	bne.n	8006f58 <_dtoa_r+0xa78>
 8006f96:	07da      	lsls	r2, r3, #31
 8006f98:	d5de      	bpl.n	8006f58 <_dtoa_r+0xa78>
 8006f9a:	2b39      	cmp	r3, #57	; 0x39
 8006f9c:	d1da      	bne.n	8006f54 <_dtoa_r+0xa74>
 8006f9e:	2339      	movs	r3, #57	; 0x39
 8006fa0:	f88b 3000 	strb.w	r3, [fp]
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	461f      	mov	r7, r3
 8006fa8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006fac:	3b01      	subs	r3, #1
 8006fae:	2a39      	cmp	r2, #57	; 0x39
 8006fb0:	d050      	beq.n	8007054 <_dtoa_r+0xb74>
 8006fb2:	3201      	adds	r2, #1
 8006fb4:	701a      	strb	r2, [r3, #0]
 8006fb6:	e749      	b.n	8006e4c <_dtoa_r+0x96c>
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	dd03      	ble.n	8006fc4 <_dtoa_r+0xae4>
 8006fbc:	2b39      	cmp	r3, #57	; 0x39
 8006fbe:	d0ee      	beq.n	8006f9e <_dtoa_r+0xabe>
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	e7c9      	b.n	8006f58 <_dtoa_r+0xa78>
 8006fc4:	9a02      	ldr	r2, [sp, #8]
 8006fc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006fc8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006fcc:	428a      	cmp	r2, r1
 8006fce:	d02a      	beq.n	8007026 <_dtoa_r+0xb46>
 8006fd0:	4651      	mov	r1, sl
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f000 f8ec 	bl	80071b4 <__multadd>
 8006fdc:	45b0      	cmp	r8, r6
 8006fde:	4682      	mov	sl, r0
 8006fe0:	f04f 0300 	mov.w	r3, #0
 8006fe4:	f04f 020a 	mov.w	r2, #10
 8006fe8:	4641      	mov	r1, r8
 8006fea:	4628      	mov	r0, r5
 8006fec:	d107      	bne.n	8006ffe <_dtoa_r+0xb1e>
 8006fee:	f000 f8e1 	bl	80071b4 <__multadd>
 8006ff2:	4680      	mov	r8, r0
 8006ff4:	4606      	mov	r6, r0
 8006ff6:	9b02      	ldr	r3, [sp, #8]
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	9302      	str	r3, [sp, #8]
 8006ffc:	e777      	b.n	8006eee <_dtoa_r+0xa0e>
 8006ffe:	f000 f8d9 	bl	80071b4 <__multadd>
 8007002:	4631      	mov	r1, r6
 8007004:	4680      	mov	r8, r0
 8007006:	2300      	movs	r3, #0
 8007008:	220a      	movs	r2, #10
 800700a:	4628      	mov	r0, r5
 800700c:	f000 f8d2 	bl	80071b4 <__multadd>
 8007010:	4606      	mov	r6, r0
 8007012:	e7f0      	b.n	8006ff6 <_dtoa_r+0xb16>
 8007014:	f1bb 0f00 	cmp.w	fp, #0
 8007018:	bfcc      	ite	gt
 800701a:	465f      	movgt	r7, fp
 800701c:	2701      	movle	r7, #1
 800701e:	f04f 0800 	mov.w	r8, #0
 8007022:	9a08      	ldr	r2, [sp, #32]
 8007024:	4417      	add	r7, r2
 8007026:	4651      	mov	r1, sl
 8007028:	2201      	movs	r2, #1
 800702a:	4628      	mov	r0, r5
 800702c:	9302      	str	r3, [sp, #8]
 800702e:	f000 fa6d 	bl	800750c <__lshift>
 8007032:	4621      	mov	r1, r4
 8007034:	4682      	mov	sl, r0
 8007036:	f000 fad5 	bl	80075e4 <__mcmp>
 800703a:	2800      	cmp	r0, #0
 800703c:	dcb2      	bgt.n	8006fa4 <_dtoa_r+0xac4>
 800703e:	d102      	bne.n	8007046 <_dtoa_r+0xb66>
 8007040:	9b02      	ldr	r3, [sp, #8]
 8007042:	07db      	lsls	r3, r3, #31
 8007044:	d4ae      	bmi.n	8006fa4 <_dtoa_r+0xac4>
 8007046:	463b      	mov	r3, r7
 8007048:	461f      	mov	r7, r3
 800704a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800704e:	2a30      	cmp	r2, #48	; 0x30
 8007050:	d0fa      	beq.n	8007048 <_dtoa_r+0xb68>
 8007052:	e6fb      	b.n	8006e4c <_dtoa_r+0x96c>
 8007054:	9a08      	ldr	r2, [sp, #32]
 8007056:	429a      	cmp	r2, r3
 8007058:	d1a5      	bne.n	8006fa6 <_dtoa_r+0xac6>
 800705a:	2331      	movs	r3, #49	; 0x31
 800705c:	f109 0901 	add.w	r9, r9, #1
 8007060:	7013      	strb	r3, [r2, #0]
 8007062:	e6f3      	b.n	8006e4c <_dtoa_r+0x96c>
 8007064:	4b13      	ldr	r3, [pc, #76]	; (80070b4 <_dtoa_r+0xbd4>)
 8007066:	f7ff baa7 	b.w	80065b8 <_dtoa_r+0xd8>
 800706a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800706c:	2b00      	cmp	r3, #0
 800706e:	f47f aa80 	bne.w	8006572 <_dtoa_r+0x92>
 8007072:	4b11      	ldr	r3, [pc, #68]	; (80070b8 <_dtoa_r+0xbd8>)
 8007074:	f7ff baa0 	b.w	80065b8 <_dtoa_r+0xd8>
 8007078:	f1bb 0f00 	cmp.w	fp, #0
 800707c:	dc03      	bgt.n	8007086 <_dtoa_r+0xba6>
 800707e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007080:	2b02      	cmp	r3, #2
 8007082:	f73f aecc 	bgt.w	8006e1e <_dtoa_r+0x93e>
 8007086:	9f08      	ldr	r7, [sp, #32]
 8007088:	4621      	mov	r1, r4
 800708a:	4650      	mov	r0, sl
 800708c:	f7ff f998 	bl	80063c0 <quorem>
 8007090:	9a08      	ldr	r2, [sp, #32]
 8007092:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007096:	f807 3b01 	strb.w	r3, [r7], #1
 800709a:	1aba      	subs	r2, r7, r2
 800709c:	4593      	cmp	fp, r2
 800709e:	ddb9      	ble.n	8007014 <_dtoa_r+0xb34>
 80070a0:	4651      	mov	r1, sl
 80070a2:	2300      	movs	r3, #0
 80070a4:	220a      	movs	r2, #10
 80070a6:	4628      	mov	r0, r5
 80070a8:	f000 f884 	bl	80071b4 <__multadd>
 80070ac:	4682      	mov	sl, r0
 80070ae:	e7eb      	b.n	8007088 <_dtoa_r+0xba8>
 80070b0:	0800893b 	.word	0x0800893b
 80070b4:	08008894 	.word	0x08008894
 80070b8:	080088b8 	.word	0x080088b8

080070bc <_localeconv_r>:
 80070bc:	4800      	ldr	r0, [pc, #0]	; (80070c0 <_localeconv_r+0x4>)
 80070be:	4770      	bx	lr
 80070c0:	20000260 	.word	0x20000260

080070c4 <malloc>:
 80070c4:	4b02      	ldr	r3, [pc, #8]	; (80070d0 <malloc+0xc>)
 80070c6:	4601      	mov	r1, r0
 80070c8:	6818      	ldr	r0, [r3, #0]
 80070ca:	f000 bbed 	b.w	80078a8 <_malloc_r>
 80070ce:	bf00      	nop
 80070d0:	2000010c 	.word	0x2000010c

080070d4 <memchr>:
 80070d4:	4603      	mov	r3, r0
 80070d6:	b510      	push	{r4, lr}
 80070d8:	b2c9      	uxtb	r1, r1
 80070da:	4402      	add	r2, r0
 80070dc:	4293      	cmp	r3, r2
 80070de:	4618      	mov	r0, r3
 80070e0:	d101      	bne.n	80070e6 <memchr+0x12>
 80070e2:	2000      	movs	r0, #0
 80070e4:	e003      	b.n	80070ee <memchr+0x1a>
 80070e6:	7804      	ldrb	r4, [r0, #0]
 80070e8:	3301      	adds	r3, #1
 80070ea:	428c      	cmp	r4, r1
 80070ec:	d1f6      	bne.n	80070dc <memchr+0x8>
 80070ee:	bd10      	pop	{r4, pc}

080070f0 <_Balloc>:
 80070f0:	b570      	push	{r4, r5, r6, lr}
 80070f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070f4:	4604      	mov	r4, r0
 80070f6:	460d      	mov	r5, r1
 80070f8:	b976      	cbnz	r6, 8007118 <_Balloc+0x28>
 80070fa:	2010      	movs	r0, #16
 80070fc:	f7ff ffe2 	bl	80070c4 <malloc>
 8007100:	4602      	mov	r2, r0
 8007102:	6260      	str	r0, [r4, #36]	; 0x24
 8007104:	b920      	cbnz	r0, 8007110 <_Balloc+0x20>
 8007106:	2166      	movs	r1, #102	; 0x66
 8007108:	4b17      	ldr	r3, [pc, #92]	; (8007168 <_Balloc+0x78>)
 800710a:	4818      	ldr	r0, [pc, #96]	; (800716c <_Balloc+0x7c>)
 800710c:	f000 fd92 	bl	8007c34 <__assert_func>
 8007110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007114:	6006      	str	r6, [r0, #0]
 8007116:	60c6      	str	r6, [r0, #12]
 8007118:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800711a:	68f3      	ldr	r3, [r6, #12]
 800711c:	b183      	cbz	r3, 8007140 <_Balloc+0x50>
 800711e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007126:	b9b8      	cbnz	r0, 8007158 <_Balloc+0x68>
 8007128:	2101      	movs	r1, #1
 800712a:	fa01 f605 	lsl.w	r6, r1, r5
 800712e:	1d72      	adds	r2, r6, #5
 8007130:	4620      	mov	r0, r4
 8007132:	0092      	lsls	r2, r2, #2
 8007134:	f000 fb5e 	bl	80077f4 <_calloc_r>
 8007138:	b160      	cbz	r0, 8007154 <_Balloc+0x64>
 800713a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800713e:	e00e      	b.n	800715e <_Balloc+0x6e>
 8007140:	2221      	movs	r2, #33	; 0x21
 8007142:	2104      	movs	r1, #4
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fb55 	bl	80077f4 <_calloc_r>
 800714a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800714c:	60f0      	str	r0, [r6, #12]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e4      	bne.n	800711e <_Balloc+0x2e>
 8007154:	2000      	movs	r0, #0
 8007156:	bd70      	pop	{r4, r5, r6, pc}
 8007158:	6802      	ldr	r2, [r0, #0]
 800715a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800715e:	2300      	movs	r3, #0
 8007160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007164:	e7f7      	b.n	8007156 <_Balloc+0x66>
 8007166:	bf00      	nop
 8007168:	080088c5 	.word	0x080088c5
 800716c:	0800894c 	.word	0x0800894c

08007170 <_Bfree>:
 8007170:	b570      	push	{r4, r5, r6, lr}
 8007172:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007174:	4605      	mov	r5, r0
 8007176:	460c      	mov	r4, r1
 8007178:	b976      	cbnz	r6, 8007198 <_Bfree+0x28>
 800717a:	2010      	movs	r0, #16
 800717c:	f7ff ffa2 	bl	80070c4 <malloc>
 8007180:	4602      	mov	r2, r0
 8007182:	6268      	str	r0, [r5, #36]	; 0x24
 8007184:	b920      	cbnz	r0, 8007190 <_Bfree+0x20>
 8007186:	218a      	movs	r1, #138	; 0x8a
 8007188:	4b08      	ldr	r3, [pc, #32]	; (80071ac <_Bfree+0x3c>)
 800718a:	4809      	ldr	r0, [pc, #36]	; (80071b0 <_Bfree+0x40>)
 800718c:	f000 fd52 	bl	8007c34 <__assert_func>
 8007190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007194:	6006      	str	r6, [r0, #0]
 8007196:	60c6      	str	r6, [r0, #12]
 8007198:	b13c      	cbz	r4, 80071aa <_Bfree+0x3a>
 800719a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800719c:	6862      	ldr	r2, [r4, #4]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071a4:	6021      	str	r1, [r4, #0]
 80071a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071aa:	bd70      	pop	{r4, r5, r6, pc}
 80071ac:	080088c5 	.word	0x080088c5
 80071b0:	0800894c 	.word	0x0800894c

080071b4 <__multadd>:
 80071b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071b8:	4698      	mov	r8, r3
 80071ba:	460c      	mov	r4, r1
 80071bc:	2300      	movs	r3, #0
 80071be:	690e      	ldr	r6, [r1, #16]
 80071c0:	4607      	mov	r7, r0
 80071c2:	f101 0014 	add.w	r0, r1, #20
 80071c6:	6805      	ldr	r5, [r0, #0]
 80071c8:	3301      	adds	r3, #1
 80071ca:	b2a9      	uxth	r1, r5
 80071cc:	fb02 8101 	mla	r1, r2, r1, r8
 80071d0:	0c2d      	lsrs	r5, r5, #16
 80071d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80071d6:	fb02 c505 	mla	r5, r2, r5, ip
 80071da:	b289      	uxth	r1, r1
 80071dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80071e0:	429e      	cmp	r6, r3
 80071e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80071e6:	f840 1b04 	str.w	r1, [r0], #4
 80071ea:	dcec      	bgt.n	80071c6 <__multadd+0x12>
 80071ec:	f1b8 0f00 	cmp.w	r8, #0
 80071f0:	d022      	beq.n	8007238 <__multadd+0x84>
 80071f2:	68a3      	ldr	r3, [r4, #8]
 80071f4:	42b3      	cmp	r3, r6
 80071f6:	dc19      	bgt.n	800722c <__multadd+0x78>
 80071f8:	6861      	ldr	r1, [r4, #4]
 80071fa:	4638      	mov	r0, r7
 80071fc:	3101      	adds	r1, #1
 80071fe:	f7ff ff77 	bl	80070f0 <_Balloc>
 8007202:	4605      	mov	r5, r0
 8007204:	b928      	cbnz	r0, 8007212 <__multadd+0x5e>
 8007206:	4602      	mov	r2, r0
 8007208:	21b5      	movs	r1, #181	; 0xb5
 800720a:	4b0d      	ldr	r3, [pc, #52]	; (8007240 <__multadd+0x8c>)
 800720c:	480d      	ldr	r0, [pc, #52]	; (8007244 <__multadd+0x90>)
 800720e:	f000 fd11 	bl	8007c34 <__assert_func>
 8007212:	6922      	ldr	r2, [r4, #16]
 8007214:	f104 010c 	add.w	r1, r4, #12
 8007218:	3202      	adds	r2, #2
 800721a:	0092      	lsls	r2, r2, #2
 800721c:	300c      	adds	r0, #12
 800721e:	f7fe fc19 	bl	8005a54 <memcpy>
 8007222:	4621      	mov	r1, r4
 8007224:	4638      	mov	r0, r7
 8007226:	f7ff ffa3 	bl	8007170 <_Bfree>
 800722a:	462c      	mov	r4, r5
 800722c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007230:	3601      	adds	r6, #1
 8007232:	f8c3 8014 	str.w	r8, [r3, #20]
 8007236:	6126      	str	r6, [r4, #16]
 8007238:	4620      	mov	r0, r4
 800723a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800723e:	bf00      	nop
 8007240:	0800893b 	.word	0x0800893b
 8007244:	0800894c 	.word	0x0800894c

08007248 <__hi0bits>:
 8007248:	0c02      	lsrs	r2, r0, #16
 800724a:	0412      	lsls	r2, r2, #16
 800724c:	4603      	mov	r3, r0
 800724e:	b9ca      	cbnz	r2, 8007284 <__hi0bits+0x3c>
 8007250:	0403      	lsls	r3, r0, #16
 8007252:	2010      	movs	r0, #16
 8007254:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007258:	bf04      	itt	eq
 800725a:	021b      	lsleq	r3, r3, #8
 800725c:	3008      	addeq	r0, #8
 800725e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007262:	bf04      	itt	eq
 8007264:	011b      	lsleq	r3, r3, #4
 8007266:	3004      	addeq	r0, #4
 8007268:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800726c:	bf04      	itt	eq
 800726e:	009b      	lsleq	r3, r3, #2
 8007270:	3002      	addeq	r0, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	db05      	blt.n	8007282 <__hi0bits+0x3a>
 8007276:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800727a:	f100 0001 	add.w	r0, r0, #1
 800727e:	bf08      	it	eq
 8007280:	2020      	moveq	r0, #32
 8007282:	4770      	bx	lr
 8007284:	2000      	movs	r0, #0
 8007286:	e7e5      	b.n	8007254 <__hi0bits+0xc>

08007288 <__lo0bits>:
 8007288:	6803      	ldr	r3, [r0, #0]
 800728a:	4602      	mov	r2, r0
 800728c:	f013 0007 	ands.w	r0, r3, #7
 8007290:	d00b      	beq.n	80072aa <__lo0bits+0x22>
 8007292:	07d9      	lsls	r1, r3, #31
 8007294:	d422      	bmi.n	80072dc <__lo0bits+0x54>
 8007296:	0798      	lsls	r0, r3, #30
 8007298:	bf49      	itett	mi
 800729a:	085b      	lsrmi	r3, r3, #1
 800729c:	089b      	lsrpl	r3, r3, #2
 800729e:	2001      	movmi	r0, #1
 80072a0:	6013      	strmi	r3, [r2, #0]
 80072a2:	bf5c      	itt	pl
 80072a4:	2002      	movpl	r0, #2
 80072a6:	6013      	strpl	r3, [r2, #0]
 80072a8:	4770      	bx	lr
 80072aa:	b299      	uxth	r1, r3
 80072ac:	b909      	cbnz	r1, 80072b2 <__lo0bits+0x2a>
 80072ae:	2010      	movs	r0, #16
 80072b0:	0c1b      	lsrs	r3, r3, #16
 80072b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80072b6:	bf04      	itt	eq
 80072b8:	0a1b      	lsreq	r3, r3, #8
 80072ba:	3008      	addeq	r0, #8
 80072bc:	0719      	lsls	r1, r3, #28
 80072be:	bf04      	itt	eq
 80072c0:	091b      	lsreq	r3, r3, #4
 80072c2:	3004      	addeq	r0, #4
 80072c4:	0799      	lsls	r1, r3, #30
 80072c6:	bf04      	itt	eq
 80072c8:	089b      	lsreq	r3, r3, #2
 80072ca:	3002      	addeq	r0, #2
 80072cc:	07d9      	lsls	r1, r3, #31
 80072ce:	d403      	bmi.n	80072d8 <__lo0bits+0x50>
 80072d0:	085b      	lsrs	r3, r3, #1
 80072d2:	f100 0001 	add.w	r0, r0, #1
 80072d6:	d003      	beq.n	80072e0 <__lo0bits+0x58>
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	4770      	bx	lr
 80072dc:	2000      	movs	r0, #0
 80072de:	4770      	bx	lr
 80072e0:	2020      	movs	r0, #32
 80072e2:	4770      	bx	lr

080072e4 <__i2b>:
 80072e4:	b510      	push	{r4, lr}
 80072e6:	460c      	mov	r4, r1
 80072e8:	2101      	movs	r1, #1
 80072ea:	f7ff ff01 	bl	80070f0 <_Balloc>
 80072ee:	4602      	mov	r2, r0
 80072f0:	b928      	cbnz	r0, 80072fe <__i2b+0x1a>
 80072f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80072f6:	4b04      	ldr	r3, [pc, #16]	; (8007308 <__i2b+0x24>)
 80072f8:	4804      	ldr	r0, [pc, #16]	; (800730c <__i2b+0x28>)
 80072fa:	f000 fc9b 	bl	8007c34 <__assert_func>
 80072fe:	2301      	movs	r3, #1
 8007300:	6144      	str	r4, [r0, #20]
 8007302:	6103      	str	r3, [r0, #16]
 8007304:	bd10      	pop	{r4, pc}
 8007306:	bf00      	nop
 8007308:	0800893b 	.word	0x0800893b
 800730c:	0800894c 	.word	0x0800894c

08007310 <__multiply>:
 8007310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007314:	4614      	mov	r4, r2
 8007316:	690a      	ldr	r2, [r1, #16]
 8007318:	6923      	ldr	r3, [r4, #16]
 800731a:	460d      	mov	r5, r1
 800731c:	429a      	cmp	r2, r3
 800731e:	bfbe      	ittt	lt
 8007320:	460b      	movlt	r3, r1
 8007322:	4625      	movlt	r5, r4
 8007324:	461c      	movlt	r4, r3
 8007326:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800732a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800732e:	68ab      	ldr	r3, [r5, #8]
 8007330:	6869      	ldr	r1, [r5, #4]
 8007332:	eb0a 0709 	add.w	r7, sl, r9
 8007336:	42bb      	cmp	r3, r7
 8007338:	b085      	sub	sp, #20
 800733a:	bfb8      	it	lt
 800733c:	3101      	addlt	r1, #1
 800733e:	f7ff fed7 	bl	80070f0 <_Balloc>
 8007342:	b930      	cbnz	r0, 8007352 <__multiply+0x42>
 8007344:	4602      	mov	r2, r0
 8007346:	f240 115d 	movw	r1, #349	; 0x15d
 800734a:	4b41      	ldr	r3, [pc, #260]	; (8007450 <__multiply+0x140>)
 800734c:	4841      	ldr	r0, [pc, #260]	; (8007454 <__multiply+0x144>)
 800734e:	f000 fc71 	bl	8007c34 <__assert_func>
 8007352:	f100 0614 	add.w	r6, r0, #20
 8007356:	4633      	mov	r3, r6
 8007358:	2200      	movs	r2, #0
 800735a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800735e:	4543      	cmp	r3, r8
 8007360:	d31e      	bcc.n	80073a0 <__multiply+0x90>
 8007362:	f105 0c14 	add.w	ip, r5, #20
 8007366:	f104 0314 	add.w	r3, r4, #20
 800736a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800736e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007372:	9202      	str	r2, [sp, #8]
 8007374:	ebac 0205 	sub.w	r2, ip, r5
 8007378:	3a15      	subs	r2, #21
 800737a:	f022 0203 	bic.w	r2, r2, #3
 800737e:	3204      	adds	r2, #4
 8007380:	f105 0115 	add.w	r1, r5, #21
 8007384:	458c      	cmp	ip, r1
 8007386:	bf38      	it	cc
 8007388:	2204      	movcc	r2, #4
 800738a:	9201      	str	r2, [sp, #4]
 800738c:	9a02      	ldr	r2, [sp, #8]
 800738e:	9303      	str	r3, [sp, #12]
 8007390:	429a      	cmp	r2, r3
 8007392:	d808      	bhi.n	80073a6 <__multiply+0x96>
 8007394:	2f00      	cmp	r7, #0
 8007396:	dc55      	bgt.n	8007444 <__multiply+0x134>
 8007398:	6107      	str	r7, [r0, #16]
 800739a:	b005      	add	sp, #20
 800739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	f843 2b04 	str.w	r2, [r3], #4
 80073a4:	e7db      	b.n	800735e <__multiply+0x4e>
 80073a6:	f8b3 a000 	ldrh.w	sl, [r3]
 80073aa:	f1ba 0f00 	cmp.w	sl, #0
 80073ae:	d020      	beq.n	80073f2 <__multiply+0xe2>
 80073b0:	46b1      	mov	r9, r6
 80073b2:	2200      	movs	r2, #0
 80073b4:	f105 0e14 	add.w	lr, r5, #20
 80073b8:	f85e 4b04 	ldr.w	r4, [lr], #4
 80073bc:	f8d9 b000 	ldr.w	fp, [r9]
 80073c0:	b2a1      	uxth	r1, r4
 80073c2:	fa1f fb8b 	uxth.w	fp, fp
 80073c6:	fb0a b101 	mla	r1, sl, r1, fp
 80073ca:	4411      	add	r1, r2
 80073cc:	f8d9 2000 	ldr.w	r2, [r9]
 80073d0:	0c24      	lsrs	r4, r4, #16
 80073d2:	0c12      	lsrs	r2, r2, #16
 80073d4:	fb0a 2404 	mla	r4, sl, r4, r2
 80073d8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80073dc:	b289      	uxth	r1, r1
 80073de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80073e2:	45f4      	cmp	ip, lr
 80073e4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80073e8:	f849 1b04 	str.w	r1, [r9], #4
 80073ec:	d8e4      	bhi.n	80073b8 <__multiply+0xa8>
 80073ee:	9901      	ldr	r1, [sp, #4]
 80073f0:	5072      	str	r2, [r6, r1]
 80073f2:	9a03      	ldr	r2, [sp, #12]
 80073f4:	3304      	adds	r3, #4
 80073f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80073fa:	f1b9 0f00 	cmp.w	r9, #0
 80073fe:	d01f      	beq.n	8007440 <__multiply+0x130>
 8007400:	46b6      	mov	lr, r6
 8007402:	f04f 0a00 	mov.w	sl, #0
 8007406:	6834      	ldr	r4, [r6, #0]
 8007408:	f105 0114 	add.w	r1, r5, #20
 800740c:	880a      	ldrh	r2, [r1, #0]
 800740e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007412:	b2a4      	uxth	r4, r4
 8007414:	fb09 b202 	mla	r2, r9, r2, fp
 8007418:	4492      	add	sl, r2
 800741a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800741e:	f84e 4b04 	str.w	r4, [lr], #4
 8007422:	f851 4b04 	ldr.w	r4, [r1], #4
 8007426:	f8be 2000 	ldrh.w	r2, [lr]
 800742a:	0c24      	lsrs	r4, r4, #16
 800742c:	fb09 2404 	mla	r4, r9, r4, r2
 8007430:	458c      	cmp	ip, r1
 8007432:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007436:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800743a:	d8e7      	bhi.n	800740c <__multiply+0xfc>
 800743c:	9a01      	ldr	r2, [sp, #4]
 800743e:	50b4      	str	r4, [r6, r2]
 8007440:	3604      	adds	r6, #4
 8007442:	e7a3      	b.n	800738c <__multiply+0x7c>
 8007444:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1a5      	bne.n	8007398 <__multiply+0x88>
 800744c:	3f01      	subs	r7, #1
 800744e:	e7a1      	b.n	8007394 <__multiply+0x84>
 8007450:	0800893b 	.word	0x0800893b
 8007454:	0800894c 	.word	0x0800894c

08007458 <__pow5mult>:
 8007458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800745c:	4615      	mov	r5, r2
 800745e:	f012 0203 	ands.w	r2, r2, #3
 8007462:	4606      	mov	r6, r0
 8007464:	460f      	mov	r7, r1
 8007466:	d007      	beq.n	8007478 <__pow5mult+0x20>
 8007468:	4c25      	ldr	r4, [pc, #148]	; (8007500 <__pow5mult+0xa8>)
 800746a:	3a01      	subs	r2, #1
 800746c:	2300      	movs	r3, #0
 800746e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007472:	f7ff fe9f 	bl	80071b4 <__multadd>
 8007476:	4607      	mov	r7, r0
 8007478:	10ad      	asrs	r5, r5, #2
 800747a:	d03d      	beq.n	80074f8 <__pow5mult+0xa0>
 800747c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800747e:	b97c      	cbnz	r4, 80074a0 <__pow5mult+0x48>
 8007480:	2010      	movs	r0, #16
 8007482:	f7ff fe1f 	bl	80070c4 <malloc>
 8007486:	4602      	mov	r2, r0
 8007488:	6270      	str	r0, [r6, #36]	; 0x24
 800748a:	b928      	cbnz	r0, 8007498 <__pow5mult+0x40>
 800748c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007490:	4b1c      	ldr	r3, [pc, #112]	; (8007504 <__pow5mult+0xac>)
 8007492:	481d      	ldr	r0, [pc, #116]	; (8007508 <__pow5mult+0xb0>)
 8007494:	f000 fbce 	bl	8007c34 <__assert_func>
 8007498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800749c:	6004      	str	r4, [r0, #0]
 800749e:	60c4      	str	r4, [r0, #12]
 80074a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80074a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074a8:	b94c      	cbnz	r4, 80074be <__pow5mult+0x66>
 80074aa:	f240 2171 	movw	r1, #625	; 0x271
 80074ae:	4630      	mov	r0, r6
 80074b0:	f7ff ff18 	bl	80072e4 <__i2b>
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	f8c8 0008 	str.w	r0, [r8, #8]
 80074bc:	6003      	str	r3, [r0, #0]
 80074be:	f04f 0900 	mov.w	r9, #0
 80074c2:	07eb      	lsls	r3, r5, #31
 80074c4:	d50a      	bpl.n	80074dc <__pow5mult+0x84>
 80074c6:	4639      	mov	r1, r7
 80074c8:	4622      	mov	r2, r4
 80074ca:	4630      	mov	r0, r6
 80074cc:	f7ff ff20 	bl	8007310 <__multiply>
 80074d0:	4680      	mov	r8, r0
 80074d2:	4639      	mov	r1, r7
 80074d4:	4630      	mov	r0, r6
 80074d6:	f7ff fe4b 	bl	8007170 <_Bfree>
 80074da:	4647      	mov	r7, r8
 80074dc:	106d      	asrs	r5, r5, #1
 80074de:	d00b      	beq.n	80074f8 <__pow5mult+0xa0>
 80074e0:	6820      	ldr	r0, [r4, #0]
 80074e2:	b938      	cbnz	r0, 80074f4 <__pow5mult+0x9c>
 80074e4:	4622      	mov	r2, r4
 80074e6:	4621      	mov	r1, r4
 80074e8:	4630      	mov	r0, r6
 80074ea:	f7ff ff11 	bl	8007310 <__multiply>
 80074ee:	6020      	str	r0, [r4, #0]
 80074f0:	f8c0 9000 	str.w	r9, [r0]
 80074f4:	4604      	mov	r4, r0
 80074f6:	e7e4      	b.n	80074c2 <__pow5mult+0x6a>
 80074f8:	4638      	mov	r0, r7
 80074fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074fe:	bf00      	nop
 8007500:	08008aa0 	.word	0x08008aa0
 8007504:	080088c5 	.word	0x080088c5
 8007508:	0800894c 	.word	0x0800894c

0800750c <__lshift>:
 800750c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007510:	460c      	mov	r4, r1
 8007512:	4607      	mov	r7, r0
 8007514:	4691      	mov	r9, r2
 8007516:	6923      	ldr	r3, [r4, #16]
 8007518:	6849      	ldr	r1, [r1, #4]
 800751a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800751e:	68a3      	ldr	r3, [r4, #8]
 8007520:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007524:	f108 0601 	add.w	r6, r8, #1
 8007528:	42b3      	cmp	r3, r6
 800752a:	db0b      	blt.n	8007544 <__lshift+0x38>
 800752c:	4638      	mov	r0, r7
 800752e:	f7ff fddf 	bl	80070f0 <_Balloc>
 8007532:	4605      	mov	r5, r0
 8007534:	b948      	cbnz	r0, 800754a <__lshift+0x3e>
 8007536:	4602      	mov	r2, r0
 8007538:	f240 11d9 	movw	r1, #473	; 0x1d9
 800753c:	4b27      	ldr	r3, [pc, #156]	; (80075dc <__lshift+0xd0>)
 800753e:	4828      	ldr	r0, [pc, #160]	; (80075e0 <__lshift+0xd4>)
 8007540:	f000 fb78 	bl	8007c34 <__assert_func>
 8007544:	3101      	adds	r1, #1
 8007546:	005b      	lsls	r3, r3, #1
 8007548:	e7ee      	b.n	8007528 <__lshift+0x1c>
 800754a:	2300      	movs	r3, #0
 800754c:	f100 0114 	add.w	r1, r0, #20
 8007550:	f100 0210 	add.w	r2, r0, #16
 8007554:	4618      	mov	r0, r3
 8007556:	4553      	cmp	r3, sl
 8007558:	db33      	blt.n	80075c2 <__lshift+0xb6>
 800755a:	6920      	ldr	r0, [r4, #16]
 800755c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007560:	f104 0314 	add.w	r3, r4, #20
 8007564:	f019 091f 	ands.w	r9, r9, #31
 8007568:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800756c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007570:	d02b      	beq.n	80075ca <__lshift+0xbe>
 8007572:	468a      	mov	sl, r1
 8007574:	2200      	movs	r2, #0
 8007576:	f1c9 0e20 	rsb	lr, r9, #32
 800757a:	6818      	ldr	r0, [r3, #0]
 800757c:	fa00 f009 	lsl.w	r0, r0, r9
 8007580:	4302      	orrs	r2, r0
 8007582:	f84a 2b04 	str.w	r2, [sl], #4
 8007586:	f853 2b04 	ldr.w	r2, [r3], #4
 800758a:	459c      	cmp	ip, r3
 800758c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007590:	d8f3      	bhi.n	800757a <__lshift+0x6e>
 8007592:	ebac 0304 	sub.w	r3, ip, r4
 8007596:	3b15      	subs	r3, #21
 8007598:	f023 0303 	bic.w	r3, r3, #3
 800759c:	3304      	adds	r3, #4
 800759e:	f104 0015 	add.w	r0, r4, #21
 80075a2:	4584      	cmp	ip, r0
 80075a4:	bf38      	it	cc
 80075a6:	2304      	movcc	r3, #4
 80075a8:	50ca      	str	r2, [r1, r3]
 80075aa:	b10a      	cbz	r2, 80075b0 <__lshift+0xa4>
 80075ac:	f108 0602 	add.w	r6, r8, #2
 80075b0:	3e01      	subs	r6, #1
 80075b2:	4638      	mov	r0, r7
 80075b4:	4621      	mov	r1, r4
 80075b6:	612e      	str	r6, [r5, #16]
 80075b8:	f7ff fdda 	bl	8007170 <_Bfree>
 80075bc:	4628      	mov	r0, r5
 80075be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80075c6:	3301      	adds	r3, #1
 80075c8:	e7c5      	b.n	8007556 <__lshift+0x4a>
 80075ca:	3904      	subs	r1, #4
 80075cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d0:	459c      	cmp	ip, r3
 80075d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80075d6:	d8f9      	bhi.n	80075cc <__lshift+0xc0>
 80075d8:	e7ea      	b.n	80075b0 <__lshift+0xa4>
 80075da:	bf00      	nop
 80075dc:	0800893b 	.word	0x0800893b
 80075e0:	0800894c 	.word	0x0800894c

080075e4 <__mcmp>:
 80075e4:	4603      	mov	r3, r0
 80075e6:	690a      	ldr	r2, [r1, #16]
 80075e8:	6900      	ldr	r0, [r0, #16]
 80075ea:	b530      	push	{r4, r5, lr}
 80075ec:	1a80      	subs	r0, r0, r2
 80075ee:	d10d      	bne.n	800760c <__mcmp+0x28>
 80075f0:	3314      	adds	r3, #20
 80075f2:	3114      	adds	r1, #20
 80075f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80075f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80075fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007600:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007604:	4295      	cmp	r5, r2
 8007606:	d002      	beq.n	800760e <__mcmp+0x2a>
 8007608:	d304      	bcc.n	8007614 <__mcmp+0x30>
 800760a:	2001      	movs	r0, #1
 800760c:	bd30      	pop	{r4, r5, pc}
 800760e:	42a3      	cmp	r3, r4
 8007610:	d3f4      	bcc.n	80075fc <__mcmp+0x18>
 8007612:	e7fb      	b.n	800760c <__mcmp+0x28>
 8007614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007618:	e7f8      	b.n	800760c <__mcmp+0x28>
	...

0800761c <__mdiff>:
 800761c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007620:	460c      	mov	r4, r1
 8007622:	4606      	mov	r6, r0
 8007624:	4611      	mov	r1, r2
 8007626:	4620      	mov	r0, r4
 8007628:	4692      	mov	sl, r2
 800762a:	f7ff ffdb 	bl	80075e4 <__mcmp>
 800762e:	1e05      	subs	r5, r0, #0
 8007630:	d111      	bne.n	8007656 <__mdiff+0x3a>
 8007632:	4629      	mov	r1, r5
 8007634:	4630      	mov	r0, r6
 8007636:	f7ff fd5b 	bl	80070f0 <_Balloc>
 800763a:	4602      	mov	r2, r0
 800763c:	b928      	cbnz	r0, 800764a <__mdiff+0x2e>
 800763e:	f240 2132 	movw	r1, #562	; 0x232
 8007642:	4b3c      	ldr	r3, [pc, #240]	; (8007734 <__mdiff+0x118>)
 8007644:	483c      	ldr	r0, [pc, #240]	; (8007738 <__mdiff+0x11c>)
 8007646:	f000 faf5 	bl	8007c34 <__assert_func>
 800764a:	2301      	movs	r3, #1
 800764c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007650:	4610      	mov	r0, r2
 8007652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	bfa4      	itt	ge
 8007658:	4653      	movge	r3, sl
 800765a:	46a2      	movge	sl, r4
 800765c:	4630      	mov	r0, r6
 800765e:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007662:	bfa6      	itte	ge
 8007664:	461c      	movge	r4, r3
 8007666:	2500      	movge	r5, #0
 8007668:	2501      	movlt	r5, #1
 800766a:	f7ff fd41 	bl	80070f0 <_Balloc>
 800766e:	4602      	mov	r2, r0
 8007670:	b918      	cbnz	r0, 800767a <__mdiff+0x5e>
 8007672:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007676:	4b2f      	ldr	r3, [pc, #188]	; (8007734 <__mdiff+0x118>)
 8007678:	e7e4      	b.n	8007644 <__mdiff+0x28>
 800767a:	f100 0814 	add.w	r8, r0, #20
 800767e:	f8da 7010 	ldr.w	r7, [sl, #16]
 8007682:	60c5      	str	r5, [r0, #12]
 8007684:	f04f 0c00 	mov.w	ip, #0
 8007688:	f10a 0514 	add.w	r5, sl, #20
 800768c:	f10a 0010 	add.w	r0, sl, #16
 8007690:	46c2      	mov	sl, r8
 8007692:	6926      	ldr	r6, [r4, #16]
 8007694:	f104 0914 	add.w	r9, r4, #20
 8007698:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800769c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80076a0:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80076a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80076a8:	fa1f f18b 	uxth.w	r1, fp
 80076ac:	4461      	add	r1, ip
 80076ae:	fa1f fc83 	uxth.w	ip, r3
 80076b2:	0c1b      	lsrs	r3, r3, #16
 80076b4:	eba1 010c 	sub.w	r1, r1, ip
 80076b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80076bc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80076c0:	b289      	uxth	r1, r1
 80076c2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80076c6:	454e      	cmp	r6, r9
 80076c8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80076cc:	f84a 3b04 	str.w	r3, [sl], #4
 80076d0:	d8e6      	bhi.n	80076a0 <__mdiff+0x84>
 80076d2:	1b33      	subs	r3, r6, r4
 80076d4:	3b15      	subs	r3, #21
 80076d6:	f023 0303 	bic.w	r3, r3, #3
 80076da:	3415      	adds	r4, #21
 80076dc:	3304      	adds	r3, #4
 80076de:	42a6      	cmp	r6, r4
 80076e0:	bf38      	it	cc
 80076e2:	2304      	movcc	r3, #4
 80076e4:	441d      	add	r5, r3
 80076e6:	4443      	add	r3, r8
 80076e8:	461e      	mov	r6, r3
 80076ea:	462c      	mov	r4, r5
 80076ec:	4574      	cmp	r4, lr
 80076ee:	d30e      	bcc.n	800770e <__mdiff+0xf2>
 80076f0:	f10e 0103 	add.w	r1, lr, #3
 80076f4:	1b49      	subs	r1, r1, r5
 80076f6:	f021 0103 	bic.w	r1, r1, #3
 80076fa:	3d03      	subs	r5, #3
 80076fc:	45ae      	cmp	lr, r5
 80076fe:	bf38      	it	cc
 8007700:	2100      	movcc	r1, #0
 8007702:	4419      	add	r1, r3
 8007704:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007708:	b18b      	cbz	r3, 800772e <__mdiff+0x112>
 800770a:	6117      	str	r7, [r2, #16]
 800770c:	e7a0      	b.n	8007650 <__mdiff+0x34>
 800770e:	f854 8b04 	ldr.w	r8, [r4], #4
 8007712:	fa1f f188 	uxth.w	r1, r8
 8007716:	4461      	add	r1, ip
 8007718:	1408      	asrs	r0, r1, #16
 800771a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800771e:	b289      	uxth	r1, r1
 8007720:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007724:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007728:	f846 1b04 	str.w	r1, [r6], #4
 800772c:	e7de      	b.n	80076ec <__mdiff+0xd0>
 800772e:	3f01      	subs	r7, #1
 8007730:	e7e8      	b.n	8007704 <__mdiff+0xe8>
 8007732:	bf00      	nop
 8007734:	0800893b 	.word	0x0800893b
 8007738:	0800894c 	.word	0x0800894c

0800773c <__d2b>:
 800773c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007740:	2101      	movs	r1, #1
 8007742:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007746:	4690      	mov	r8, r2
 8007748:	461d      	mov	r5, r3
 800774a:	f7ff fcd1 	bl	80070f0 <_Balloc>
 800774e:	4604      	mov	r4, r0
 8007750:	b930      	cbnz	r0, 8007760 <__d2b+0x24>
 8007752:	4602      	mov	r2, r0
 8007754:	f240 310a 	movw	r1, #778	; 0x30a
 8007758:	4b24      	ldr	r3, [pc, #144]	; (80077ec <__d2b+0xb0>)
 800775a:	4825      	ldr	r0, [pc, #148]	; (80077f0 <__d2b+0xb4>)
 800775c:	f000 fa6a 	bl	8007c34 <__assert_func>
 8007760:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007764:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007768:	bb2d      	cbnz	r5, 80077b6 <__d2b+0x7a>
 800776a:	9301      	str	r3, [sp, #4]
 800776c:	f1b8 0300 	subs.w	r3, r8, #0
 8007770:	d026      	beq.n	80077c0 <__d2b+0x84>
 8007772:	4668      	mov	r0, sp
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	f7ff fd87 	bl	8007288 <__lo0bits>
 800777a:	9900      	ldr	r1, [sp, #0]
 800777c:	b1f0      	cbz	r0, 80077bc <__d2b+0x80>
 800777e:	9a01      	ldr	r2, [sp, #4]
 8007780:	f1c0 0320 	rsb	r3, r0, #32
 8007784:	fa02 f303 	lsl.w	r3, r2, r3
 8007788:	430b      	orrs	r3, r1
 800778a:	40c2      	lsrs	r2, r0
 800778c:	6163      	str	r3, [r4, #20]
 800778e:	9201      	str	r2, [sp, #4]
 8007790:	9b01      	ldr	r3, [sp, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	bf14      	ite	ne
 8007796:	2102      	movne	r1, #2
 8007798:	2101      	moveq	r1, #1
 800779a:	61a3      	str	r3, [r4, #24]
 800779c:	6121      	str	r1, [r4, #16]
 800779e:	b1c5      	cbz	r5, 80077d2 <__d2b+0x96>
 80077a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80077a4:	4405      	add	r5, r0
 80077a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80077aa:	603d      	str	r5, [r7, #0]
 80077ac:	6030      	str	r0, [r6, #0]
 80077ae:	4620      	mov	r0, r4
 80077b0:	b002      	add	sp, #8
 80077b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077ba:	e7d6      	b.n	800776a <__d2b+0x2e>
 80077bc:	6161      	str	r1, [r4, #20]
 80077be:	e7e7      	b.n	8007790 <__d2b+0x54>
 80077c0:	a801      	add	r0, sp, #4
 80077c2:	f7ff fd61 	bl	8007288 <__lo0bits>
 80077c6:	2101      	movs	r1, #1
 80077c8:	9b01      	ldr	r3, [sp, #4]
 80077ca:	6121      	str	r1, [r4, #16]
 80077cc:	6163      	str	r3, [r4, #20]
 80077ce:	3020      	adds	r0, #32
 80077d0:	e7e5      	b.n	800779e <__d2b+0x62>
 80077d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80077d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077da:	6038      	str	r0, [r7, #0]
 80077dc:	6918      	ldr	r0, [r3, #16]
 80077de:	f7ff fd33 	bl	8007248 <__hi0bits>
 80077e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80077e6:	6031      	str	r1, [r6, #0]
 80077e8:	e7e1      	b.n	80077ae <__d2b+0x72>
 80077ea:	bf00      	nop
 80077ec:	0800893b 	.word	0x0800893b
 80077f0:	0800894c 	.word	0x0800894c

080077f4 <_calloc_r>:
 80077f4:	b538      	push	{r3, r4, r5, lr}
 80077f6:	fb02 f501 	mul.w	r5, r2, r1
 80077fa:	4629      	mov	r1, r5
 80077fc:	f000 f854 	bl	80078a8 <_malloc_r>
 8007800:	4604      	mov	r4, r0
 8007802:	b118      	cbz	r0, 800780c <_calloc_r+0x18>
 8007804:	462a      	mov	r2, r5
 8007806:	2100      	movs	r1, #0
 8007808:	f7fe f932 	bl	8005a70 <memset>
 800780c:	4620      	mov	r0, r4
 800780e:	bd38      	pop	{r3, r4, r5, pc}

08007810 <_free_r>:
 8007810:	b538      	push	{r3, r4, r5, lr}
 8007812:	4605      	mov	r5, r0
 8007814:	2900      	cmp	r1, #0
 8007816:	d043      	beq.n	80078a0 <_free_r+0x90>
 8007818:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800781c:	1f0c      	subs	r4, r1, #4
 800781e:	2b00      	cmp	r3, #0
 8007820:	bfb8      	it	lt
 8007822:	18e4      	addlt	r4, r4, r3
 8007824:	f000 fa62 	bl	8007cec <__malloc_lock>
 8007828:	4a1e      	ldr	r2, [pc, #120]	; (80078a4 <_free_r+0x94>)
 800782a:	6813      	ldr	r3, [r2, #0]
 800782c:	4610      	mov	r0, r2
 800782e:	b933      	cbnz	r3, 800783e <_free_r+0x2e>
 8007830:	6063      	str	r3, [r4, #4]
 8007832:	6014      	str	r4, [r2, #0]
 8007834:	4628      	mov	r0, r5
 8007836:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800783a:	f000 ba5d 	b.w	8007cf8 <__malloc_unlock>
 800783e:	42a3      	cmp	r3, r4
 8007840:	d90a      	bls.n	8007858 <_free_r+0x48>
 8007842:	6821      	ldr	r1, [r4, #0]
 8007844:	1862      	adds	r2, r4, r1
 8007846:	4293      	cmp	r3, r2
 8007848:	bf01      	itttt	eq
 800784a:	681a      	ldreq	r2, [r3, #0]
 800784c:	685b      	ldreq	r3, [r3, #4]
 800784e:	1852      	addeq	r2, r2, r1
 8007850:	6022      	streq	r2, [r4, #0]
 8007852:	6063      	str	r3, [r4, #4]
 8007854:	6004      	str	r4, [r0, #0]
 8007856:	e7ed      	b.n	8007834 <_free_r+0x24>
 8007858:	461a      	mov	r2, r3
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	b10b      	cbz	r3, 8007862 <_free_r+0x52>
 800785e:	42a3      	cmp	r3, r4
 8007860:	d9fa      	bls.n	8007858 <_free_r+0x48>
 8007862:	6811      	ldr	r1, [r2, #0]
 8007864:	1850      	adds	r0, r2, r1
 8007866:	42a0      	cmp	r0, r4
 8007868:	d10b      	bne.n	8007882 <_free_r+0x72>
 800786a:	6820      	ldr	r0, [r4, #0]
 800786c:	4401      	add	r1, r0
 800786e:	1850      	adds	r0, r2, r1
 8007870:	4283      	cmp	r3, r0
 8007872:	6011      	str	r1, [r2, #0]
 8007874:	d1de      	bne.n	8007834 <_free_r+0x24>
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	4401      	add	r1, r0
 800787c:	6011      	str	r1, [r2, #0]
 800787e:	6053      	str	r3, [r2, #4]
 8007880:	e7d8      	b.n	8007834 <_free_r+0x24>
 8007882:	d902      	bls.n	800788a <_free_r+0x7a>
 8007884:	230c      	movs	r3, #12
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	e7d4      	b.n	8007834 <_free_r+0x24>
 800788a:	6820      	ldr	r0, [r4, #0]
 800788c:	1821      	adds	r1, r4, r0
 800788e:	428b      	cmp	r3, r1
 8007890:	bf01      	itttt	eq
 8007892:	6819      	ldreq	r1, [r3, #0]
 8007894:	685b      	ldreq	r3, [r3, #4]
 8007896:	1809      	addeq	r1, r1, r0
 8007898:	6021      	streq	r1, [r4, #0]
 800789a:	6063      	str	r3, [r4, #4]
 800789c:	6054      	str	r4, [r2, #4]
 800789e:	e7c9      	b.n	8007834 <_free_r+0x24>
 80078a0:	bd38      	pop	{r3, r4, r5, pc}
 80078a2:	bf00      	nop
 80078a4:	20000500 	.word	0x20000500

080078a8 <_malloc_r>:
 80078a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078aa:	1ccd      	adds	r5, r1, #3
 80078ac:	f025 0503 	bic.w	r5, r5, #3
 80078b0:	3508      	adds	r5, #8
 80078b2:	2d0c      	cmp	r5, #12
 80078b4:	bf38      	it	cc
 80078b6:	250c      	movcc	r5, #12
 80078b8:	2d00      	cmp	r5, #0
 80078ba:	4606      	mov	r6, r0
 80078bc:	db01      	blt.n	80078c2 <_malloc_r+0x1a>
 80078be:	42a9      	cmp	r1, r5
 80078c0:	d903      	bls.n	80078ca <_malloc_r+0x22>
 80078c2:	230c      	movs	r3, #12
 80078c4:	6033      	str	r3, [r6, #0]
 80078c6:	2000      	movs	r0, #0
 80078c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078ca:	f000 fa0f 	bl	8007cec <__malloc_lock>
 80078ce:	4921      	ldr	r1, [pc, #132]	; (8007954 <_malloc_r+0xac>)
 80078d0:	680a      	ldr	r2, [r1, #0]
 80078d2:	4614      	mov	r4, r2
 80078d4:	b99c      	cbnz	r4, 80078fe <_malloc_r+0x56>
 80078d6:	4f20      	ldr	r7, [pc, #128]	; (8007958 <_malloc_r+0xb0>)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	b923      	cbnz	r3, 80078e6 <_malloc_r+0x3e>
 80078dc:	4621      	mov	r1, r4
 80078de:	4630      	mov	r0, r6
 80078e0:	f000 f998 	bl	8007c14 <_sbrk_r>
 80078e4:	6038      	str	r0, [r7, #0]
 80078e6:	4629      	mov	r1, r5
 80078e8:	4630      	mov	r0, r6
 80078ea:	f000 f993 	bl	8007c14 <_sbrk_r>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d123      	bne.n	800793a <_malloc_r+0x92>
 80078f2:	230c      	movs	r3, #12
 80078f4:	4630      	mov	r0, r6
 80078f6:	6033      	str	r3, [r6, #0]
 80078f8:	f000 f9fe 	bl	8007cf8 <__malloc_unlock>
 80078fc:	e7e3      	b.n	80078c6 <_malloc_r+0x1e>
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	1b5b      	subs	r3, r3, r5
 8007902:	d417      	bmi.n	8007934 <_malloc_r+0x8c>
 8007904:	2b0b      	cmp	r3, #11
 8007906:	d903      	bls.n	8007910 <_malloc_r+0x68>
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	441c      	add	r4, r3
 800790c:	6025      	str	r5, [r4, #0]
 800790e:	e004      	b.n	800791a <_malloc_r+0x72>
 8007910:	6863      	ldr	r3, [r4, #4]
 8007912:	42a2      	cmp	r2, r4
 8007914:	bf0c      	ite	eq
 8007916:	600b      	streq	r3, [r1, #0]
 8007918:	6053      	strne	r3, [r2, #4]
 800791a:	4630      	mov	r0, r6
 800791c:	f000 f9ec 	bl	8007cf8 <__malloc_unlock>
 8007920:	f104 000b 	add.w	r0, r4, #11
 8007924:	1d23      	adds	r3, r4, #4
 8007926:	f020 0007 	bic.w	r0, r0, #7
 800792a:	1ac2      	subs	r2, r0, r3
 800792c:	d0cc      	beq.n	80078c8 <_malloc_r+0x20>
 800792e:	1a1b      	subs	r3, r3, r0
 8007930:	50a3      	str	r3, [r4, r2]
 8007932:	e7c9      	b.n	80078c8 <_malloc_r+0x20>
 8007934:	4622      	mov	r2, r4
 8007936:	6864      	ldr	r4, [r4, #4]
 8007938:	e7cc      	b.n	80078d4 <_malloc_r+0x2c>
 800793a:	1cc4      	adds	r4, r0, #3
 800793c:	f024 0403 	bic.w	r4, r4, #3
 8007940:	42a0      	cmp	r0, r4
 8007942:	d0e3      	beq.n	800790c <_malloc_r+0x64>
 8007944:	1a21      	subs	r1, r4, r0
 8007946:	4630      	mov	r0, r6
 8007948:	f000 f964 	bl	8007c14 <_sbrk_r>
 800794c:	3001      	adds	r0, #1
 800794e:	d1dd      	bne.n	800790c <_malloc_r+0x64>
 8007950:	e7cf      	b.n	80078f2 <_malloc_r+0x4a>
 8007952:	bf00      	nop
 8007954:	20000500 	.word	0x20000500
 8007958:	20000504 	.word	0x20000504

0800795c <__ssputs_r>:
 800795c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007960:	688e      	ldr	r6, [r1, #8]
 8007962:	4682      	mov	sl, r0
 8007964:	429e      	cmp	r6, r3
 8007966:	460c      	mov	r4, r1
 8007968:	4690      	mov	r8, r2
 800796a:	461f      	mov	r7, r3
 800796c:	d838      	bhi.n	80079e0 <__ssputs_r+0x84>
 800796e:	898a      	ldrh	r2, [r1, #12]
 8007970:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007974:	d032      	beq.n	80079dc <__ssputs_r+0x80>
 8007976:	6825      	ldr	r5, [r4, #0]
 8007978:	6909      	ldr	r1, [r1, #16]
 800797a:	3301      	adds	r3, #1
 800797c:	eba5 0901 	sub.w	r9, r5, r1
 8007980:	6965      	ldr	r5, [r4, #20]
 8007982:	444b      	add	r3, r9
 8007984:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007988:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800798c:	106d      	asrs	r5, r5, #1
 800798e:	429d      	cmp	r5, r3
 8007990:	bf38      	it	cc
 8007992:	461d      	movcc	r5, r3
 8007994:	0553      	lsls	r3, r2, #21
 8007996:	d531      	bpl.n	80079fc <__ssputs_r+0xa0>
 8007998:	4629      	mov	r1, r5
 800799a:	f7ff ff85 	bl	80078a8 <_malloc_r>
 800799e:	4606      	mov	r6, r0
 80079a0:	b950      	cbnz	r0, 80079b8 <__ssputs_r+0x5c>
 80079a2:	230c      	movs	r3, #12
 80079a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079a8:	f8ca 3000 	str.w	r3, [sl]
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b8:	464a      	mov	r2, r9
 80079ba:	6921      	ldr	r1, [r4, #16]
 80079bc:	f7fe f84a 	bl	8005a54 <memcpy>
 80079c0:	89a3      	ldrh	r3, [r4, #12]
 80079c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079ca:	81a3      	strh	r3, [r4, #12]
 80079cc:	6126      	str	r6, [r4, #16]
 80079ce:	444e      	add	r6, r9
 80079d0:	6026      	str	r6, [r4, #0]
 80079d2:	463e      	mov	r6, r7
 80079d4:	6165      	str	r5, [r4, #20]
 80079d6:	eba5 0509 	sub.w	r5, r5, r9
 80079da:	60a5      	str	r5, [r4, #8]
 80079dc:	42be      	cmp	r6, r7
 80079de:	d900      	bls.n	80079e2 <__ssputs_r+0x86>
 80079e0:	463e      	mov	r6, r7
 80079e2:	4632      	mov	r2, r6
 80079e4:	4641      	mov	r1, r8
 80079e6:	6820      	ldr	r0, [r4, #0]
 80079e8:	f000 f966 	bl	8007cb8 <memmove>
 80079ec:	68a3      	ldr	r3, [r4, #8]
 80079ee:	6822      	ldr	r2, [r4, #0]
 80079f0:	1b9b      	subs	r3, r3, r6
 80079f2:	4432      	add	r2, r6
 80079f4:	2000      	movs	r0, #0
 80079f6:	60a3      	str	r3, [r4, #8]
 80079f8:	6022      	str	r2, [r4, #0]
 80079fa:	e7db      	b.n	80079b4 <__ssputs_r+0x58>
 80079fc:	462a      	mov	r2, r5
 80079fe:	f000 f981 	bl	8007d04 <_realloc_r>
 8007a02:	4606      	mov	r6, r0
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d1e1      	bne.n	80079cc <__ssputs_r+0x70>
 8007a08:	4650      	mov	r0, sl
 8007a0a:	6921      	ldr	r1, [r4, #16]
 8007a0c:	f7ff ff00 	bl	8007810 <_free_r>
 8007a10:	e7c7      	b.n	80079a2 <__ssputs_r+0x46>
	...

08007a14 <_svfiprintf_r>:
 8007a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a18:	4698      	mov	r8, r3
 8007a1a:	898b      	ldrh	r3, [r1, #12]
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	061b      	lsls	r3, r3, #24
 8007a20:	460d      	mov	r5, r1
 8007a22:	4614      	mov	r4, r2
 8007a24:	b09d      	sub	sp, #116	; 0x74
 8007a26:	d50e      	bpl.n	8007a46 <_svfiprintf_r+0x32>
 8007a28:	690b      	ldr	r3, [r1, #16]
 8007a2a:	b963      	cbnz	r3, 8007a46 <_svfiprintf_r+0x32>
 8007a2c:	2140      	movs	r1, #64	; 0x40
 8007a2e:	f7ff ff3b 	bl	80078a8 <_malloc_r>
 8007a32:	6028      	str	r0, [r5, #0]
 8007a34:	6128      	str	r0, [r5, #16]
 8007a36:	b920      	cbnz	r0, 8007a42 <_svfiprintf_r+0x2e>
 8007a38:	230c      	movs	r3, #12
 8007a3a:	603b      	str	r3, [r7, #0]
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a40:	e0d1      	b.n	8007be6 <_svfiprintf_r+0x1d2>
 8007a42:	2340      	movs	r3, #64	; 0x40
 8007a44:	616b      	str	r3, [r5, #20]
 8007a46:	2300      	movs	r3, #0
 8007a48:	9309      	str	r3, [sp, #36]	; 0x24
 8007a4a:	2320      	movs	r3, #32
 8007a4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a50:	2330      	movs	r3, #48	; 0x30
 8007a52:	f04f 0901 	mov.w	r9, #1
 8007a56:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a5a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007c00 <_svfiprintf_r+0x1ec>
 8007a5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a62:	4623      	mov	r3, r4
 8007a64:	469a      	mov	sl, r3
 8007a66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a6a:	b10a      	cbz	r2, 8007a70 <_svfiprintf_r+0x5c>
 8007a6c:	2a25      	cmp	r2, #37	; 0x25
 8007a6e:	d1f9      	bne.n	8007a64 <_svfiprintf_r+0x50>
 8007a70:	ebba 0b04 	subs.w	fp, sl, r4
 8007a74:	d00b      	beq.n	8007a8e <_svfiprintf_r+0x7a>
 8007a76:	465b      	mov	r3, fp
 8007a78:	4622      	mov	r2, r4
 8007a7a:	4629      	mov	r1, r5
 8007a7c:	4638      	mov	r0, r7
 8007a7e:	f7ff ff6d 	bl	800795c <__ssputs_r>
 8007a82:	3001      	adds	r0, #1
 8007a84:	f000 80aa 	beq.w	8007bdc <_svfiprintf_r+0x1c8>
 8007a88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a8a:	445a      	add	r2, fp
 8007a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a8e:	f89a 3000 	ldrb.w	r3, [sl]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 80a2 	beq.w	8007bdc <_svfiprintf_r+0x1c8>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aa2:	f10a 0a01 	add.w	sl, sl, #1
 8007aa6:	9304      	str	r3, [sp, #16]
 8007aa8:	9307      	str	r3, [sp, #28]
 8007aaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007aae:	931a      	str	r3, [sp, #104]	; 0x68
 8007ab0:	4654      	mov	r4, sl
 8007ab2:	2205      	movs	r2, #5
 8007ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab8:	4851      	ldr	r0, [pc, #324]	; (8007c00 <_svfiprintf_r+0x1ec>)
 8007aba:	f7ff fb0b 	bl	80070d4 <memchr>
 8007abe:	9a04      	ldr	r2, [sp, #16]
 8007ac0:	b9d8      	cbnz	r0, 8007afa <_svfiprintf_r+0xe6>
 8007ac2:	06d0      	lsls	r0, r2, #27
 8007ac4:	bf44      	itt	mi
 8007ac6:	2320      	movmi	r3, #32
 8007ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007acc:	0711      	lsls	r1, r2, #28
 8007ace:	bf44      	itt	mi
 8007ad0:	232b      	movmi	r3, #43	; 0x2b
 8007ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ad6:	f89a 3000 	ldrb.w	r3, [sl]
 8007ada:	2b2a      	cmp	r3, #42	; 0x2a
 8007adc:	d015      	beq.n	8007b0a <_svfiprintf_r+0xf6>
 8007ade:	4654      	mov	r4, sl
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	f04f 0c0a 	mov.w	ip, #10
 8007ae6:	9a07      	ldr	r2, [sp, #28]
 8007ae8:	4621      	mov	r1, r4
 8007aea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aee:	3b30      	subs	r3, #48	; 0x30
 8007af0:	2b09      	cmp	r3, #9
 8007af2:	d94e      	bls.n	8007b92 <_svfiprintf_r+0x17e>
 8007af4:	b1b0      	cbz	r0, 8007b24 <_svfiprintf_r+0x110>
 8007af6:	9207      	str	r2, [sp, #28]
 8007af8:	e014      	b.n	8007b24 <_svfiprintf_r+0x110>
 8007afa:	eba0 0308 	sub.w	r3, r0, r8
 8007afe:	fa09 f303 	lsl.w	r3, r9, r3
 8007b02:	4313      	orrs	r3, r2
 8007b04:	46a2      	mov	sl, r4
 8007b06:	9304      	str	r3, [sp, #16]
 8007b08:	e7d2      	b.n	8007ab0 <_svfiprintf_r+0x9c>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	1d19      	adds	r1, r3, #4
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	9103      	str	r1, [sp, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	bfbb      	ittet	lt
 8007b16:	425b      	neglt	r3, r3
 8007b18:	f042 0202 	orrlt.w	r2, r2, #2
 8007b1c:	9307      	strge	r3, [sp, #28]
 8007b1e:	9307      	strlt	r3, [sp, #28]
 8007b20:	bfb8      	it	lt
 8007b22:	9204      	strlt	r2, [sp, #16]
 8007b24:	7823      	ldrb	r3, [r4, #0]
 8007b26:	2b2e      	cmp	r3, #46	; 0x2e
 8007b28:	d10c      	bne.n	8007b44 <_svfiprintf_r+0x130>
 8007b2a:	7863      	ldrb	r3, [r4, #1]
 8007b2c:	2b2a      	cmp	r3, #42	; 0x2a
 8007b2e:	d135      	bne.n	8007b9c <_svfiprintf_r+0x188>
 8007b30:	9b03      	ldr	r3, [sp, #12]
 8007b32:	3402      	adds	r4, #2
 8007b34:	1d1a      	adds	r2, r3, #4
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	9203      	str	r2, [sp, #12]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	bfb8      	it	lt
 8007b3e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007b42:	9305      	str	r3, [sp, #20]
 8007b44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c10 <_svfiprintf_r+0x1fc>
 8007b48:	2203      	movs	r2, #3
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	7821      	ldrb	r1, [r4, #0]
 8007b4e:	f7ff fac1 	bl	80070d4 <memchr>
 8007b52:	b140      	cbz	r0, 8007b66 <_svfiprintf_r+0x152>
 8007b54:	2340      	movs	r3, #64	; 0x40
 8007b56:	eba0 000a 	sub.w	r0, r0, sl
 8007b5a:	fa03 f000 	lsl.w	r0, r3, r0
 8007b5e:	9b04      	ldr	r3, [sp, #16]
 8007b60:	3401      	adds	r4, #1
 8007b62:	4303      	orrs	r3, r0
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b6a:	2206      	movs	r2, #6
 8007b6c:	4825      	ldr	r0, [pc, #148]	; (8007c04 <_svfiprintf_r+0x1f0>)
 8007b6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b72:	f7ff faaf 	bl	80070d4 <memchr>
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d038      	beq.n	8007bec <_svfiprintf_r+0x1d8>
 8007b7a:	4b23      	ldr	r3, [pc, #140]	; (8007c08 <_svfiprintf_r+0x1f4>)
 8007b7c:	bb1b      	cbnz	r3, 8007bc6 <_svfiprintf_r+0x1b2>
 8007b7e:	9b03      	ldr	r3, [sp, #12]
 8007b80:	3307      	adds	r3, #7
 8007b82:	f023 0307 	bic.w	r3, r3, #7
 8007b86:	3308      	adds	r3, #8
 8007b88:	9303      	str	r3, [sp, #12]
 8007b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b8c:	4433      	add	r3, r6
 8007b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b90:	e767      	b.n	8007a62 <_svfiprintf_r+0x4e>
 8007b92:	460c      	mov	r4, r1
 8007b94:	2001      	movs	r0, #1
 8007b96:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b9a:	e7a5      	b.n	8007ae8 <_svfiprintf_r+0xd4>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	f04f 0c0a 	mov.w	ip, #10
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	3401      	adds	r4, #1
 8007ba6:	9305      	str	r3, [sp, #20]
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bae:	3a30      	subs	r2, #48	; 0x30
 8007bb0:	2a09      	cmp	r2, #9
 8007bb2:	d903      	bls.n	8007bbc <_svfiprintf_r+0x1a8>
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d0c5      	beq.n	8007b44 <_svfiprintf_r+0x130>
 8007bb8:	9105      	str	r1, [sp, #20]
 8007bba:	e7c3      	b.n	8007b44 <_svfiprintf_r+0x130>
 8007bbc:	4604      	mov	r4, r0
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bc4:	e7f0      	b.n	8007ba8 <_svfiprintf_r+0x194>
 8007bc6:	ab03      	add	r3, sp, #12
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	462a      	mov	r2, r5
 8007bcc:	4638      	mov	r0, r7
 8007bce:	4b0f      	ldr	r3, [pc, #60]	; (8007c0c <_svfiprintf_r+0x1f8>)
 8007bd0:	a904      	add	r1, sp, #16
 8007bd2:	f7fd fff3 	bl	8005bbc <_printf_float>
 8007bd6:	1c42      	adds	r2, r0, #1
 8007bd8:	4606      	mov	r6, r0
 8007bda:	d1d6      	bne.n	8007b8a <_svfiprintf_r+0x176>
 8007bdc:	89ab      	ldrh	r3, [r5, #12]
 8007bde:	065b      	lsls	r3, r3, #25
 8007be0:	f53f af2c 	bmi.w	8007a3c <_svfiprintf_r+0x28>
 8007be4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007be6:	b01d      	add	sp, #116	; 0x74
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bec:	ab03      	add	r3, sp, #12
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	462a      	mov	r2, r5
 8007bf2:	4638      	mov	r0, r7
 8007bf4:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <_svfiprintf_r+0x1f8>)
 8007bf6:	a904      	add	r1, sp, #16
 8007bf8:	f7fe fa7c 	bl	80060f4 <_printf_i>
 8007bfc:	e7eb      	b.n	8007bd6 <_svfiprintf_r+0x1c2>
 8007bfe:	bf00      	nop
 8007c00:	08008aac 	.word	0x08008aac
 8007c04:	08008ab6 	.word	0x08008ab6
 8007c08:	08005bbd 	.word	0x08005bbd
 8007c0c:	0800795d 	.word	0x0800795d
 8007c10:	08008ab2 	.word	0x08008ab2

08007c14 <_sbrk_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	2300      	movs	r3, #0
 8007c18:	4d05      	ldr	r5, [pc, #20]	; (8007c30 <_sbrk_r+0x1c>)
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	4608      	mov	r0, r1
 8007c1e:	602b      	str	r3, [r5, #0]
 8007c20:	f7fa fec8 	bl	80029b4 <_sbrk>
 8007c24:	1c43      	adds	r3, r0, #1
 8007c26:	d102      	bne.n	8007c2e <_sbrk_r+0x1a>
 8007c28:	682b      	ldr	r3, [r5, #0]
 8007c2a:	b103      	cbz	r3, 8007c2e <_sbrk_r+0x1a>
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	bd38      	pop	{r3, r4, r5, pc}
 8007c30:	2000050c 	.word	0x2000050c

08007c34 <__assert_func>:
 8007c34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c36:	4614      	mov	r4, r2
 8007c38:	461a      	mov	r2, r3
 8007c3a:	4b09      	ldr	r3, [pc, #36]	; (8007c60 <__assert_func+0x2c>)
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68d8      	ldr	r0, [r3, #12]
 8007c42:	b14c      	cbz	r4, 8007c58 <__assert_func+0x24>
 8007c44:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <__assert_func+0x30>)
 8007c46:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c4a:	9100      	str	r1, [sp, #0]
 8007c4c:	462b      	mov	r3, r5
 8007c4e:	4906      	ldr	r1, [pc, #24]	; (8007c68 <__assert_func+0x34>)
 8007c50:	f000 f80e 	bl	8007c70 <fiprintf>
 8007c54:	f000 faa2 	bl	800819c <abort>
 8007c58:	4b04      	ldr	r3, [pc, #16]	; (8007c6c <__assert_func+0x38>)
 8007c5a:	461c      	mov	r4, r3
 8007c5c:	e7f3      	b.n	8007c46 <__assert_func+0x12>
 8007c5e:	bf00      	nop
 8007c60:	2000010c 	.word	0x2000010c
 8007c64:	08008abd 	.word	0x08008abd
 8007c68:	08008aca 	.word	0x08008aca
 8007c6c:	08008af8 	.word	0x08008af8

08007c70 <fiprintf>:
 8007c70:	b40e      	push	{r1, r2, r3}
 8007c72:	b503      	push	{r0, r1, lr}
 8007c74:	4601      	mov	r1, r0
 8007c76:	ab03      	add	r3, sp, #12
 8007c78:	4805      	ldr	r0, [pc, #20]	; (8007c90 <fiprintf+0x20>)
 8007c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c7e:	6800      	ldr	r0, [r0, #0]
 8007c80:	9301      	str	r3, [sp, #4]
 8007c82:	f000 f88d 	bl	8007da0 <_vfiprintf_r>
 8007c86:	b002      	add	sp, #8
 8007c88:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c8c:	b003      	add	sp, #12
 8007c8e:	4770      	bx	lr
 8007c90:	2000010c 	.word	0x2000010c

08007c94 <__ascii_mbtowc>:
 8007c94:	b082      	sub	sp, #8
 8007c96:	b901      	cbnz	r1, 8007c9a <__ascii_mbtowc+0x6>
 8007c98:	a901      	add	r1, sp, #4
 8007c9a:	b142      	cbz	r2, 8007cae <__ascii_mbtowc+0x1a>
 8007c9c:	b14b      	cbz	r3, 8007cb2 <__ascii_mbtowc+0x1e>
 8007c9e:	7813      	ldrb	r3, [r2, #0]
 8007ca0:	600b      	str	r3, [r1, #0]
 8007ca2:	7812      	ldrb	r2, [r2, #0]
 8007ca4:	1e10      	subs	r0, r2, #0
 8007ca6:	bf18      	it	ne
 8007ca8:	2001      	movne	r0, #1
 8007caa:	b002      	add	sp, #8
 8007cac:	4770      	bx	lr
 8007cae:	4610      	mov	r0, r2
 8007cb0:	e7fb      	b.n	8007caa <__ascii_mbtowc+0x16>
 8007cb2:	f06f 0001 	mvn.w	r0, #1
 8007cb6:	e7f8      	b.n	8007caa <__ascii_mbtowc+0x16>

08007cb8 <memmove>:
 8007cb8:	4288      	cmp	r0, r1
 8007cba:	b510      	push	{r4, lr}
 8007cbc:	eb01 0402 	add.w	r4, r1, r2
 8007cc0:	d902      	bls.n	8007cc8 <memmove+0x10>
 8007cc2:	4284      	cmp	r4, r0
 8007cc4:	4623      	mov	r3, r4
 8007cc6:	d807      	bhi.n	8007cd8 <memmove+0x20>
 8007cc8:	1e43      	subs	r3, r0, #1
 8007cca:	42a1      	cmp	r1, r4
 8007ccc:	d008      	beq.n	8007ce0 <memmove+0x28>
 8007cce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cd6:	e7f8      	b.n	8007cca <memmove+0x12>
 8007cd8:	4601      	mov	r1, r0
 8007cda:	4402      	add	r2, r0
 8007cdc:	428a      	cmp	r2, r1
 8007cde:	d100      	bne.n	8007ce2 <memmove+0x2a>
 8007ce0:	bd10      	pop	{r4, pc}
 8007ce2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ce6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cea:	e7f7      	b.n	8007cdc <memmove+0x24>

08007cec <__malloc_lock>:
 8007cec:	4801      	ldr	r0, [pc, #4]	; (8007cf4 <__malloc_lock+0x8>)
 8007cee:	f000 bc15 	b.w	800851c <__retarget_lock_acquire_recursive>
 8007cf2:	bf00      	nop
 8007cf4:	20000514 	.word	0x20000514

08007cf8 <__malloc_unlock>:
 8007cf8:	4801      	ldr	r0, [pc, #4]	; (8007d00 <__malloc_unlock+0x8>)
 8007cfa:	f000 bc10 	b.w	800851e <__retarget_lock_release_recursive>
 8007cfe:	bf00      	nop
 8007d00:	20000514 	.word	0x20000514

08007d04 <_realloc_r>:
 8007d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d06:	4607      	mov	r7, r0
 8007d08:	4614      	mov	r4, r2
 8007d0a:	460e      	mov	r6, r1
 8007d0c:	b921      	cbnz	r1, 8007d18 <_realloc_r+0x14>
 8007d0e:	4611      	mov	r1, r2
 8007d10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d14:	f7ff bdc8 	b.w	80078a8 <_malloc_r>
 8007d18:	b922      	cbnz	r2, 8007d24 <_realloc_r+0x20>
 8007d1a:	f7ff fd79 	bl	8007810 <_free_r>
 8007d1e:	4625      	mov	r5, r4
 8007d20:	4628      	mov	r0, r5
 8007d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d24:	f000 fc60 	bl	80085e8 <_malloc_usable_size_r>
 8007d28:	42a0      	cmp	r0, r4
 8007d2a:	d20f      	bcs.n	8007d4c <_realloc_r+0x48>
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	4638      	mov	r0, r7
 8007d30:	f7ff fdba 	bl	80078a8 <_malloc_r>
 8007d34:	4605      	mov	r5, r0
 8007d36:	2800      	cmp	r0, #0
 8007d38:	d0f2      	beq.n	8007d20 <_realloc_r+0x1c>
 8007d3a:	4631      	mov	r1, r6
 8007d3c:	4622      	mov	r2, r4
 8007d3e:	f7fd fe89 	bl	8005a54 <memcpy>
 8007d42:	4631      	mov	r1, r6
 8007d44:	4638      	mov	r0, r7
 8007d46:	f7ff fd63 	bl	8007810 <_free_r>
 8007d4a:	e7e9      	b.n	8007d20 <_realloc_r+0x1c>
 8007d4c:	4635      	mov	r5, r6
 8007d4e:	e7e7      	b.n	8007d20 <_realloc_r+0x1c>

08007d50 <__sfputc_r>:
 8007d50:	6893      	ldr	r3, [r2, #8]
 8007d52:	b410      	push	{r4}
 8007d54:	3b01      	subs	r3, #1
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	6093      	str	r3, [r2, #8]
 8007d5a:	da07      	bge.n	8007d6c <__sfputc_r+0x1c>
 8007d5c:	6994      	ldr	r4, [r2, #24]
 8007d5e:	42a3      	cmp	r3, r4
 8007d60:	db01      	blt.n	8007d66 <__sfputc_r+0x16>
 8007d62:	290a      	cmp	r1, #10
 8007d64:	d102      	bne.n	8007d6c <__sfputc_r+0x1c>
 8007d66:	bc10      	pop	{r4}
 8007d68:	f000 b94a 	b.w	8008000 <__swbuf_r>
 8007d6c:	6813      	ldr	r3, [r2, #0]
 8007d6e:	1c58      	adds	r0, r3, #1
 8007d70:	6010      	str	r0, [r2, #0]
 8007d72:	7019      	strb	r1, [r3, #0]
 8007d74:	4608      	mov	r0, r1
 8007d76:	bc10      	pop	{r4}
 8007d78:	4770      	bx	lr

08007d7a <__sfputs_r>:
 8007d7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d7c:	4606      	mov	r6, r0
 8007d7e:	460f      	mov	r7, r1
 8007d80:	4614      	mov	r4, r2
 8007d82:	18d5      	adds	r5, r2, r3
 8007d84:	42ac      	cmp	r4, r5
 8007d86:	d101      	bne.n	8007d8c <__sfputs_r+0x12>
 8007d88:	2000      	movs	r0, #0
 8007d8a:	e007      	b.n	8007d9c <__sfputs_r+0x22>
 8007d8c:	463a      	mov	r2, r7
 8007d8e:	4630      	mov	r0, r6
 8007d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d94:	f7ff ffdc 	bl	8007d50 <__sfputc_r>
 8007d98:	1c43      	adds	r3, r0, #1
 8007d9a:	d1f3      	bne.n	8007d84 <__sfputs_r+0xa>
 8007d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007da0 <_vfiprintf_r>:
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	460d      	mov	r5, r1
 8007da6:	4614      	mov	r4, r2
 8007da8:	4698      	mov	r8, r3
 8007daa:	4606      	mov	r6, r0
 8007dac:	b09d      	sub	sp, #116	; 0x74
 8007dae:	b118      	cbz	r0, 8007db8 <_vfiprintf_r+0x18>
 8007db0:	6983      	ldr	r3, [r0, #24]
 8007db2:	b90b      	cbnz	r3, 8007db8 <_vfiprintf_r+0x18>
 8007db4:	f000 fb14 	bl	80083e0 <__sinit>
 8007db8:	4b89      	ldr	r3, [pc, #548]	; (8007fe0 <_vfiprintf_r+0x240>)
 8007dba:	429d      	cmp	r5, r3
 8007dbc:	d11b      	bne.n	8007df6 <_vfiprintf_r+0x56>
 8007dbe:	6875      	ldr	r5, [r6, #4]
 8007dc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dc2:	07d9      	lsls	r1, r3, #31
 8007dc4:	d405      	bmi.n	8007dd2 <_vfiprintf_r+0x32>
 8007dc6:	89ab      	ldrh	r3, [r5, #12]
 8007dc8:	059a      	lsls	r2, r3, #22
 8007dca:	d402      	bmi.n	8007dd2 <_vfiprintf_r+0x32>
 8007dcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dce:	f000 fba5 	bl	800851c <__retarget_lock_acquire_recursive>
 8007dd2:	89ab      	ldrh	r3, [r5, #12]
 8007dd4:	071b      	lsls	r3, r3, #28
 8007dd6:	d501      	bpl.n	8007ddc <_vfiprintf_r+0x3c>
 8007dd8:	692b      	ldr	r3, [r5, #16]
 8007dda:	b9eb      	cbnz	r3, 8007e18 <_vfiprintf_r+0x78>
 8007ddc:	4629      	mov	r1, r5
 8007dde:	4630      	mov	r0, r6
 8007de0:	f000 f96e 	bl	80080c0 <__swsetup_r>
 8007de4:	b1c0      	cbz	r0, 8007e18 <_vfiprintf_r+0x78>
 8007de6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007de8:	07dc      	lsls	r4, r3, #31
 8007dea:	d50e      	bpl.n	8007e0a <_vfiprintf_r+0x6a>
 8007dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007df0:	b01d      	add	sp, #116	; 0x74
 8007df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df6:	4b7b      	ldr	r3, [pc, #492]	; (8007fe4 <_vfiprintf_r+0x244>)
 8007df8:	429d      	cmp	r5, r3
 8007dfa:	d101      	bne.n	8007e00 <_vfiprintf_r+0x60>
 8007dfc:	68b5      	ldr	r5, [r6, #8]
 8007dfe:	e7df      	b.n	8007dc0 <_vfiprintf_r+0x20>
 8007e00:	4b79      	ldr	r3, [pc, #484]	; (8007fe8 <_vfiprintf_r+0x248>)
 8007e02:	429d      	cmp	r5, r3
 8007e04:	bf08      	it	eq
 8007e06:	68f5      	ldreq	r5, [r6, #12]
 8007e08:	e7da      	b.n	8007dc0 <_vfiprintf_r+0x20>
 8007e0a:	89ab      	ldrh	r3, [r5, #12]
 8007e0c:	0598      	lsls	r0, r3, #22
 8007e0e:	d4ed      	bmi.n	8007dec <_vfiprintf_r+0x4c>
 8007e10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e12:	f000 fb84 	bl	800851e <__retarget_lock_release_recursive>
 8007e16:	e7e9      	b.n	8007dec <_vfiprintf_r+0x4c>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e1c:	2320      	movs	r3, #32
 8007e1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e22:	2330      	movs	r3, #48	; 0x30
 8007e24:	f04f 0901 	mov.w	r9, #1
 8007e28:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e2c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007fec <_vfiprintf_r+0x24c>
 8007e30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e34:	4623      	mov	r3, r4
 8007e36:	469a      	mov	sl, r3
 8007e38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e3c:	b10a      	cbz	r2, 8007e42 <_vfiprintf_r+0xa2>
 8007e3e:	2a25      	cmp	r2, #37	; 0x25
 8007e40:	d1f9      	bne.n	8007e36 <_vfiprintf_r+0x96>
 8007e42:	ebba 0b04 	subs.w	fp, sl, r4
 8007e46:	d00b      	beq.n	8007e60 <_vfiprintf_r+0xc0>
 8007e48:	465b      	mov	r3, fp
 8007e4a:	4622      	mov	r2, r4
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	4630      	mov	r0, r6
 8007e50:	f7ff ff93 	bl	8007d7a <__sfputs_r>
 8007e54:	3001      	adds	r0, #1
 8007e56:	f000 80aa 	beq.w	8007fae <_vfiprintf_r+0x20e>
 8007e5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e5c:	445a      	add	r2, fp
 8007e5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007e60:	f89a 3000 	ldrb.w	r3, [sl]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 80a2 	beq.w	8007fae <_vfiprintf_r+0x20e>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e74:	f10a 0a01 	add.w	sl, sl, #1
 8007e78:	9304      	str	r3, [sp, #16]
 8007e7a:	9307      	str	r3, [sp, #28]
 8007e7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e80:	931a      	str	r3, [sp, #104]	; 0x68
 8007e82:	4654      	mov	r4, sl
 8007e84:	2205      	movs	r2, #5
 8007e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e8a:	4858      	ldr	r0, [pc, #352]	; (8007fec <_vfiprintf_r+0x24c>)
 8007e8c:	f7ff f922 	bl	80070d4 <memchr>
 8007e90:	9a04      	ldr	r2, [sp, #16]
 8007e92:	b9d8      	cbnz	r0, 8007ecc <_vfiprintf_r+0x12c>
 8007e94:	06d1      	lsls	r1, r2, #27
 8007e96:	bf44      	itt	mi
 8007e98:	2320      	movmi	r3, #32
 8007e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e9e:	0713      	lsls	r3, r2, #28
 8007ea0:	bf44      	itt	mi
 8007ea2:	232b      	movmi	r3, #43	; 0x2b
 8007ea4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8007eac:	2b2a      	cmp	r3, #42	; 0x2a
 8007eae:	d015      	beq.n	8007edc <_vfiprintf_r+0x13c>
 8007eb0:	4654      	mov	r4, sl
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	f04f 0c0a 	mov.w	ip, #10
 8007eb8:	9a07      	ldr	r2, [sp, #28]
 8007eba:	4621      	mov	r1, r4
 8007ebc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ec0:	3b30      	subs	r3, #48	; 0x30
 8007ec2:	2b09      	cmp	r3, #9
 8007ec4:	d94e      	bls.n	8007f64 <_vfiprintf_r+0x1c4>
 8007ec6:	b1b0      	cbz	r0, 8007ef6 <_vfiprintf_r+0x156>
 8007ec8:	9207      	str	r2, [sp, #28]
 8007eca:	e014      	b.n	8007ef6 <_vfiprintf_r+0x156>
 8007ecc:	eba0 0308 	sub.w	r3, r0, r8
 8007ed0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	46a2      	mov	sl, r4
 8007ed8:	9304      	str	r3, [sp, #16]
 8007eda:	e7d2      	b.n	8007e82 <_vfiprintf_r+0xe2>
 8007edc:	9b03      	ldr	r3, [sp, #12]
 8007ede:	1d19      	adds	r1, r3, #4
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	9103      	str	r1, [sp, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	bfbb      	ittet	lt
 8007ee8:	425b      	neglt	r3, r3
 8007eea:	f042 0202 	orrlt.w	r2, r2, #2
 8007eee:	9307      	strge	r3, [sp, #28]
 8007ef0:	9307      	strlt	r3, [sp, #28]
 8007ef2:	bfb8      	it	lt
 8007ef4:	9204      	strlt	r2, [sp, #16]
 8007ef6:	7823      	ldrb	r3, [r4, #0]
 8007ef8:	2b2e      	cmp	r3, #46	; 0x2e
 8007efa:	d10c      	bne.n	8007f16 <_vfiprintf_r+0x176>
 8007efc:	7863      	ldrb	r3, [r4, #1]
 8007efe:	2b2a      	cmp	r3, #42	; 0x2a
 8007f00:	d135      	bne.n	8007f6e <_vfiprintf_r+0x1ce>
 8007f02:	9b03      	ldr	r3, [sp, #12]
 8007f04:	3402      	adds	r4, #2
 8007f06:	1d1a      	adds	r2, r3, #4
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	9203      	str	r2, [sp, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	bfb8      	it	lt
 8007f10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f14:	9305      	str	r3, [sp, #20]
 8007f16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ffc <_vfiprintf_r+0x25c>
 8007f1a:	2203      	movs	r2, #3
 8007f1c:	4650      	mov	r0, sl
 8007f1e:	7821      	ldrb	r1, [r4, #0]
 8007f20:	f7ff f8d8 	bl	80070d4 <memchr>
 8007f24:	b140      	cbz	r0, 8007f38 <_vfiprintf_r+0x198>
 8007f26:	2340      	movs	r3, #64	; 0x40
 8007f28:	eba0 000a 	sub.w	r0, r0, sl
 8007f2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007f30:	9b04      	ldr	r3, [sp, #16]
 8007f32:	3401      	adds	r4, #1
 8007f34:	4303      	orrs	r3, r0
 8007f36:	9304      	str	r3, [sp, #16]
 8007f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f3c:	2206      	movs	r2, #6
 8007f3e:	482c      	ldr	r0, [pc, #176]	; (8007ff0 <_vfiprintf_r+0x250>)
 8007f40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f44:	f7ff f8c6 	bl	80070d4 <memchr>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d03f      	beq.n	8007fcc <_vfiprintf_r+0x22c>
 8007f4c:	4b29      	ldr	r3, [pc, #164]	; (8007ff4 <_vfiprintf_r+0x254>)
 8007f4e:	bb1b      	cbnz	r3, 8007f98 <_vfiprintf_r+0x1f8>
 8007f50:	9b03      	ldr	r3, [sp, #12]
 8007f52:	3307      	adds	r3, #7
 8007f54:	f023 0307 	bic.w	r3, r3, #7
 8007f58:	3308      	adds	r3, #8
 8007f5a:	9303      	str	r3, [sp, #12]
 8007f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f5e:	443b      	add	r3, r7
 8007f60:	9309      	str	r3, [sp, #36]	; 0x24
 8007f62:	e767      	b.n	8007e34 <_vfiprintf_r+0x94>
 8007f64:	460c      	mov	r4, r1
 8007f66:	2001      	movs	r0, #1
 8007f68:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f6c:	e7a5      	b.n	8007eba <_vfiprintf_r+0x11a>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	f04f 0c0a 	mov.w	ip, #10
 8007f74:	4619      	mov	r1, r3
 8007f76:	3401      	adds	r4, #1
 8007f78:	9305      	str	r3, [sp, #20]
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f80:	3a30      	subs	r2, #48	; 0x30
 8007f82:	2a09      	cmp	r2, #9
 8007f84:	d903      	bls.n	8007f8e <_vfiprintf_r+0x1ee>
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d0c5      	beq.n	8007f16 <_vfiprintf_r+0x176>
 8007f8a:	9105      	str	r1, [sp, #20]
 8007f8c:	e7c3      	b.n	8007f16 <_vfiprintf_r+0x176>
 8007f8e:	4604      	mov	r4, r0
 8007f90:	2301      	movs	r3, #1
 8007f92:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f96:	e7f0      	b.n	8007f7a <_vfiprintf_r+0x1da>
 8007f98:	ab03      	add	r3, sp, #12
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	462a      	mov	r2, r5
 8007f9e:	4630      	mov	r0, r6
 8007fa0:	4b15      	ldr	r3, [pc, #84]	; (8007ff8 <_vfiprintf_r+0x258>)
 8007fa2:	a904      	add	r1, sp, #16
 8007fa4:	f7fd fe0a 	bl	8005bbc <_printf_float>
 8007fa8:	4607      	mov	r7, r0
 8007faa:	1c78      	adds	r0, r7, #1
 8007fac:	d1d6      	bne.n	8007f5c <_vfiprintf_r+0x1bc>
 8007fae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fb0:	07d9      	lsls	r1, r3, #31
 8007fb2:	d405      	bmi.n	8007fc0 <_vfiprintf_r+0x220>
 8007fb4:	89ab      	ldrh	r3, [r5, #12]
 8007fb6:	059a      	lsls	r2, r3, #22
 8007fb8:	d402      	bmi.n	8007fc0 <_vfiprintf_r+0x220>
 8007fba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fbc:	f000 faaf 	bl	800851e <__retarget_lock_release_recursive>
 8007fc0:	89ab      	ldrh	r3, [r5, #12]
 8007fc2:	065b      	lsls	r3, r3, #25
 8007fc4:	f53f af12 	bmi.w	8007dec <_vfiprintf_r+0x4c>
 8007fc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fca:	e711      	b.n	8007df0 <_vfiprintf_r+0x50>
 8007fcc:	ab03      	add	r3, sp, #12
 8007fce:	9300      	str	r3, [sp, #0]
 8007fd0:	462a      	mov	r2, r5
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	4b08      	ldr	r3, [pc, #32]	; (8007ff8 <_vfiprintf_r+0x258>)
 8007fd6:	a904      	add	r1, sp, #16
 8007fd8:	f7fe f88c 	bl	80060f4 <_printf_i>
 8007fdc:	e7e4      	b.n	8007fa8 <_vfiprintf_r+0x208>
 8007fde:	bf00      	nop
 8007fe0:	08008c24 	.word	0x08008c24
 8007fe4:	08008c44 	.word	0x08008c44
 8007fe8:	08008c04 	.word	0x08008c04
 8007fec:	08008aac 	.word	0x08008aac
 8007ff0:	08008ab6 	.word	0x08008ab6
 8007ff4:	08005bbd 	.word	0x08005bbd
 8007ff8:	08007d7b 	.word	0x08007d7b
 8007ffc:	08008ab2 	.word	0x08008ab2

08008000 <__swbuf_r>:
 8008000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008002:	460e      	mov	r6, r1
 8008004:	4614      	mov	r4, r2
 8008006:	4605      	mov	r5, r0
 8008008:	b118      	cbz	r0, 8008012 <__swbuf_r+0x12>
 800800a:	6983      	ldr	r3, [r0, #24]
 800800c:	b90b      	cbnz	r3, 8008012 <__swbuf_r+0x12>
 800800e:	f000 f9e7 	bl	80083e0 <__sinit>
 8008012:	4b21      	ldr	r3, [pc, #132]	; (8008098 <__swbuf_r+0x98>)
 8008014:	429c      	cmp	r4, r3
 8008016:	d12b      	bne.n	8008070 <__swbuf_r+0x70>
 8008018:	686c      	ldr	r4, [r5, #4]
 800801a:	69a3      	ldr	r3, [r4, #24]
 800801c:	60a3      	str	r3, [r4, #8]
 800801e:	89a3      	ldrh	r3, [r4, #12]
 8008020:	071a      	lsls	r2, r3, #28
 8008022:	d52f      	bpl.n	8008084 <__swbuf_r+0x84>
 8008024:	6923      	ldr	r3, [r4, #16]
 8008026:	b36b      	cbz	r3, 8008084 <__swbuf_r+0x84>
 8008028:	6923      	ldr	r3, [r4, #16]
 800802a:	6820      	ldr	r0, [r4, #0]
 800802c:	b2f6      	uxtb	r6, r6
 800802e:	1ac0      	subs	r0, r0, r3
 8008030:	6963      	ldr	r3, [r4, #20]
 8008032:	4637      	mov	r7, r6
 8008034:	4283      	cmp	r3, r0
 8008036:	dc04      	bgt.n	8008042 <__swbuf_r+0x42>
 8008038:	4621      	mov	r1, r4
 800803a:	4628      	mov	r0, r5
 800803c:	f000 f93c 	bl	80082b8 <_fflush_r>
 8008040:	bb30      	cbnz	r0, 8008090 <__swbuf_r+0x90>
 8008042:	68a3      	ldr	r3, [r4, #8]
 8008044:	3001      	adds	r0, #1
 8008046:	3b01      	subs	r3, #1
 8008048:	60a3      	str	r3, [r4, #8]
 800804a:	6823      	ldr	r3, [r4, #0]
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	701e      	strb	r6, [r3, #0]
 8008052:	6963      	ldr	r3, [r4, #20]
 8008054:	4283      	cmp	r3, r0
 8008056:	d004      	beq.n	8008062 <__swbuf_r+0x62>
 8008058:	89a3      	ldrh	r3, [r4, #12]
 800805a:	07db      	lsls	r3, r3, #31
 800805c:	d506      	bpl.n	800806c <__swbuf_r+0x6c>
 800805e:	2e0a      	cmp	r6, #10
 8008060:	d104      	bne.n	800806c <__swbuf_r+0x6c>
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 f927 	bl	80082b8 <_fflush_r>
 800806a:	b988      	cbnz	r0, 8008090 <__swbuf_r+0x90>
 800806c:	4638      	mov	r0, r7
 800806e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008070:	4b0a      	ldr	r3, [pc, #40]	; (800809c <__swbuf_r+0x9c>)
 8008072:	429c      	cmp	r4, r3
 8008074:	d101      	bne.n	800807a <__swbuf_r+0x7a>
 8008076:	68ac      	ldr	r4, [r5, #8]
 8008078:	e7cf      	b.n	800801a <__swbuf_r+0x1a>
 800807a:	4b09      	ldr	r3, [pc, #36]	; (80080a0 <__swbuf_r+0xa0>)
 800807c:	429c      	cmp	r4, r3
 800807e:	bf08      	it	eq
 8008080:	68ec      	ldreq	r4, [r5, #12]
 8008082:	e7ca      	b.n	800801a <__swbuf_r+0x1a>
 8008084:	4621      	mov	r1, r4
 8008086:	4628      	mov	r0, r5
 8008088:	f000 f81a 	bl	80080c0 <__swsetup_r>
 800808c:	2800      	cmp	r0, #0
 800808e:	d0cb      	beq.n	8008028 <__swbuf_r+0x28>
 8008090:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008094:	e7ea      	b.n	800806c <__swbuf_r+0x6c>
 8008096:	bf00      	nop
 8008098:	08008c24 	.word	0x08008c24
 800809c:	08008c44 	.word	0x08008c44
 80080a0:	08008c04 	.word	0x08008c04

080080a4 <__ascii_wctomb>:
 80080a4:	4603      	mov	r3, r0
 80080a6:	4608      	mov	r0, r1
 80080a8:	b141      	cbz	r1, 80080bc <__ascii_wctomb+0x18>
 80080aa:	2aff      	cmp	r2, #255	; 0xff
 80080ac:	d904      	bls.n	80080b8 <__ascii_wctomb+0x14>
 80080ae:	228a      	movs	r2, #138	; 0x8a
 80080b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	4770      	bx	lr
 80080b8:	2001      	movs	r0, #1
 80080ba:	700a      	strb	r2, [r1, #0]
 80080bc:	4770      	bx	lr
	...

080080c0 <__swsetup_r>:
 80080c0:	4b32      	ldr	r3, [pc, #200]	; (800818c <__swsetup_r+0xcc>)
 80080c2:	b570      	push	{r4, r5, r6, lr}
 80080c4:	681d      	ldr	r5, [r3, #0]
 80080c6:	4606      	mov	r6, r0
 80080c8:	460c      	mov	r4, r1
 80080ca:	b125      	cbz	r5, 80080d6 <__swsetup_r+0x16>
 80080cc:	69ab      	ldr	r3, [r5, #24]
 80080ce:	b913      	cbnz	r3, 80080d6 <__swsetup_r+0x16>
 80080d0:	4628      	mov	r0, r5
 80080d2:	f000 f985 	bl	80083e0 <__sinit>
 80080d6:	4b2e      	ldr	r3, [pc, #184]	; (8008190 <__swsetup_r+0xd0>)
 80080d8:	429c      	cmp	r4, r3
 80080da:	d10f      	bne.n	80080fc <__swsetup_r+0x3c>
 80080dc:	686c      	ldr	r4, [r5, #4]
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080e4:	0719      	lsls	r1, r3, #28
 80080e6:	d42c      	bmi.n	8008142 <__swsetup_r+0x82>
 80080e8:	06dd      	lsls	r5, r3, #27
 80080ea:	d411      	bmi.n	8008110 <__swsetup_r+0x50>
 80080ec:	2309      	movs	r3, #9
 80080ee:	6033      	str	r3, [r6, #0]
 80080f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080f8:	81a3      	strh	r3, [r4, #12]
 80080fa:	e03e      	b.n	800817a <__swsetup_r+0xba>
 80080fc:	4b25      	ldr	r3, [pc, #148]	; (8008194 <__swsetup_r+0xd4>)
 80080fe:	429c      	cmp	r4, r3
 8008100:	d101      	bne.n	8008106 <__swsetup_r+0x46>
 8008102:	68ac      	ldr	r4, [r5, #8]
 8008104:	e7eb      	b.n	80080de <__swsetup_r+0x1e>
 8008106:	4b24      	ldr	r3, [pc, #144]	; (8008198 <__swsetup_r+0xd8>)
 8008108:	429c      	cmp	r4, r3
 800810a:	bf08      	it	eq
 800810c:	68ec      	ldreq	r4, [r5, #12]
 800810e:	e7e6      	b.n	80080de <__swsetup_r+0x1e>
 8008110:	0758      	lsls	r0, r3, #29
 8008112:	d512      	bpl.n	800813a <__swsetup_r+0x7a>
 8008114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008116:	b141      	cbz	r1, 800812a <__swsetup_r+0x6a>
 8008118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800811c:	4299      	cmp	r1, r3
 800811e:	d002      	beq.n	8008126 <__swsetup_r+0x66>
 8008120:	4630      	mov	r0, r6
 8008122:	f7ff fb75 	bl	8007810 <_free_r>
 8008126:	2300      	movs	r3, #0
 8008128:	6363      	str	r3, [r4, #52]	; 0x34
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008130:	81a3      	strh	r3, [r4, #12]
 8008132:	2300      	movs	r3, #0
 8008134:	6063      	str	r3, [r4, #4]
 8008136:	6923      	ldr	r3, [r4, #16]
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	89a3      	ldrh	r3, [r4, #12]
 800813c:	f043 0308 	orr.w	r3, r3, #8
 8008140:	81a3      	strh	r3, [r4, #12]
 8008142:	6923      	ldr	r3, [r4, #16]
 8008144:	b94b      	cbnz	r3, 800815a <__swsetup_r+0x9a>
 8008146:	89a3      	ldrh	r3, [r4, #12]
 8008148:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800814c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008150:	d003      	beq.n	800815a <__swsetup_r+0x9a>
 8008152:	4621      	mov	r1, r4
 8008154:	4630      	mov	r0, r6
 8008156:	f000 fa07 	bl	8008568 <__smakebuf_r>
 800815a:	89a0      	ldrh	r0, [r4, #12]
 800815c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008160:	f010 0301 	ands.w	r3, r0, #1
 8008164:	d00a      	beq.n	800817c <__swsetup_r+0xbc>
 8008166:	2300      	movs	r3, #0
 8008168:	60a3      	str	r3, [r4, #8]
 800816a:	6963      	ldr	r3, [r4, #20]
 800816c:	425b      	negs	r3, r3
 800816e:	61a3      	str	r3, [r4, #24]
 8008170:	6923      	ldr	r3, [r4, #16]
 8008172:	b943      	cbnz	r3, 8008186 <__swsetup_r+0xc6>
 8008174:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008178:	d1ba      	bne.n	80080f0 <__swsetup_r+0x30>
 800817a:	bd70      	pop	{r4, r5, r6, pc}
 800817c:	0781      	lsls	r1, r0, #30
 800817e:	bf58      	it	pl
 8008180:	6963      	ldrpl	r3, [r4, #20]
 8008182:	60a3      	str	r3, [r4, #8]
 8008184:	e7f4      	b.n	8008170 <__swsetup_r+0xb0>
 8008186:	2000      	movs	r0, #0
 8008188:	e7f7      	b.n	800817a <__swsetup_r+0xba>
 800818a:	bf00      	nop
 800818c:	2000010c 	.word	0x2000010c
 8008190:	08008c24 	.word	0x08008c24
 8008194:	08008c44 	.word	0x08008c44
 8008198:	08008c04 	.word	0x08008c04

0800819c <abort>:
 800819c:	2006      	movs	r0, #6
 800819e:	b508      	push	{r3, lr}
 80081a0:	f000 fa52 	bl	8008648 <raise>
 80081a4:	2001      	movs	r0, #1
 80081a6:	f7fa fb92 	bl	80028ce <_exit>
	...

080081ac <__sflush_r>:
 80081ac:	898a      	ldrh	r2, [r1, #12]
 80081ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b2:	4605      	mov	r5, r0
 80081b4:	0710      	lsls	r0, r2, #28
 80081b6:	460c      	mov	r4, r1
 80081b8:	d458      	bmi.n	800826c <__sflush_r+0xc0>
 80081ba:	684b      	ldr	r3, [r1, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	dc05      	bgt.n	80081cc <__sflush_r+0x20>
 80081c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	dc02      	bgt.n	80081cc <__sflush_r+0x20>
 80081c6:	2000      	movs	r0, #0
 80081c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081ce:	2e00      	cmp	r6, #0
 80081d0:	d0f9      	beq.n	80081c6 <__sflush_r+0x1a>
 80081d2:	2300      	movs	r3, #0
 80081d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081d8:	682f      	ldr	r7, [r5, #0]
 80081da:	602b      	str	r3, [r5, #0]
 80081dc:	d032      	beq.n	8008244 <__sflush_r+0x98>
 80081de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081e0:	89a3      	ldrh	r3, [r4, #12]
 80081e2:	075a      	lsls	r2, r3, #29
 80081e4:	d505      	bpl.n	80081f2 <__sflush_r+0x46>
 80081e6:	6863      	ldr	r3, [r4, #4]
 80081e8:	1ac0      	subs	r0, r0, r3
 80081ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081ec:	b10b      	cbz	r3, 80081f2 <__sflush_r+0x46>
 80081ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081f0:	1ac0      	subs	r0, r0, r3
 80081f2:	2300      	movs	r3, #0
 80081f4:	4602      	mov	r2, r0
 80081f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081f8:	4628      	mov	r0, r5
 80081fa:	6a21      	ldr	r1, [r4, #32]
 80081fc:	47b0      	blx	r6
 80081fe:	1c43      	adds	r3, r0, #1
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	d106      	bne.n	8008212 <__sflush_r+0x66>
 8008204:	6829      	ldr	r1, [r5, #0]
 8008206:	291d      	cmp	r1, #29
 8008208:	d82c      	bhi.n	8008264 <__sflush_r+0xb8>
 800820a:	4a2a      	ldr	r2, [pc, #168]	; (80082b4 <__sflush_r+0x108>)
 800820c:	40ca      	lsrs	r2, r1
 800820e:	07d6      	lsls	r6, r2, #31
 8008210:	d528      	bpl.n	8008264 <__sflush_r+0xb8>
 8008212:	2200      	movs	r2, #0
 8008214:	6062      	str	r2, [r4, #4]
 8008216:	6922      	ldr	r2, [r4, #16]
 8008218:	04d9      	lsls	r1, r3, #19
 800821a:	6022      	str	r2, [r4, #0]
 800821c:	d504      	bpl.n	8008228 <__sflush_r+0x7c>
 800821e:	1c42      	adds	r2, r0, #1
 8008220:	d101      	bne.n	8008226 <__sflush_r+0x7a>
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	b903      	cbnz	r3, 8008228 <__sflush_r+0x7c>
 8008226:	6560      	str	r0, [r4, #84]	; 0x54
 8008228:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800822a:	602f      	str	r7, [r5, #0]
 800822c:	2900      	cmp	r1, #0
 800822e:	d0ca      	beq.n	80081c6 <__sflush_r+0x1a>
 8008230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008234:	4299      	cmp	r1, r3
 8008236:	d002      	beq.n	800823e <__sflush_r+0x92>
 8008238:	4628      	mov	r0, r5
 800823a:	f7ff fae9 	bl	8007810 <_free_r>
 800823e:	2000      	movs	r0, #0
 8008240:	6360      	str	r0, [r4, #52]	; 0x34
 8008242:	e7c1      	b.n	80081c8 <__sflush_r+0x1c>
 8008244:	6a21      	ldr	r1, [r4, #32]
 8008246:	2301      	movs	r3, #1
 8008248:	4628      	mov	r0, r5
 800824a:	47b0      	blx	r6
 800824c:	1c41      	adds	r1, r0, #1
 800824e:	d1c7      	bne.n	80081e0 <__sflush_r+0x34>
 8008250:	682b      	ldr	r3, [r5, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d0c4      	beq.n	80081e0 <__sflush_r+0x34>
 8008256:	2b1d      	cmp	r3, #29
 8008258:	d001      	beq.n	800825e <__sflush_r+0xb2>
 800825a:	2b16      	cmp	r3, #22
 800825c:	d101      	bne.n	8008262 <__sflush_r+0xb6>
 800825e:	602f      	str	r7, [r5, #0]
 8008260:	e7b1      	b.n	80081c6 <__sflush_r+0x1a>
 8008262:	89a3      	ldrh	r3, [r4, #12]
 8008264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008268:	81a3      	strh	r3, [r4, #12]
 800826a:	e7ad      	b.n	80081c8 <__sflush_r+0x1c>
 800826c:	690f      	ldr	r7, [r1, #16]
 800826e:	2f00      	cmp	r7, #0
 8008270:	d0a9      	beq.n	80081c6 <__sflush_r+0x1a>
 8008272:	0793      	lsls	r3, r2, #30
 8008274:	bf18      	it	ne
 8008276:	2300      	movne	r3, #0
 8008278:	680e      	ldr	r6, [r1, #0]
 800827a:	bf08      	it	eq
 800827c:	694b      	ldreq	r3, [r1, #20]
 800827e:	eba6 0807 	sub.w	r8, r6, r7
 8008282:	600f      	str	r7, [r1, #0]
 8008284:	608b      	str	r3, [r1, #8]
 8008286:	f1b8 0f00 	cmp.w	r8, #0
 800828a:	dd9c      	ble.n	80081c6 <__sflush_r+0x1a>
 800828c:	4643      	mov	r3, r8
 800828e:	463a      	mov	r2, r7
 8008290:	4628      	mov	r0, r5
 8008292:	6a21      	ldr	r1, [r4, #32]
 8008294:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008296:	47b0      	blx	r6
 8008298:	2800      	cmp	r0, #0
 800829a:	dc06      	bgt.n	80082aa <__sflush_r+0xfe>
 800829c:	89a3      	ldrh	r3, [r4, #12]
 800829e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	e78e      	b.n	80081c8 <__sflush_r+0x1c>
 80082aa:	4407      	add	r7, r0
 80082ac:	eba8 0800 	sub.w	r8, r8, r0
 80082b0:	e7e9      	b.n	8008286 <__sflush_r+0xda>
 80082b2:	bf00      	nop
 80082b4:	20400001 	.word	0x20400001

080082b8 <_fflush_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	690b      	ldr	r3, [r1, #16]
 80082bc:	4605      	mov	r5, r0
 80082be:	460c      	mov	r4, r1
 80082c0:	b913      	cbnz	r3, 80082c8 <_fflush_r+0x10>
 80082c2:	2500      	movs	r5, #0
 80082c4:	4628      	mov	r0, r5
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	b118      	cbz	r0, 80082d2 <_fflush_r+0x1a>
 80082ca:	6983      	ldr	r3, [r0, #24]
 80082cc:	b90b      	cbnz	r3, 80082d2 <_fflush_r+0x1a>
 80082ce:	f000 f887 	bl	80083e0 <__sinit>
 80082d2:	4b14      	ldr	r3, [pc, #80]	; (8008324 <_fflush_r+0x6c>)
 80082d4:	429c      	cmp	r4, r3
 80082d6:	d11b      	bne.n	8008310 <_fflush_r+0x58>
 80082d8:	686c      	ldr	r4, [r5, #4]
 80082da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d0ef      	beq.n	80082c2 <_fflush_r+0xa>
 80082e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082e4:	07d0      	lsls	r0, r2, #31
 80082e6:	d404      	bmi.n	80082f2 <_fflush_r+0x3a>
 80082e8:	0599      	lsls	r1, r3, #22
 80082ea:	d402      	bmi.n	80082f2 <_fflush_r+0x3a>
 80082ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082ee:	f000 f915 	bl	800851c <__retarget_lock_acquire_recursive>
 80082f2:	4628      	mov	r0, r5
 80082f4:	4621      	mov	r1, r4
 80082f6:	f7ff ff59 	bl	80081ac <__sflush_r>
 80082fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082fc:	4605      	mov	r5, r0
 80082fe:	07da      	lsls	r2, r3, #31
 8008300:	d4e0      	bmi.n	80082c4 <_fflush_r+0xc>
 8008302:	89a3      	ldrh	r3, [r4, #12]
 8008304:	059b      	lsls	r3, r3, #22
 8008306:	d4dd      	bmi.n	80082c4 <_fflush_r+0xc>
 8008308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800830a:	f000 f908 	bl	800851e <__retarget_lock_release_recursive>
 800830e:	e7d9      	b.n	80082c4 <_fflush_r+0xc>
 8008310:	4b05      	ldr	r3, [pc, #20]	; (8008328 <_fflush_r+0x70>)
 8008312:	429c      	cmp	r4, r3
 8008314:	d101      	bne.n	800831a <_fflush_r+0x62>
 8008316:	68ac      	ldr	r4, [r5, #8]
 8008318:	e7df      	b.n	80082da <_fflush_r+0x22>
 800831a:	4b04      	ldr	r3, [pc, #16]	; (800832c <_fflush_r+0x74>)
 800831c:	429c      	cmp	r4, r3
 800831e:	bf08      	it	eq
 8008320:	68ec      	ldreq	r4, [r5, #12]
 8008322:	e7da      	b.n	80082da <_fflush_r+0x22>
 8008324:	08008c24 	.word	0x08008c24
 8008328:	08008c44 	.word	0x08008c44
 800832c:	08008c04 	.word	0x08008c04

08008330 <std>:
 8008330:	2300      	movs	r3, #0
 8008332:	b510      	push	{r4, lr}
 8008334:	4604      	mov	r4, r0
 8008336:	e9c0 3300 	strd	r3, r3, [r0]
 800833a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800833e:	6083      	str	r3, [r0, #8]
 8008340:	8181      	strh	r1, [r0, #12]
 8008342:	6643      	str	r3, [r0, #100]	; 0x64
 8008344:	81c2      	strh	r2, [r0, #14]
 8008346:	6183      	str	r3, [r0, #24]
 8008348:	4619      	mov	r1, r3
 800834a:	2208      	movs	r2, #8
 800834c:	305c      	adds	r0, #92	; 0x5c
 800834e:	f7fd fb8f 	bl	8005a70 <memset>
 8008352:	4b05      	ldr	r3, [pc, #20]	; (8008368 <std+0x38>)
 8008354:	6224      	str	r4, [r4, #32]
 8008356:	6263      	str	r3, [r4, #36]	; 0x24
 8008358:	4b04      	ldr	r3, [pc, #16]	; (800836c <std+0x3c>)
 800835a:	62a3      	str	r3, [r4, #40]	; 0x28
 800835c:	4b04      	ldr	r3, [pc, #16]	; (8008370 <std+0x40>)
 800835e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008360:	4b04      	ldr	r3, [pc, #16]	; (8008374 <std+0x44>)
 8008362:	6323      	str	r3, [r4, #48]	; 0x30
 8008364:	bd10      	pop	{r4, pc}
 8008366:	bf00      	nop
 8008368:	08008681 	.word	0x08008681
 800836c:	080086a3 	.word	0x080086a3
 8008370:	080086db 	.word	0x080086db
 8008374:	080086ff 	.word	0x080086ff

08008378 <_cleanup_r>:
 8008378:	4901      	ldr	r1, [pc, #4]	; (8008380 <_cleanup_r+0x8>)
 800837a:	f000 b8af 	b.w	80084dc <_fwalk_reent>
 800837e:	bf00      	nop
 8008380:	080082b9 	.word	0x080082b9

08008384 <__sfmoreglue>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	2568      	movs	r5, #104	; 0x68
 8008388:	1e4a      	subs	r2, r1, #1
 800838a:	4355      	muls	r5, r2
 800838c:	460e      	mov	r6, r1
 800838e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008392:	f7ff fa89 	bl	80078a8 <_malloc_r>
 8008396:	4604      	mov	r4, r0
 8008398:	b140      	cbz	r0, 80083ac <__sfmoreglue+0x28>
 800839a:	2100      	movs	r1, #0
 800839c:	e9c0 1600 	strd	r1, r6, [r0]
 80083a0:	300c      	adds	r0, #12
 80083a2:	60a0      	str	r0, [r4, #8]
 80083a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80083a8:	f7fd fb62 	bl	8005a70 <memset>
 80083ac:	4620      	mov	r0, r4
 80083ae:	bd70      	pop	{r4, r5, r6, pc}

080083b0 <__sfp_lock_acquire>:
 80083b0:	4801      	ldr	r0, [pc, #4]	; (80083b8 <__sfp_lock_acquire+0x8>)
 80083b2:	f000 b8b3 	b.w	800851c <__retarget_lock_acquire_recursive>
 80083b6:	bf00      	nop
 80083b8:	20000518 	.word	0x20000518

080083bc <__sfp_lock_release>:
 80083bc:	4801      	ldr	r0, [pc, #4]	; (80083c4 <__sfp_lock_release+0x8>)
 80083be:	f000 b8ae 	b.w	800851e <__retarget_lock_release_recursive>
 80083c2:	bf00      	nop
 80083c4:	20000518 	.word	0x20000518

080083c8 <__sinit_lock_acquire>:
 80083c8:	4801      	ldr	r0, [pc, #4]	; (80083d0 <__sinit_lock_acquire+0x8>)
 80083ca:	f000 b8a7 	b.w	800851c <__retarget_lock_acquire_recursive>
 80083ce:	bf00      	nop
 80083d0:	20000513 	.word	0x20000513

080083d4 <__sinit_lock_release>:
 80083d4:	4801      	ldr	r0, [pc, #4]	; (80083dc <__sinit_lock_release+0x8>)
 80083d6:	f000 b8a2 	b.w	800851e <__retarget_lock_release_recursive>
 80083da:	bf00      	nop
 80083dc:	20000513 	.word	0x20000513

080083e0 <__sinit>:
 80083e0:	b510      	push	{r4, lr}
 80083e2:	4604      	mov	r4, r0
 80083e4:	f7ff fff0 	bl	80083c8 <__sinit_lock_acquire>
 80083e8:	69a3      	ldr	r3, [r4, #24]
 80083ea:	b11b      	cbz	r3, 80083f4 <__sinit+0x14>
 80083ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083f0:	f7ff bff0 	b.w	80083d4 <__sinit_lock_release>
 80083f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80083f8:	6523      	str	r3, [r4, #80]	; 0x50
 80083fa:	4b13      	ldr	r3, [pc, #76]	; (8008448 <__sinit+0x68>)
 80083fc:	4a13      	ldr	r2, [pc, #76]	; (800844c <__sinit+0x6c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	62a2      	str	r2, [r4, #40]	; 0x28
 8008402:	42a3      	cmp	r3, r4
 8008404:	bf08      	it	eq
 8008406:	2301      	moveq	r3, #1
 8008408:	4620      	mov	r0, r4
 800840a:	bf08      	it	eq
 800840c:	61a3      	streq	r3, [r4, #24]
 800840e:	f000 f81f 	bl	8008450 <__sfp>
 8008412:	6060      	str	r0, [r4, #4]
 8008414:	4620      	mov	r0, r4
 8008416:	f000 f81b 	bl	8008450 <__sfp>
 800841a:	60a0      	str	r0, [r4, #8]
 800841c:	4620      	mov	r0, r4
 800841e:	f000 f817 	bl	8008450 <__sfp>
 8008422:	2200      	movs	r2, #0
 8008424:	2104      	movs	r1, #4
 8008426:	60e0      	str	r0, [r4, #12]
 8008428:	6860      	ldr	r0, [r4, #4]
 800842a:	f7ff ff81 	bl	8008330 <std>
 800842e:	2201      	movs	r2, #1
 8008430:	2109      	movs	r1, #9
 8008432:	68a0      	ldr	r0, [r4, #8]
 8008434:	f7ff ff7c 	bl	8008330 <std>
 8008438:	2202      	movs	r2, #2
 800843a:	2112      	movs	r1, #18
 800843c:	68e0      	ldr	r0, [r4, #12]
 800843e:	f7ff ff77 	bl	8008330 <std>
 8008442:	2301      	movs	r3, #1
 8008444:	61a3      	str	r3, [r4, #24]
 8008446:	e7d1      	b.n	80083ec <__sinit+0xc>
 8008448:	08008880 	.word	0x08008880
 800844c:	08008379 	.word	0x08008379

08008450 <__sfp>:
 8008450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008452:	4607      	mov	r7, r0
 8008454:	f7ff ffac 	bl	80083b0 <__sfp_lock_acquire>
 8008458:	4b1e      	ldr	r3, [pc, #120]	; (80084d4 <__sfp+0x84>)
 800845a:	681e      	ldr	r6, [r3, #0]
 800845c:	69b3      	ldr	r3, [r6, #24]
 800845e:	b913      	cbnz	r3, 8008466 <__sfp+0x16>
 8008460:	4630      	mov	r0, r6
 8008462:	f7ff ffbd 	bl	80083e0 <__sinit>
 8008466:	3648      	adds	r6, #72	; 0x48
 8008468:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800846c:	3b01      	subs	r3, #1
 800846e:	d503      	bpl.n	8008478 <__sfp+0x28>
 8008470:	6833      	ldr	r3, [r6, #0]
 8008472:	b30b      	cbz	r3, 80084b8 <__sfp+0x68>
 8008474:	6836      	ldr	r6, [r6, #0]
 8008476:	e7f7      	b.n	8008468 <__sfp+0x18>
 8008478:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800847c:	b9d5      	cbnz	r5, 80084b4 <__sfp+0x64>
 800847e:	4b16      	ldr	r3, [pc, #88]	; (80084d8 <__sfp+0x88>)
 8008480:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008484:	60e3      	str	r3, [r4, #12]
 8008486:	6665      	str	r5, [r4, #100]	; 0x64
 8008488:	f000 f847 	bl	800851a <__retarget_lock_init_recursive>
 800848c:	f7ff ff96 	bl	80083bc <__sfp_lock_release>
 8008490:	2208      	movs	r2, #8
 8008492:	4629      	mov	r1, r5
 8008494:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008498:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800849c:	6025      	str	r5, [r4, #0]
 800849e:	61a5      	str	r5, [r4, #24]
 80084a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80084a4:	f7fd fae4 	bl	8005a70 <memset>
 80084a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80084ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80084b0:	4620      	mov	r0, r4
 80084b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084b4:	3468      	adds	r4, #104	; 0x68
 80084b6:	e7d9      	b.n	800846c <__sfp+0x1c>
 80084b8:	2104      	movs	r1, #4
 80084ba:	4638      	mov	r0, r7
 80084bc:	f7ff ff62 	bl	8008384 <__sfmoreglue>
 80084c0:	4604      	mov	r4, r0
 80084c2:	6030      	str	r0, [r6, #0]
 80084c4:	2800      	cmp	r0, #0
 80084c6:	d1d5      	bne.n	8008474 <__sfp+0x24>
 80084c8:	f7ff ff78 	bl	80083bc <__sfp_lock_release>
 80084cc:	230c      	movs	r3, #12
 80084ce:	603b      	str	r3, [r7, #0]
 80084d0:	e7ee      	b.n	80084b0 <__sfp+0x60>
 80084d2:	bf00      	nop
 80084d4:	08008880 	.word	0x08008880
 80084d8:	ffff0001 	.word	0xffff0001

080084dc <_fwalk_reent>:
 80084dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084e0:	4606      	mov	r6, r0
 80084e2:	4688      	mov	r8, r1
 80084e4:	2700      	movs	r7, #0
 80084e6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80084ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80084ee:	f1b9 0901 	subs.w	r9, r9, #1
 80084f2:	d505      	bpl.n	8008500 <_fwalk_reent+0x24>
 80084f4:	6824      	ldr	r4, [r4, #0]
 80084f6:	2c00      	cmp	r4, #0
 80084f8:	d1f7      	bne.n	80084ea <_fwalk_reent+0xe>
 80084fa:	4638      	mov	r0, r7
 80084fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008500:	89ab      	ldrh	r3, [r5, #12]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d907      	bls.n	8008516 <_fwalk_reent+0x3a>
 8008506:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800850a:	3301      	adds	r3, #1
 800850c:	d003      	beq.n	8008516 <_fwalk_reent+0x3a>
 800850e:	4629      	mov	r1, r5
 8008510:	4630      	mov	r0, r6
 8008512:	47c0      	blx	r8
 8008514:	4307      	orrs	r7, r0
 8008516:	3568      	adds	r5, #104	; 0x68
 8008518:	e7e9      	b.n	80084ee <_fwalk_reent+0x12>

0800851a <__retarget_lock_init_recursive>:
 800851a:	4770      	bx	lr

0800851c <__retarget_lock_acquire_recursive>:
 800851c:	4770      	bx	lr

0800851e <__retarget_lock_release_recursive>:
 800851e:	4770      	bx	lr

08008520 <__swhatbuf_r>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	460e      	mov	r6, r1
 8008524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008528:	4614      	mov	r4, r2
 800852a:	2900      	cmp	r1, #0
 800852c:	461d      	mov	r5, r3
 800852e:	b096      	sub	sp, #88	; 0x58
 8008530:	da07      	bge.n	8008542 <__swhatbuf_r+0x22>
 8008532:	2300      	movs	r3, #0
 8008534:	602b      	str	r3, [r5, #0]
 8008536:	89b3      	ldrh	r3, [r6, #12]
 8008538:	061a      	lsls	r2, r3, #24
 800853a:	d410      	bmi.n	800855e <__swhatbuf_r+0x3e>
 800853c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008540:	e00e      	b.n	8008560 <__swhatbuf_r+0x40>
 8008542:	466a      	mov	r2, sp
 8008544:	f000 f902 	bl	800874c <_fstat_r>
 8008548:	2800      	cmp	r0, #0
 800854a:	dbf2      	blt.n	8008532 <__swhatbuf_r+0x12>
 800854c:	9a01      	ldr	r2, [sp, #4]
 800854e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008552:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008556:	425a      	negs	r2, r3
 8008558:	415a      	adcs	r2, r3
 800855a:	602a      	str	r2, [r5, #0]
 800855c:	e7ee      	b.n	800853c <__swhatbuf_r+0x1c>
 800855e:	2340      	movs	r3, #64	; 0x40
 8008560:	2000      	movs	r0, #0
 8008562:	6023      	str	r3, [r4, #0]
 8008564:	b016      	add	sp, #88	; 0x58
 8008566:	bd70      	pop	{r4, r5, r6, pc}

08008568 <__smakebuf_r>:
 8008568:	898b      	ldrh	r3, [r1, #12]
 800856a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800856c:	079d      	lsls	r5, r3, #30
 800856e:	4606      	mov	r6, r0
 8008570:	460c      	mov	r4, r1
 8008572:	d507      	bpl.n	8008584 <__smakebuf_r+0x1c>
 8008574:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	6123      	str	r3, [r4, #16]
 800857c:	2301      	movs	r3, #1
 800857e:	6163      	str	r3, [r4, #20]
 8008580:	b002      	add	sp, #8
 8008582:	bd70      	pop	{r4, r5, r6, pc}
 8008584:	466a      	mov	r2, sp
 8008586:	ab01      	add	r3, sp, #4
 8008588:	f7ff ffca 	bl	8008520 <__swhatbuf_r>
 800858c:	9900      	ldr	r1, [sp, #0]
 800858e:	4605      	mov	r5, r0
 8008590:	4630      	mov	r0, r6
 8008592:	f7ff f989 	bl	80078a8 <_malloc_r>
 8008596:	b948      	cbnz	r0, 80085ac <__smakebuf_r+0x44>
 8008598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859c:	059a      	lsls	r2, r3, #22
 800859e:	d4ef      	bmi.n	8008580 <__smakebuf_r+0x18>
 80085a0:	f023 0303 	bic.w	r3, r3, #3
 80085a4:	f043 0302 	orr.w	r3, r3, #2
 80085a8:	81a3      	strh	r3, [r4, #12]
 80085aa:	e7e3      	b.n	8008574 <__smakebuf_r+0xc>
 80085ac:	4b0d      	ldr	r3, [pc, #52]	; (80085e4 <__smakebuf_r+0x7c>)
 80085ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	6020      	str	r0, [r4, #0]
 80085b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085b8:	81a3      	strh	r3, [r4, #12]
 80085ba:	9b00      	ldr	r3, [sp, #0]
 80085bc:	6120      	str	r0, [r4, #16]
 80085be:	6163      	str	r3, [r4, #20]
 80085c0:	9b01      	ldr	r3, [sp, #4]
 80085c2:	b15b      	cbz	r3, 80085dc <__smakebuf_r+0x74>
 80085c4:	4630      	mov	r0, r6
 80085c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085ca:	f000 f8d1 	bl	8008770 <_isatty_r>
 80085ce:	b128      	cbz	r0, 80085dc <__smakebuf_r+0x74>
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	f023 0303 	bic.w	r3, r3, #3
 80085d6:	f043 0301 	orr.w	r3, r3, #1
 80085da:	81a3      	strh	r3, [r4, #12]
 80085dc:	89a0      	ldrh	r0, [r4, #12]
 80085de:	4305      	orrs	r5, r0
 80085e0:	81a5      	strh	r5, [r4, #12]
 80085e2:	e7cd      	b.n	8008580 <__smakebuf_r+0x18>
 80085e4:	08008379 	.word	0x08008379

080085e8 <_malloc_usable_size_r>:
 80085e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085ec:	1f18      	subs	r0, r3, #4
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	bfbc      	itt	lt
 80085f2:	580b      	ldrlt	r3, [r1, r0]
 80085f4:	18c0      	addlt	r0, r0, r3
 80085f6:	4770      	bx	lr

080085f8 <_raise_r>:
 80085f8:	291f      	cmp	r1, #31
 80085fa:	b538      	push	{r3, r4, r5, lr}
 80085fc:	4604      	mov	r4, r0
 80085fe:	460d      	mov	r5, r1
 8008600:	d904      	bls.n	800860c <_raise_r+0x14>
 8008602:	2316      	movs	r3, #22
 8008604:	6003      	str	r3, [r0, #0]
 8008606:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800860a:	bd38      	pop	{r3, r4, r5, pc}
 800860c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800860e:	b112      	cbz	r2, 8008616 <_raise_r+0x1e>
 8008610:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008614:	b94b      	cbnz	r3, 800862a <_raise_r+0x32>
 8008616:	4620      	mov	r0, r4
 8008618:	f000 f830 	bl	800867c <_getpid_r>
 800861c:	462a      	mov	r2, r5
 800861e:	4601      	mov	r1, r0
 8008620:	4620      	mov	r0, r4
 8008622:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008626:	f000 b817 	b.w	8008658 <_kill_r>
 800862a:	2b01      	cmp	r3, #1
 800862c:	d00a      	beq.n	8008644 <_raise_r+0x4c>
 800862e:	1c59      	adds	r1, r3, #1
 8008630:	d103      	bne.n	800863a <_raise_r+0x42>
 8008632:	2316      	movs	r3, #22
 8008634:	6003      	str	r3, [r0, #0]
 8008636:	2001      	movs	r0, #1
 8008638:	e7e7      	b.n	800860a <_raise_r+0x12>
 800863a:	2400      	movs	r4, #0
 800863c:	4628      	mov	r0, r5
 800863e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008642:	4798      	blx	r3
 8008644:	2000      	movs	r0, #0
 8008646:	e7e0      	b.n	800860a <_raise_r+0x12>

08008648 <raise>:
 8008648:	4b02      	ldr	r3, [pc, #8]	; (8008654 <raise+0xc>)
 800864a:	4601      	mov	r1, r0
 800864c:	6818      	ldr	r0, [r3, #0]
 800864e:	f7ff bfd3 	b.w	80085f8 <_raise_r>
 8008652:	bf00      	nop
 8008654:	2000010c 	.word	0x2000010c

08008658 <_kill_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	2300      	movs	r3, #0
 800865c:	4d06      	ldr	r5, [pc, #24]	; (8008678 <_kill_r+0x20>)
 800865e:	4604      	mov	r4, r0
 8008660:	4608      	mov	r0, r1
 8008662:	4611      	mov	r1, r2
 8008664:	602b      	str	r3, [r5, #0]
 8008666:	f7fa f922 	bl	80028ae <_kill>
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	d102      	bne.n	8008674 <_kill_r+0x1c>
 800866e:	682b      	ldr	r3, [r5, #0]
 8008670:	b103      	cbz	r3, 8008674 <_kill_r+0x1c>
 8008672:	6023      	str	r3, [r4, #0]
 8008674:	bd38      	pop	{r3, r4, r5, pc}
 8008676:	bf00      	nop
 8008678:	2000050c 	.word	0x2000050c

0800867c <_getpid_r>:
 800867c:	f7fa b910 	b.w	80028a0 <_getpid>

08008680 <__sread>:
 8008680:	b510      	push	{r4, lr}
 8008682:	460c      	mov	r4, r1
 8008684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008688:	f000 f894 	bl	80087b4 <_read_r>
 800868c:	2800      	cmp	r0, #0
 800868e:	bfab      	itete	ge
 8008690:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008692:	89a3      	ldrhlt	r3, [r4, #12]
 8008694:	181b      	addge	r3, r3, r0
 8008696:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800869a:	bfac      	ite	ge
 800869c:	6563      	strge	r3, [r4, #84]	; 0x54
 800869e:	81a3      	strhlt	r3, [r4, #12]
 80086a0:	bd10      	pop	{r4, pc}

080086a2 <__swrite>:
 80086a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a6:	461f      	mov	r7, r3
 80086a8:	898b      	ldrh	r3, [r1, #12]
 80086aa:	4605      	mov	r5, r0
 80086ac:	05db      	lsls	r3, r3, #23
 80086ae:	460c      	mov	r4, r1
 80086b0:	4616      	mov	r6, r2
 80086b2:	d505      	bpl.n	80086c0 <__swrite+0x1e>
 80086b4:	2302      	movs	r3, #2
 80086b6:	2200      	movs	r2, #0
 80086b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086bc:	f000 f868 	bl	8008790 <_lseek_r>
 80086c0:	89a3      	ldrh	r3, [r4, #12]
 80086c2:	4632      	mov	r2, r6
 80086c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086c8:	81a3      	strh	r3, [r4, #12]
 80086ca:	4628      	mov	r0, r5
 80086cc:	463b      	mov	r3, r7
 80086ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086d6:	f000 b817 	b.w	8008708 <_write_r>

080086da <__sseek>:
 80086da:	b510      	push	{r4, lr}
 80086dc:	460c      	mov	r4, r1
 80086de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e2:	f000 f855 	bl	8008790 <_lseek_r>
 80086e6:	1c43      	adds	r3, r0, #1
 80086e8:	89a3      	ldrh	r3, [r4, #12]
 80086ea:	bf15      	itete	ne
 80086ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80086ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086f6:	81a3      	strheq	r3, [r4, #12]
 80086f8:	bf18      	it	ne
 80086fa:	81a3      	strhne	r3, [r4, #12]
 80086fc:	bd10      	pop	{r4, pc}

080086fe <__sclose>:
 80086fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008702:	f000 b813 	b.w	800872c <_close_r>
	...

08008708 <_write_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4604      	mov	r4, r0
 800870c:	4608      	mov	r0, r1
 800870e:	4611      	mov	r1, r2
 8008710:	2200      	movs	r2, #0
 8008712:	4d05      	ldr	r5, [pc, #20]	; (8008728 <_write_r+0x20>)
 8008714:	602a      	str	r2, [r5, #0]
 8008716:	461a      	mov	r2, r3
 8008718:	f7fa f900 	bl	800291c <_write>
 800871c:	1c43      	adds	r3, r0, #1
 800871e:	d102      	bne.n	8008726 <_write_r+0x1e>
 8008720:	682b      	ldr	r3, [r5, #0]
 8008722:	b103      	cbz	r3, 8008726 <_write_r+0x1e>
 8008724:	6023      	str	r3, [r4, #0]
 8008726:	bd38      	pop	{r3, r4, r5, pc}
 8008728:	2000050c 	.word	0x2000050c

0800872c <_close_r>:
 800872c:	b538      	push	{r3, r4, r5, lr}
 800872e:	2300      	movs	r3, #0
 8008730:	4d05      	ldr	r5, [pc, #20]	; (8008748 <_close_r+0x1c>)
 8008732:	4604      	mov	r4, r0
 8008734:	4608      	mov	r0, r1
 8008736:	602b      	str	r3, [r5, #0]
 8008738:	f7fa f90c 	bl	8002954 <_close>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d102      	bne.n	8008746 <_close_r+0x1a>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	b103      	cbz	r3, 8008746 <_close_r+0x1a>
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	bd38      	pop	{r3, r4, r5, pc}
 8008748:	2000050c 	.word	0x2000050c

0800874c <_fstat_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	2300      	movs	r3, #0
 8008750:	4d06      	ldr	r5, [pc, #24]	; (800876c <_fstat_r+0x20>)
 8008752:	4604      	mov	r4, r0
 8008754:	4608      	mov	r0, r1
 8008756:	4611      	mov	r1, r2
 8008758:	602b      	str	r3, [r5, #0]
 800875a:	f7fa f906 	bl	800296a <_fstat>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	d102      	bne.n	8008768 <_fstat_r+0x1c>
 8008762:	682b      	ldr	r3, [r5, #0]
 8008764:	b103      	cbz	r3, 8008768 <_fstat_r+0x1c>
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	bd38      	pop	{r3, r4, r5, pc}
 800876a:	bf00      	nop
 800876c:	2000050c 	.word	0x2000050c

08008770 <_isatty_r>:
 8008770:	b538      	push	{r3, r4, r5, lr}
 8008772:	2300      	movs	r3, #0
 8008774:	4d05      	ldr	r5, [pc, #20]	; (800878c <_isatty_r+0x1c>)
 8008776:	4604      	mov	r4, r0
 8008778:	4608      	mov	r0, r1
 800877a:	602b      	str	r3, [r5, #0]
 800877c:	f7fa f904 	bl	8002988 <_isatty>
 8008780:	1c43      	adds	r3, r0, #1
 8008782:	d102      	bne.n	800878a <_isatty_r+0x1a>
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	b103      	cbz	r3, 800878a <_isatty_r+0x1a>
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	bd38      	pop	{r3, r4, r5, pc}
 800878c:	2000050c 	.word	0x2000050c

08008790 <_lseek_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4604      	mov	r4, r0
 8008794:	4608      	mov	r0, r1
 8008796:	4611      	mov	r1, r2
 8008798:	2200      	movs	r2, #0
 800879a:	4d05      	ldr	r5, [pc, #20]	; (80087b0 <_lseek_r+0x20>)
 800879c:	602a      	str	r2, [r5, #0]
 800879e:	461a      	mov	r2, r3
 80087a0:	f7fa f8fc 	bl	800299c <_lseek>
 80087a4:	1c43      	adds	r3, r0, #1
 80087a6:	d102      	bne.n	80087ae <_lseek_r+0x1e>
 80087a8:	682b      	ldr	r3, [r5, #0]
 80087aa:	b103      	cbz	r3, 80087ae <_lseek_r+0x1e>
 80087ac:	6023      	str	r3, [r4, #0]
 80087ae:	bd38      	pop	{r3, r4, r5, pc}
 80087b0:	2000050c 	.word	0x2000050c

080087b4 <_read_r>:
 80087b4:	b538      	push	{r3, r4, r5, lr}
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	4611      	mov	r1, r2
 80087bc:	2200      	movs	r2, #0
 80087be:	4d05      	ldr	r5, [pc, #20]	; (80087d4 <_read_r+0x20>)
 80087c0:	602a      	str	r2, [r5, #0]
 80087c2:	461a      	mov	r2, r3
 80087c4:	f7fa f88d 	bl	80028e2 <_read>
 80087c8:	1c43      	adds	r3, r0, #1
 80087ca:	d102      	bne.n	80087d2 <_read_r+0x1e>
 80087cc:	682b      	ldr	r3, [r5, #0]
 80087ce:	b103      	cbz	r3, 80087d2 <_read_r+0x1e>
 80087d0:	6023      	str	r3, [r4, #0]
 80087d2:	bd38      	pop	{r3, r4, r5, pc}
 80087d4:	2000050c 	.word	0x2000050c

080087d8 <_init>:
 80087d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087da:	bf00      	nop
 80087dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087de:	bc08      	pop	{r3}
 80087e0:	469e      	mov	lr, r3
 80087e2:	4770      	bx	lr

080087e4 <_fini>:
 80087e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e6:	bf00      	nop
 80087e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ea:	bc08      	pop	{r3}
 80087ec:	469e      	mov	lr, r3
 80087ee:	4770      	bx	lr
