<h1 align="center">Hi ğŸ‘‹, I'm Kaween Newmal</h1>

<h3 align="center">
  Computer Engineering Undergraduate | FPGA & ASIC Design Enthusiast
</h3>

<p align="center">
 The Open University of Sri Lanka
</p>

---

### ğŸ‘¨â€ğŸ’» About Me
- ğŸ“ Computer Engineering undergraduate at the **Open University of Sri Lanka**
- âš™ï¸ Interested in **FPGA**, **ASIC / IC Design**, **VLSI**, **PCB Design**, and **Embedded Systems**
- ğŸ”¬ Hands-on experience with **RTL design, ASIC flows, and digital systems**
- ğŸ›ï¸ **IESL Student Member**
- ğŸ“¡ **IEEE Member**

ğŸ“« **Contact:**  
[kaween200308310405@gmail.com](mailto:kaween200308310405@gmail.com)

---

### ğŸ› ï¸ Languages & Tools

<p align="left">
  <!-- Editors & Core Tools -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vscode/vscode-original.svg" height="40" alt="VS Code"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" height="40" alt="Git"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/arduino/arduino-original.svg" height="40" alt="Arduino"/>

  <!-- Programming Languages -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" height="40" alt="C"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" height="40" alt="C++"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/java/java-original.svg" height="40" alt="Java"/>

  <!-- HDL -->
  <img src="https://img.shields.io/badge/SystemVerilog-FF6F00?style=for-the-badge&logo=verilog&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/Verilog-8E44AD?style=for-the-badge&logo=verilog&logoColor=white" height="28"/>

  <!-- Assembly & Architecture -->
  <img src="https://img.shields.io/badge/Assembly-808080?style=for-the-badge&logo=assemblyscript&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/RISC--V-283272?style=for-the-badge&logo=riscv&logoColor=white" height="28"/>

  <!-- ASIC / Physical Design Tools -->
  <img src="https://img.shields.io/badge/OpenROAD-0A1A2F?style=for-the-badge&logo=openroad&logoColor=white" height="28"/>
</p>

---

### ğŸ”§ Technical Interests
- RTL Design (SystemVerilog / Verilog)
- RISC-V Architecture & Computer Architecture
- FPGA & ASIC Design Flow (RTL â†’ GDSII)
- Digital Logic & Timing Analysis
- Embedded Systems & Low-Level Programming
- PCB Design & Hardware Prototyping

---

â­ *Explore my repositories for projects in ASIC design, RISC-V processors, and digital systems.*
