// Seed: 2563268376
module module_0 ();
  logic id_1;
  wire  id_2;
  assign id_1 = id_1;
  integer [1 'b0 : 1] id_3;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wand id_6,
    input wor id_7,
    output supply1 id_8,
    output tri id_9,
    inout wor id_10,
    input tri1 id_11,
    input wand id_12,
    input wire id_13,
    output tri1 id_14,
    input wire id_15,
    output tri1 id_16
);
  logic id_18 = id_2;
  module_0 modCall_1 ();
endmodule
