
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451935                       # Number of seconds simulated
sim_ticks                                451935069000                       # Number of ticks simulated
final_tick                               951935537000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375245                       # Simulator instruction rate (inst/s)
host_op_rate                                   375245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56528818                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203440                       # Number of bytes of host memory used
host_seconds                                  7994.77                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45650688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44937920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44937920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       712848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              713292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        702155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             702155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        62876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    100948732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101011608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        62876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99434461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99434461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99434461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        62876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    100948732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200446069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      713292                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     702155                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    713292                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   702155                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45650688                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                44937920                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45650688                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             44937920                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               46364                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47559                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               47443                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               45217                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41983                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41533                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               43437                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               46031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               47031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              47143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45661                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              43123                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42184                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42215                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              43825                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               45416                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               46847                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               46729                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               44908                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               42494                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41307                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40700                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               42444                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               45484                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               46602                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              46422                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              45117                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              42943                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              41618                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40889                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              42235                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  451921367500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                713292                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               702155                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  203143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  154827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   30290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        97585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.195112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   640.289732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   569.274516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65         9991     10.24%     10.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         4877      5.00%     15.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3113      3.19%     18.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4036      4.14%     22.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2178      2.23%     24.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1909      1.96%     26.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1816      1.86%     28.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3021      3.10%     31.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1508      1.55%     33.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2089      2.14%     35.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3854      3.95%     39.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         6864      7.03%     46.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1123      1.15%     47.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          738      0.76%     48.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          728      0.75%     49.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         2084      2.14%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          676      0.69%     51.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          637      0.65%     52.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          817      0.84%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         7034      7.21%     60.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1465      1.50%     62.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1602      1.64%     63.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        18707     19.17%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        15702     16.09%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          509      0.52%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          168      0.17%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           18      0.02%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           77      0.08%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           17      0.02%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           11      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           12      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           35      0.04%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            9      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            5      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            5      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           42      0.04%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            9      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           10      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            2      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           13      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            5      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            6      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            9      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            4      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            4      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            4      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        97585                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  27817635250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             35910719000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3566460000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4526623750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     38998.94                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6346.10                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                50345.05                       # Average memory access latency
system.mem_ctrls.avgRdBW                       101.01                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        99.43                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               101.01                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                99.43                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.08                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.83                       # Average write queue length over time
system.mem_ctrls.readRowHits                   669164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  648687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     319278.20                       # Average gap between requests
system.membus.throughput                    200446069                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               50922                       # Transaction distribution
system.membus.trans_dist::ReadResp              50922                       # Transaction distribution
system.membus.trans_dist::Writeback            702155                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662370                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2128739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2128739                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     90588608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            90588608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               90588608                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3516343500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3380306500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       226389550                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171388326                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5011461                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    162632209                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132669064                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.576131                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6532810                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          588                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            465128651                       # DTB read hits
system.switch_cpus.dtb.read_misses             144742                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        465273393                       # DTB read accesses
system.switch_cpus.dtb.write_hits           125086353                       # DTB write hits
system.switch_cpus.dtb.write_misses            145284                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       125231637                       # DTB write accesses
system.switch_cpus.dtb.data_hits            590215004                       # DTB hits
system.switch_cpus.dtb.data_misses             290026                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590505030                       # DTB accesses
system.switch_cpus.itb.fetch_hits           260250661                       # ITB hits
system.switch_cpus.itb.fetch_misses              1094                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       260251755                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles                903870138                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    263143438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2191225080                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           226389550                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    139201874                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             393881321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23330171                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      206377557                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          433                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         6992                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         260250661                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1872461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    881671365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.485308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.323644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        487790044     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         45037259      5.11%     60.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51406862      5.83%     66.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19673832      2.23%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         32291823      3.66%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21260047      2.41%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16009555      1.82%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12787800      1.45%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195414143     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    881671365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.250467                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.424270                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        304539796                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     168215123                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         327417402                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      63464444                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       18034599                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45891484                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        226941                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2179066362                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        481055                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       18034599                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309565321                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        45931964                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13581166                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         385135778                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     109422536                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2168847265                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2506                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       47990376                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      57823523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1806608177                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3177565874                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1798159075                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1379406799                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120427560                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1089616                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139937                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         241615083                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    474442481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    127102412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     25139898                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8463828                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2122901591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2081472199                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1335744                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    120224430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72440567                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1543                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    881671365                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.360825                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    128757773     14.60%     14.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    153489737     17.41%     32.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    223258579     25.32%     57.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176454051     20.01%     77.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    103063871     11.69%     89.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54766368      6.21%     95.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     30071486      3.41%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8889089      1.01%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2920411      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    881671365                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1445482      3.82%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          2929      0.01%      3.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      3.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     15593346     41.22%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16935124     44.77%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3848831     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     963175513     46.27%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1462134      0.07%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    266892730     12.82%     59.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15363863      0.74%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343755      0.54%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    230050817     11.05%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    467508120     22.46%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125674921      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2081472199                       # Type of FU issued
system.switch_cpus.iq.rate                   2.302844                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37825713                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018173                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3428396060                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1371467592                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1259307742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1655381158                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    871949271                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    808744285                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1277619341                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       841678339                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29971904                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32115997                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11996                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4851554                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135069                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       251919                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       18034599                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         8714053                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1086149                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2140621826                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6586542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     474442481                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    127102412                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139926                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         460604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         48277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11996                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2024649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2839326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4863975                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2075477940                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     465273528                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5994257                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17441381                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            590505167                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        208505105                       # Number of branches executed
system.switch_cpus.iew.exec_stores          125231639                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.296213                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2070924240                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2068052027                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1441338496                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1968808034                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.287997                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.732087                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    123350317                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4784547                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    863636766                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.335601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.527665                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    219135341     25.37%     25.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    221168911     25.61%     50.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156751342     18.15%     69.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     67305633      7.79%     76.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41936663      4.86%     81.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30914232      3.58%     85.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18981237      2.20%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     15230098      1.76%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92213309     10.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    863636766                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92213309                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2911780231                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4299022250                       # The number of ROB writes
system.switch_cpus.timesIdled                  198346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22198773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.451935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.451935                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.212707                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.212707                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2022225366                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       993654903                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1048128828                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        749900068                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 1                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 1                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000031                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000031                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1903870458                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         671109.317976                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          671109.317976                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             389.277000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    713312                       # number of replacements
system.l2.tags.tagsinuse                 32348.656911                       # Cycle average of tags in use
system.l2.tags.total_refs                     2768996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    746054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.711522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    21286.198399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    53.083456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10936.179908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         73.195148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.649603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.333746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987203                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      1993367                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1993367                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1459109                       # number of Writeback hits
system.l2.Writeback_hits::total               1459109                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       255242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                255242                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       2248609                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2248609                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      2248609                       # number of overall hits
system.l2.overall_hits::total                 2248609                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          444                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        50478                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50922                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       662370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662370                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          444                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       712848                       # number of demand (read+write) misses
system.l2.demand_misses::total                 713292                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          444                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       712848                       # number of overall misses
system.l2.overall_misses::total                713292                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     36806500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3799834250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3836640750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  58304896250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58304896250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     36806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  62104730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62141537000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     36806500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  62104730500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62141537000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2043845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2044289                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1459109                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1459109                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       917612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            917612                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2961457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2961901                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2961457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2961901                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.024698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.024909                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.721841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721841                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.240709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240822                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.240709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240822                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82897.522523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 75277.036531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75343.481207                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88024.663330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88024.663330                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82897.522523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87121.981825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87119.352243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82897.522523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87121.981825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87119.352243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               702155                       # number of writebacks
system.l2.writebacks::total                    702155                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          444                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        50478                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50922                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       662370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662370                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       712848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            713292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       712848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713292                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     31715500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3220258750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3251974250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  50702365750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50702365750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     31715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  53922624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53954340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     31715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  53922624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53954340000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.024698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.024909                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.721841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721841                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.240709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.240709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240822                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71431.306306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63795.292008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63861.872079                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76546.893353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76546.893353                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71431.306306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75643.930403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75641.308188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71431.306306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75643.930403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75641.308188                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   626073654                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2044289                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2044289                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1459109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           917612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          917612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7382023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7382911                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282916224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          282944640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             282944640                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3669614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            769500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4612564750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1903871065                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6558316.538809                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6558316.538809                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               280                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.413995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260139090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1205                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1045758.580913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   271.421012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   608.992983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.265060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.594720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859779                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    260250020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260250020                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    260250020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260250020                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    260250020                       # number of overall hits
system.cpu.icache.overall_hits::total       260250020                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           636                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          636                       # number of overall misses
system.cpu.icache.overall_misses::total           636                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     52095750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52095750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     52095750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52095750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     52095750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52095750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    260250656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260250656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    260250656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260250656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    260250656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260250656                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 81911.556604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81911.556604                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 81911.556604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81911.556604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 81911.556604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81911.556604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1027                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.055556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          192                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     37256500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37256500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     37256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     37256500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37256500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 83911.036036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83911.036036                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 83911.036036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83911.036036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 83911.036036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83911.036036                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           34                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.033203                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1903871073                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 11701874.034375                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11701874.034375                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      12.584000                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2961457                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549191801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2962481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.382388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1018.432094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.567906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.994563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    428602736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       428602736                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116183116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116183116                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138173                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    544785852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        544785852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    544785852                       # number of overall hits
system.cpu.dcache.overall_hits::total       544785852                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6240117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6240117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5929346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5929346                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12169463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12169463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12169463                       # number of overall misses
system.cpu.dcache.overall_misses::total      12169463                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  56653904250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56653904250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 381279164423                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 381279164423                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3065000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3065000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 437933068673                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 437933068673                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 437933068673                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 437933068673                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    434842853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    434842853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    556955315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    556955315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    556955315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    556955315                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014350                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.048556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048556                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021850                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021850                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021850                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  9078.981091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9078.981091                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64303.746893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64303.746893                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 35986.227878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35986.227878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 35986.227878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35986.227878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25190811                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4059                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            232679                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.264222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.076923                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1459109                       # number of writebacks
system.cpu.dcache.writebacks::total           1459109                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4196386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4196386                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5011734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5011734                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9208120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9208120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9208120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9208120                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2043731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2043731                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       917612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       917612                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2961343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2961343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2961343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2961343                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16150450500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16150450500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60512836219                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60512836219                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1772500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1772500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  76663286719                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76663286719                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  76663286719                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76663286719                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005317                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7902.434567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7902.434567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65945.994842                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65945.994842                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25888.013215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25888.013215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25888.013215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25888.013215                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
