git clone --depth 1 --no-tags https://github.com/SecondFool/ECE385final_RUNNNN.git f:/verilog_sva_gh_scraper/data/full_repos/294139357
git clone --depth 1 --no-tags https://github.com/tmahlburg/picosoc-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/295784723
git clone --depth 1 --no-tags https://github.com/rksingh23/Squareroot_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294301785
git clone --depth 1 --no-tags https://github.com/vulkanbets/Fixed_Point_Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/294515492
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Amiga_MIST_AGA-master.git f:/verilog_sva_gh_scraper/data/full_repos/300877011
git clone --depth 1 --no-tags https://github.com/walsha670/Digital-Systems-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/300059657
git clone --depth 1 --no-tags https://github.com/lukaz-r/processador-8-bits.git f:/verilog_sva_gh_scraper/data/full_repos/297170470
git clone --depth 1 --no-tags https://github.com/electricdream11/FPGA_spi_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/295261291
git clone --depth 1 --no-tags https://github.com/ozw1z5rd/RAM2E.git f:/verilog_sva_gh_scraper/data/full_repos/295310005
git clone --depth 1 --no-tags https://github.com/AmrMEid/AES-128-decryption-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300749373
git clone --depth 1 --no-tags https://github.com/rksingh23/FSM_seq_detect_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294300135
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo02.git f:/verilog_sva_gh_scraper/data/full_repos/294401711
git clone --depth 1 --no-tags https://github.com/HassanN1471/3DQ5-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/295194711
git clone --depth 1 --no-tags https://github.com/AndyYeh-git/EDA-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/298766209
git clone --depth 1 --no-tags https://github.com/AFarid95/Logic-Design-2-Project-Spring-2017.git f:/verilog_sva_gh_scraper/data/full_repos/298700110
git clone --depth 1 --no-tags https://github.com/hp298/Verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/298825164
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/I2C_E2PROM.git f:/verilog_sva_gh_scraper/data/full_repos/293165823
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/293194006
git clone --depth 1 --no-tags https://github.com/ocihangir/MultiplierTrials.git f:/verilog_sva_gh_scraper/data/full_repos/292677712
git clone --depth 1 --no-tags https://github.com/ambarnoatay/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/297028351
git clone --depth 1 --no-tags https://github.com/KnockerPulsar/SPI-Prototype.git f:/verilog_sva_gh_scraper/data/full_repos/296952436
git clone --depth 1 --no-tags https://github.com/MJVARMA/2-bit-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/298185375
git clone --depth 1 --no-tags https://github.com/ashraaf97/Modified-Booth-Radix-4-CLA.git f:/verilog_sva_gh_scraper/data/full_repos/297817108
git clone --depth 1 --no-tags https://github.com/sayooj506/Project.git f:/verilog_sva_gh_scraper/data/full_repos/297640727
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab02_solution.git f:/verilog_sva_gh_scraper/data/full_repos/297108267
git clone --depth 1 --no-tags https://github.com/bdt1810/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/297209006
git clone --depth 1 --no-tags https://github.com/AcezukyRockon/VerilogHDL_UIT.git f:/verilog_sva_gh_scraper/data/full_repos/299243207
git clone --depth 1 --no-tags https://github.com/Endeavor02/Hardware-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/298617212
git clone --depth 1 --no-tags https://github.com/colaalex/SPDS2020.git f:/verilog_sva_gh_scraper/data/full_repos/299380487
git clone --depth 1 --no-tags https://github.com/Rikitaru/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/301465783
git clone --depth 1 --no-tags https://github.com/campandrea/Lab_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/301640454
git clone --depth 1 --no-tags https://github.com/UncertainityHacker/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/301986605
git clone --depth 1 --no-tags https://github.com/abdullah2808/ECEN_248.git f:/verilog_sva_gh_scraper/data/full_repos/295242463
git clone --depth 1 --no-tags https://github.com/ASU-Astronomical-Instrumentation/kidPy.git f:/verilog_sva_gh_scraper/data/full_repos/296453651
git clone --depth 1 --no-tags https://github.com/KuronoSangatsu7/IU_CompArch_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/296334326
git clone --depth 1 --no-tags https://github.com/sarit-b100/FIFO-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/293196491
git clone --depth 1 --no-tags https://github.com/milost23/UWB-AES-Capstone.git f:/verilog_sva_gh_scraper/data/full_repos/294313241
git clone --depth 1 --no-tags https://github.com/Ivyfeather/MyCore.git f:/verilog_sva_gh_scraper/data/full_repos/295116164
git clone --depth 1 --no-tags https://github.com/zhu1035167865/VLSI-design.git f:/verilog_sva_gh_scraper/data/full_repos/295591545
git clone --depth 1 --no-tags https://github.com/CTmH/sMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/295636071
git clone --depth 1 --no-tags https://github.com/ArindamSharma/verilog_testbench_generator_python.git f:/verilog_sva_gh_scraper/data/full_repos/294946043
git clone --depth 1 --no-tags https://github.com/Abracax/MarioFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/294400156
git clone --depth 1 --no-tags https://github.com/Asfagus/float16.git f:/verilog_sva_gh_scraper/data/full_repos/296114967
git clone --depth 1 --no-tags https://github.com/daniel211027/IC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/294626223
git clone --depth 1 --no-tags https://github.com/if-nil/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/294637141
git clone --depth 1 --no-tags https://github.com/nawafabdullah/Assembly_VerilogAndLogicGates.git f:/verilog_sva_gh_scraper/data/full_repos/295004739
git clone --depth 1 --no-tags https://github.com/ritikgautam/Image-Processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/296242974
git clone --depth 1 --no-tags https://github.com/nikolina2k/CA-labs.git f:/verilog_sva_gh_scraper/data/full_repos/296395498
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/verification_environment.git f:/verilog_sva_gh_scraper/data/full_repos/295938502
git clone --depth 1 --no-tags https://github.com/yuchun0524/Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/292458569
git clone --depth 1 --no-tags https://github.com/jinilpatel25/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/297098526
git clone --depth 1 --no-tags https://github.com/shetal-shah/benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/298562134
git clone --depth 1 --no-tags https://github.com/nannaparra/proyectoVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/297474496
git clone --depth 1 --no-tags https://github.com/MAS070/Digital-System-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/299250168
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/reconfig_multi.git f:/verilog_sva_gh_scraper/data/full_repos/296614707
git clone --depth 1 --no-tags https://github.com/maysa92/Single-Cycle-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/297788148
git clone --depth 1 --no-tags https://github.com/Rylz23/VLSI-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/299452154
git clone --depth 1 --no-tags https://github.com/s4rahlim/encoder.git f:/verilog_sva_gh_scraper/data/full_repos/300345345
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/PID_controller_CycloneII.git f:/verilog_sva_gh_scraper/data/full_repos/298457174
git clone --depth 1 --no-tags https://github.com/zhutmost/cnrv-chisel-competition.git f:/verilog_sva_gh_scraper/data/full_repos/298474347
git clone --depth 1 --no-tags https://github.com/moundoye/Video_Processing_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/302041083
git clone --depth 1 --no-tags https://github.com/saranyuc3/Trojan-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/301594891
git clone --depth 1 --no-tags https://github.com/jontrossbach/hardware-designs.git f:/verilog_sva_gh_scraper/data/full_repos/300440598
git clone --depth 1 --no-tags https://github.com/zhang617-creat/zlh.git f:/verilog_sva_gh_scraper/data/full_repos/293192996
git clone --depth 1 --no-tags https://github.com/lakshya0904/icarus_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/292909954
git clone --depth 1 --no-tags https://github.com/jollyredflames/pong.git f:/verilog_sva_gh_scraper/data/full_repos/292967399
git clone --depth 1 --no-tags https://github.com/gbarman95/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/292662908
git clone --depth 1 --no-tags https://github.com/salierif/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/292497022
git clone --depth 1 --no-tags https://github.com/yf-lyu/FPGA_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/292440586
git clone --depth 1 --no-tags https://github.com/guanrenchen/1052-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/293248762
git clone --depth 1 --no-tags https://github.com/if-nil/Mips32_CPU_v2.git f:/verilog_sva_gh_scraper/data/full_repos/294743375
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Four.git f:/verilog_sva_gh_scraper/data/full_repos/297195478
git clone --depth 1 --no-tags https://github.com/Pruthvish-E/booths-multiplier-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297765633
git clone --depth 1 --no-tags https://github.com/mrowqa/pul-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/294947307
git clone --depth 1 --no-tags https://github.com/RushBTaotao/test.git f:/verilog_sva_gh_scraper/data/full_repos/295903788
git clone --depth 1 --no-tags https://github.com/Fecer/Fever-s-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/295963191
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Memory_Design_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297054007
git clone --depth 1 --no-tags https://github.com/kitkat4/cpu_no_tsukurikata.git f:/verilog_sva_gh_scraper/data/full_repos/296834386
git clone --depth 1 --no-tags https://github.com/JimmyZhang12/OutofOrderCore.git f:/verilog_sva_gh_scraper/data/full_repos/297537966
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab03.git f:/verilog_sva_gh_scraper/data/full_repos/297980616
git clone --depth 1 --no-tags https://github.com/parwar97/Huffman.git f:/verilog_sva_gh_scraper/data/full_repos/296453488
git clone --depth 1 --no-tags https://github.com/Akrylatt/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/296310267
git clone --depth 1 --no-tags https://github.com/anotherAsad/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/299410797
git clone --depth 1 --no-tags https://github.com/LouieBHLu/VE370_Project.git f:/verilog_sva_gh_scraper/data/full_repos/299036228
git clone --depth 1 --no-tags https://github.com/VenkataAaditya0123/Memory-Subsystem.git f:/verilog_sva_gh_scraper/data/full_repos/299954847
git clone --depth 1 --no-tags https://github.com/suvm1998/timing_details.git f:/verilog_sva_gh_scraper/data/full_repos/298932748
git clone --depth 1 --no-tags https://github.com/AlexPonamorev/RS-232-UART.git f:/verilog_sva_gh_scraper/data/full_repos/300973223
git clone --depth 1 --no-tags https://github.com/aerus02/verilog_programs.git f:/verilog_sva_gh_scraper/data/full_repos/300502789
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab03_solution.git f:/verilog_sva_gh_scraper/data/full_repos/301051758
git clone --depth 1 --no-tags https://github.com/AhsishDas/booth_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/293180265
git clone --depth 1 --no-tags https://github.com/HakaruN/PA_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/293361531
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-JuanCamilo208.git f:/verilog_sva_gh_scraper/data/full_repos/294142797
git clone --depth 1 --no-tags https://github.com/ryan1tran/CS147.git f:/verilog_sva_gh_scraper/data/full_repos/299736189
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-dosoriof.git f:/verilog_sva_gh_scraper/data/full_repos/294166490
git clone --depth 1 --no-tags https://github.com/HaydenGoodfellow/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/295599994
git clone --depth 1 --no-tags https://github.com/rksingh23/Round_robin_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294301119
git clone --depth 1 --no-tags https://github.com/joseg253/VGA-Game.git f:/verilog_sva_gh_scraper/data/full_repos/298391879
git clone --depth 1 --no-tags https://github.com/25625/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/298311800
git clone --depth 1 --no-tags https://github.com/nerm-osama/UART-Physical-layer-design-verifcation-env.git f:/verilog_sva_gh_scraper/data/full_repos/302185699
git clone --depth 1 --no-tags https://github.com/rubensseva/TDT4295-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/301385808
