{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699343346691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699343346691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 16:49:06 2023 " "Processing started: Tue Nov 07 16:49:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699343346691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343346691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343346691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699343346912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699343346912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week11 " "Found entity 1: week11" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "password.bdf 1 1 " "Found 1 design units, including 1 entities, in source file password.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/Password.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_module " "Found entity 1: Piezo_module" {  } { { "Piezo_module.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343353822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "week11 " "Elaborating entity \"week11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699343353854 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 232 576 624 264 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353876 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 504 1400 1448 536 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst17 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst17\"" {  } { { "week11.bdf" "inst17" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { -24 848 944 136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/b2seg_bus.bdf" { { 648 1000 1064 696 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/b2seg_bus.bdf" { { 184 1248 1312 232 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/b2seg_bus.bdf" { { 264 568 616 296 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst16 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst16\"" {  } { { "week11.bdf" "inst16" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { -24 624 760 72 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/mx_4bit_2x1.bdf" { { 584 1128 1192 632 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_4 count_4:inst12 " "Elaborating entity \"count_4\" for hierarchy \"count_4:inst12\"" {  } { { "week11.bdf" "inst12" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 472 128 224 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce four_bit_reg_ce:inst7 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"four_bit_reg_ce:inst7\"" {  } { { "week11.bdf" "inst7" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { -128 16 144 0 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 four_bit_reg_ce:inst7\|mx_2x1:inst10 " "Elaborating entity \"mx_2x1\" for hierarchy \"four_bit_reg_ce:inst7\|mx_2x1:inst10\"" {  } { { "four_bit_reg_ce.bdf" "inst10" { Schematic "C:/Github/LogicCircuitDesign/week11/four_bit_reg_ce.bdf" { { 240 968 1080 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst4 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst4\"" {  } { { "week11.bdf" "inst4" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 240 -352 -256 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:inst " "Elaborating entity \"d2b\" for hierarchy \"d2b:inst\"" {  } { { "week11.bdf" "inst" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 0 -368 -272 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Piezo_module Piezo_module:inst5 " "Elaborating entity \"Piezo_module\" for hierarchy \"Piezo_module:inst5\"" {  } { { "week11.bdf" "inst5" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 720 128 264 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pnu_clk_div.v 1 1 " "Using design file pnu_clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699343353902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst6\"" {  } { { "Piezo_module.bdf" "inst6" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 1104 920 1072 1216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst7 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst7\"" {  } { { "Piezo_module.bdf" "inst7" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 1296 904 1056 1408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst5\"" {  } { { "Piezo_module.bdf" "inst5" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 904 904 1056 1016 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst9 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst9\"" {  } { { "Piezo_module.bdf" "inst9" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 1648 928 1080 1760 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst10 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst10\"" {  } { { "Piezo_module.bdf" "inst10" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 1832 928 1080 1944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst8 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst8\"" {  } { { "Piezo_module.bdf" "inst8" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 1472 904 1056 1584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst\"" {  } { { "Piezo_module.bdf" "inst" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 128 904 1056 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst3\"" {  } { { "Piezo_module.bdf" "inst3" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 512 904 1056 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst4\"" {  } { { "Piezo_module.bdf" "inst4" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 712 896 1048 824 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst5\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst5\|PNU_CLK_DIV:inst2\"" {  } { { "Piezo_module.bdf" "inst2" { Schematic "C:/Github/LogicCircuitDesign/week11/Piezo_module.bdf" { { 288 904 1056 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|Piezo_module:inst13|PNU_CLK_DIV:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst2 " "Elaborating entity \"LED\" for hierarchy \"LED:inst2\"" {  } { { "week11.bdf" "inst2" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { -184 1272 1408 8 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Password Password:inst3 " "Elaborating entity \"Password\" for hierarchy \"Password:inst3\"" {  } { { "week11.bdf" "inst3" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { -184 888 1056 -56 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "Password.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/Password.bdf" { { 872 912 960 904 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst1\"" {  } { { "week11.bdf" "inst1" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 600 -216 -64 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Github/LogicCircuitDesign/week11/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699343353918 "|week11|PNU_CLK_DIV:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com4 VCC " "Pin \"com4\" is stuck at VCC" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 456 968 1144 472 "com4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699343354250 "|week11|com4"} { "Warning" "WMLS_MLS_STUCK_PIN" "com3 VCC " "Pin \"com3\" is stuck at VCC" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 472 968 1144 488 "com3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699343354250 "|week11|com3"} { "Warning" "WMLS_MLS_STUCK_PIN" "com2 VCC " "Pin \"com2\" is stuck at VCC" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 488 968 1144 504 "com2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699343354250 "|week11|com2"} { "Warning" "WMLS_MLS_STUCK_PIN" "com1 VCC " "Pin \"com1\" is stuck at VCC" {  } { { "week11.bdf" "" { Schematic "C:/Github/LogicCircuitDesign/week11/week11.bdf" { { 504 968 1144 520 "com1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699343354250 "|week11|com1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699343354250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699343354398 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699343354398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699343354398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699343354398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699343354455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 16:49:14 2023 " "Processing ended: Tue Nov 07 16:49:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699343354455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699343354455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699343354455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699343354455 ""}
