// Seed: 1853908851
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd53
) (
    input tri1 id_0
    , _id_14,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input uwire id_6
    , id_15,
    output wor id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12
);
  logic [id_14 : -1] id_16;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_7,
      id_3,
      id_1,
      id_1
  );
endmodule
