$date
	Tue Nov 15 11:32:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALUDecoder $end
$var wire 1 ! ALUOp $end
$upscope $end
$scope module ALUDecoder $end
$var wire 4 " cmd [3:0] $end
$upscope $end
$scope module ALUDecoder $end
$var wire 1 # S $end
$upscope $end
$scope module ALUDecoder $end
$var wire 1 $ NoWrite $end
$upscope $end
$scope module ALUDecoder $end
$var reg 2 % ALUControl [1:0] $end
$upscope $end
$scope module ALUDecoder $end
$var reg 2 & FlagW [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
x$
z#
bz "
z!
$end
#1
