#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* OUT_1 */
OUT_1__0__DM__MASK EQU 0x38000
OUT_1__0__DM__SHIFT EQU 15
OUT_1__0__DR EQU CYREG_PRT1_DR
OUT_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_1__0__HSIOM_MASK EQU 0x00F00000
OUT_1__0__HSIOM_SHIFT EQU 20
OUT_1__0__INTCFG EQU CYREG_PRT1_INTCFG
OUT_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_1__0__MASK EQU 0x20
OUT_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_1__0__PC EQU CYREG_PRT1_PC
OUT_1__0__PC2 EQU CYREG_PRT1_PC2
OUT_1__0__PORT EQU 1
OUT_1__0__PS EQU CYREG_PRT1_PS
OUT_1__0__SHIFT EQU 5
OUT_1__DR EQU CYREG_PRT1_DR
OUT_1__INTCFG EQU CYREG_PRT1_INTCFG
OUT_1__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_1__MASK EQU 0x20
OUT_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_1__PC EQU CYREG_PRT1_PC
OUT_1__PC2 EQU CYREG_PRT1_PC2
OUT_1__PORT EQU 1
OUT_1__PS EQU CYREG_PRT1_PS
OUT_1__SHIFT EQU 5

/* OUT_2 */
OUT_2__0__DM__MASK EQU 0x7000
OUT_2__0__DM__SHIFT EQU 12
OUT_2__0__DR EQU CYREG_PRT1_DR
OUT_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_2__0__HSIOM_MASK EQU 0x000F0000
OUT_2__0__HSIOM_SHIFT EQU 16
OUT_2__0__INTCFG EQU CYREG_PRT1_INTCFG
OUT_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_2__0__MASK EQU 0x10
OUT_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_2__0__PC EQU CYREG_PRT1_PC
OUT_2__0__PC2 EQU CYREG_PRT1_PC2
OUT_2__0__PORT EQU 1
OUT_2__0__PS EQU CYREG_PRT1_PS
OUT_2__0__SHIFT EQU 4
OUT_2__DR EQU CYREG_PRT1_DR
OUT_2__INTCFG EQU CYREG_PRT1_INTCFG
OUT_2__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_2__MASK EQU 0x10
OUT_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_2__PC EQU CYREG_PRT1_PC
OUT_2__PC2 EQU CYREG_PRT1_PC2
OUT_2__PORT EQU 1
OUT_2__PS EQU CYREG_PRT1_PS
OUT_2__SHIFT EQU 4

/* OUT_3 */
OUT_3__0__DM__MASK EQU 0xE00
OUT_3__0__DM__SHIFT EQU 9
OUT_3__0__DR EQU CYREG_PRT1_DR
OUT_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_3__0__HSIOM_MASK EQU 0x0000F000
OUT_3__0__HSIOM_SHIFT EQU 12
OUT_3__0__INTCFG EQU CYREG_PRT1_INTCFG
OUT_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_3__0__MASK EQU 0x08
OUT_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_3__0__PC EQU CYREG_PRT1_PC
OUT_3__0__PC2 EQU CYREG_PRT1_PC2
OUT_3__0__PORT EQU 1
OUT_3__0__PS EQU CYREG_PRT1_PS
OUT_3__0__SHIFT EQU 3
OUT_3__DR EQU CYREG_PRT1_DR
OUT_3__INTCFG EQU CYREG_PRT1_INTCFG
OUT_3__INTSTAT EQU CYREG_PRT1_INTSTAT
OUT_3__MASK EQU 0x08
OUT_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_3__PC EQU CYREG_PRT1_PC
OUT_3__PC2 EQU CYREG_PRT1_PC2
OUT_3__PORT EQU 1
OUT_3__PS EQU CYREG_PRT1_PS
OUT_3__SHIFT EQU 3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
