
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011198  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  08011468  08011468  00012468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011770  08011770  00012770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011778  08011778  00012778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801177c  0801177c  0001277c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a0  24000000  08011780  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005a18  240000a0  08011820  000130a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005ab8  08011820  00013ab8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000130a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e1c9  00000000  00000000  000130ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006050  00000000  00000000  00041297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000020d0  00000000  00000000  000472e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001946  00000000  00000000  000493b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a672  00000000  00000000  0004acfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002f41b  00000000  00000000  00085370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167483  00000000  00000000  000b478b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021bc0e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e54  00000000  00000000  0021bc54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  00224aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000a0 	.word	0x240000a0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08011450 	.word	0x08011450

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000a4 	.word	0x240000a4
 800030c:	08011450 	.word	0x08011450

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b988 	b.w	80009b0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f806 	bl	80006b8 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__udivmoddi4>:
 80006b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006bc:	9d08      	ldr	r5, [sp, #32]
 80006be:	468e      	mov	lr, r1
 80006c0:	4604      	mov	r4, r0
 80006c2:	4688      	mov	r8, r1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d14a      	bne.n	800075e <__udivmoddi4+0xa6>
 80006c8:	428a      	cmp	r2, r1
 80006ca:	4617      	mov	r7, r2
 80006cc:	d962      	bls.n	8000794 <__udivmoddi4+0xdc>
 80006ce:	fab2 f682 	clz	r6, r2
 80006d2:	b14e      	cbz	r6, 80006e8 <__udivmoddi4+0x30>
 80006d4:	f1c6 0320 	rsb	r3, r6, #32
 80006d8:	fa01 f806 	lsl.w	r8, r1, r6
 80006dc:	fa20 f303 	lsr.w	r3, r0, r3
 80006e0:	40b7      	lsls	r7, r6
 80006e2:	ea43 0808 	orr.w	r8, r3, r8
 80006e6:	40b4      	lsls	r4, r6
 80006e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006f4:	0c23      	lsrs	r3, r4, #16
 80006f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000702:	429a      	cmp	r2, r3
 8000704:	d909      	bls.n	800071a <__udivmoddi4+0x62>
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	f101 30ff 	add.w	r0, r1, #4294967295
 800070c:	f080 80ea 	bcs.w	80008e4 <__udivmoddi4+0x22c>
 8000710:	429a      	cmp	r2, r3
 8000712:	f240 80e7 	bls.w	80008e4 <__udivmoddi4+0x22c>
 8000716:	3902      	subs	r1, #2
 8000718:	443b      	add	r3, r7
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	b2a3      	uxth	r3, r4
 800071e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000722:	fb0e 2210 	mls	r2, lr, r0, r2
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	fb00 fc0c 	mul.w	ip, r0, ip
 800072e:	459c      	cmp	ip, r3
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0x8e>
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	f100 32ff 	add.w	r2, r0, #4294967295
 8000738:	f080 80d6 	bcs.w	80008e8 <__udivmoddi4+0x230>
 800073c:	459c      	cmp	ip, r3
 800073e:	f240 80d3 	bls.w	80008e8 <__udivmoddi4+0x230>
 8000742:	443b      	add	r3, r7
 8000744:	3802      	subs	r0, #2
 8000746:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800074a:	eba3 030c 	sub.w	r3, r3, ip
 800074e:	2100      	movs	r1, #0
 8000750:	b11d      	cbz	r5, 800075a <__udivmoddi4+0xa2>
 8000752:	40f3      	lsrs	r3, r6
 8000754:	2200      	movs	r2, #0
 8000756:	e9c5 3200 	strd	r3, r2, [r5]
 800075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075e:	428b      	cmp	r3, r1
 8000760:	d905      	bls.n	800076e <__udivmoddi4+0xb6>
 8000762:	b10d      	cbz	r5, 8000768 <__udivmoddi4+0xb0>
 8000764:	e9c5 0100 	strd	r0, r1, [r5]
 8000768:	2100      	movs	r1, #0
 800076a:	4608      	mov	r0, r1
 800076c:	e7f5      	b.n	800075a <__udivmoddi4+0xa2>
 800076e:	fab3 f183 	clz	r1, r3
 8000772:	2900      	cmp	r1, #0
 8000774:	d146      	bne.n	8000804 <__udivmoddi4+0x14c>
 8000776:	4573      	cmp	r3, lr
 8000778:	d302      	bcc.n	8000780 <__udivmoddi4+0xc8>
 800077a:	4282      	cmp	r2, r0
 800077c:	f200 8105 	bhi.w	800098a <__udivmoddi4+0x2d2>
 8000780:	1a84      	subs	r4, r0, r2
 8000782:	eb6e 0203 	sbc.w	r2, lr, r3
 8000786:	2001      	movs	r0, #1
 8000788:	4690      	mov	r8, r2
 800078a:	2d00      	cmp	r5, #0
 800078c:	d0e5      	beq.n	800075a <__udivmoddi4+0xa2>
 800078e:	e9c5 4800 	strd	r4, r8, [r5]
 8000792:	e7e2      	b.n	800075a <__udivmoddi4+0xa2>
 8000794:	2a00      	cmp	r2, #0
 8000796:	f000 8090 	beq.w	80008ba <__udivmoddi4+0x202>
 800079a:	fab2 f682 	clz	r6, r2
 800079e:	2e00      	cmp	r6, #0
 80007a0:	f040 80a4 	bne.w	80008ec <__udivmoddi4+0x234>
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	0c03      	lsrs	r3, r0, #16
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	b280      	uxth	r0, r0
 80007ae:	b2bc      	uxth	r4, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007be:	fb04 f20c 	mul.w	r2, r4, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d907      	bls.n	80007d6 <__udivmoddi4+0x11e>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007cc:	d202      	bcs.n	80007d4 <__udivmoddi4+0x11c>
 80007ce:	429a      	cmp	r2, r3
 80007d0:	f200 80e0 	bhi.w	8000994 <__udivmoddi4+0x2dc>
 80007d4:	46c4      	mov	ip, r8
 80007d6:	1a9b      	subs	r3, r3, r2
 80007d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	fb02 f404 	mul.w	r4, r2, r4
 80007e8:	429c      	cmp	r4, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x144>
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x142>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f200 80ca 	bhi.w	800098e <__udivmoddi4+0x2d6>
 80007fa:	4602      	mov	r2, r0
 80007fc:	1b1b      	subs	r3, r3, r4
 80007fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000802:	e7a5      	b.n	8000750 <__udivmoddi4+0x98>
 8000804:	f1c1 0620 	rsb	r6, r1, #32
 8000808:	408b      	lsls	r3, r1
 800080a:	fa22 f706 	lsr.w	r7, r2, r6
 800080e:	431f      	orrs	r7, r3
 8000810:	fa0e f401 	lsl.w	r4, lr, r1
 8000814:	fa20 f306 	lsr.w	r3, r0, r6
 8000818:	fa2e fe06 	lsr.w	lr, lr, r6
 800081c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000820:	4323      	orrs	r3, r4
 8000822:	fa00 f801 	lsl.w	r8, r0, r1
 8000826:	fa1f fc87 	uxth.w	ip, r7
 800082a:	fbbe f0f9 	udiv	r0, lr, r9
 800082e:	0c1c      	lsrs	r4, r3, #16
 8000830:	fb09 ee10 	mls	lr, r9, r0, lr
 8000834:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000838:	fb00 fe0c 	mul.w	lr, r0, ip
 800083c:	45a6      	cmp	lr, r4
 800083e:	fa02 f201 	lsl.w	r2, r2, r1
 8000842:	d909      	bls.n	8000858 <__udivmoddi4+0x1a0>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f100 3aff 	add.w	sl, r0, #4294967295
 800084a:	f080 809c 	bcs.w	8000986 <__udivmoddi4+0x2ce>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f240 8099 	bls.w	8000986 <__udivmoddi4+0x2ce>
 8000854:	3802      	subs	r0, #2
 8000856:	443c      	add	r4, r7
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	fa1f fe83 	uxth.w	lr, r3
 8000860:	fbb4 f3f9 	udiv	r3, r4, r9
 8000864:	fb09 4413 	mls	r4, r9, r3, r4
 8000868:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800086c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000870:	45a4      	cmp	ip, r4
 8000872:	d908      	bls.n	8000886 <__udivmoddi4+0x1ce>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f103 3eff 	add.w	lr, r3, #4294967295
 800087a:	f080 8082 	bcs.w	8000982 <__udivmoddi4+0x2ca>
 800087e:	45a4      	cmp	ip, r4
 8000880:	d97f      	bls.n	8000982 <__udivmoddi4+0x2ca>
 8000882:	3b02      	subs	r3, #2
 8000884:	443c      	add	r4, r7
 8000886:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800088a:	eba4 040c 	sub.w	r4, r4, ip
 800088e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000892:	4564      	cmp	r4, ip
 8000894:	4673      	mov	r3, lr
 8000896:	46e1      	mov	r9, ip
 8000898:	d362      	bcc.n	8000960 <__udivmoddi4+0x2a8>
 800089a:	d05f      	beq.n	800095c <__udivmoddi4+0x2a4>
 800089c:	b15d      	cbz	r5, 80008b6 <__udivmoddi4+0x1fe>
 800089e:	ebb8 0203 	subs.w	r2, r8, r3
 80008a2:	eb64 0409 	sbc.w	r4, r4, r9
 80008a6:	fa04 f606 	lsl.w	r6, r4, r6
 80008aa:	fa22 f301 	lsr.w	r3, r2, r1
 80008ae:	431e      	orrs	r6, r3
 80008b0:	40cc      	lsrs	r4, r1
 80008b2:	e9c5 6400 	strd	r6, r4, [r5]
 80008b6:	2100      	movs	r1, #0
 80008b8:	e74f      	b.n	800075a <__udivmoddi4+0xa2>
 80008ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80008be:	0c01      	lsrs	r1, r0, #16
 80008c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c4:	b280      	uxth	r0, r0
 80008c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008ca:	463b      	mov	r3, r7
 80008cc:	4638      	mov	r0, r7
 80008ce:	463c      	mov	r4, r7
 80008d0:	46b8      	mov	r8, r7
 80008d2:	46be      	mov	lr, r7
 80008d4:	2620      	movs	r6, #32
 80008d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008da:	eba2 0208 	sub.w	r2, r2, r8
 80008de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e2:	e766      	b.n	80007b2 <__udivmoddi4+0xfa>
 80008e4:	4601      	mov	r1, r0
 80008e6:	e718      	b.n	800071a <__udivmoddi4+0x62>
 80008e8:	4610      	mov	r0, r2
 80008ea:	e72c      	b.n	8000746 <__udivmoddi4+0x8e>
 80008ec:	f1c6 0220 	rsb	r2, r6, #32
 80008f0:	fa2e f302 	lsr.w	r3, lr, r2
 80008f4:	40b7      	lsls	r7, r6
 80008f6:	40b1      	lsls	r1, r6
 80008f8:	fa20 f202 	lsr.w	r2, r0, r2
 80008fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000900:	430a      	orrs	r2, r1
 8000902:	fbb3 f8fe 	udiv	r8, r3, lr
 8000906:	b2bc      	uxth	r4, r7
 8000908:	fb0e 3318 	mls	r3, lr, r8, r3
 800090c:	0c11      	lsrs	r1, r2, #16
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb08 f904 	mul.w	r9, r8, r4
 8000916:	40b0      	lsls	r0, r6
 8000918:	4589      	cmp	r9, r1
 800091a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800091e:	b280      	uxth	r0, r0
 8000920:	d93e      	bls.n	80009a0 <__udivmoddi4+0x2e8>
 8000922:	1879      	adds	r1, r7, r1
 8000924:	f108 3cff 	add.w	ip, r8, #4294967295
 8000928:	d201      	bcs.n	800092e <__udivmoddi4+0x276>
 800092a:	4589      	cmp	r9, r1
 800092c:	d81f      	bhi.n	800096e <__udivmoddi4+0x2b6>
 800092e:	eba1 0109 	sub.w	r1, r1, r9
 8000932:	fbb1 f9fe 	udiv	r9, r1, lr
 8000936:	fb09 f804 	mul.w	r8, r9, r4
 800093a:	fb0e 1119 	mls	r1, lr, r9, r1
 800093e:	b292      	uxth	r2, r2
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	4542      	cmp	r2, r8
 8000946:	d229      	bcs.n	800099c <__udivmoddi4+0x2e4>
 8000948:	18ba      	adds	r2, r7, r2
 800094a:	f109 31ff 	add.w	r1, r9, #4294967295
 800094e:	d2c4      	bcs.n	80008da <__udivmoddi4+0x222>
 8000950:	4542      	cmp	r2, r8
 8000952:	d2c2      	bcs.n	80008da <__udivmoddi4+0x222>
 8000954:	f1a9 0102 	sub.w	r1, r9, #2
 8000958:	443a      	add	r2, r7
 800095a:	e7be      	b.n	80008da <__udivmoddi4+0x222>
 800095c:	45f0      	cmp	r8, lr
 800095e:	d29d      	bcs.n	800089c <__udivmoddi4+0x1e4>
 8000960:	ebbe 0302 	subs.w	r3, lr, r2
 8000964:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000968:	3801      	subs	r0, #1
 800096a:	46e1      	mov	r9, ip
 800096c:	e796      	b.n	800089c <__udivmoddi4+0x1e4>
 800096e:	eba7 0909 	sub.w	r9, r7, r9
 8000972:	4449      	add	r1, r9
 8000974:	f1a8 0c02 	sub.w	ip, r8, #2
 8000978:	fbb1 f9fe 	udiv	r9, r1, lr
 800097c:	fb09 f804 	mul.w	r8, r9, r4
 8000980:	e7db      	b.n	800093a <__udivmoddi4+0x282>
 8000982:	4673      	mov	r3, lr
 8000984:	e77f      	b.n	8000886 <__udivmoddi4+0x1ce>
 8000986:	4650      	mov	r0, sl
 8000988:	e766      	b.n	8000858 <__udivmoddi4+0x1a0>
 800098a:	4608      	mov	r0, r1
 800098c:	e6fd      	b.n	800078a <__udivmoddi4+0xd2>
 800098e:	443b      	add	r3, r7
 8000990:	3a02      	subs	r2, #2
 8000992:	e733      	b.n	80007fc <__udivmoddi4+0x144>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	443b      	add	r3, r7
 800099a:	e71c      	b.n	80007d6 <__udivmoddi4+0x11e>
 800099c:	4649      	mov	r1, r9
 800099e:	e79c      	b.n	80008da <__udivmoddi4+0x222>
 80009a0:	eba1 0109 	sub.w	r1, r1, r9
 80009a4:	46c4      	mov	ip, r8
 80009a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009aa:	fb09 f804 	mul.w	r8, r9, r4
 80009ae:	e7c4      	b.n	800093a <__udivmoddi4+0x282>

080009b0 <__aeabi_idiv0>:
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b092      	sub	sp, #72	@ 0x48
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	61f8      	str	r0, [r7, #28]
 80009bc:	ed87 0a06 	vstr	s0, [r7, #24]
 80009c0:	edc7 0a05 	vstr	s1, [r7, #20]
 80009c4:	ed87 1a04 	vstr	s2, [r7, #16]
 80009c8:	edc7 1a03 	vstr	s3, [r7, #12]
 80009cc:	ed87 2a02 	vstr	s4, [r7, #8]
 80009d0:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80009d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d10e      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ee:	d107      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fc:	f000 8136 	beq.w	8000c6c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a08:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	eeb0 0a67 	vmov.f32	s0, s15
 8000a24:	f000 fa3c 	bl	8000ea0 <invSqrt>
 8000a28:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000a2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a38:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000a3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a48:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 8000a4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	ed93 7a00 	vldr	s14, [r3]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	330c      	adds	r3, #12
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	edd3 6a00 	vldr	s13, [r3]
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	edd3 7a00 	vldr	s15, [r3]
 8000a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	3304      	adds	r3, #4
 8000a94:	edd3 7a00 	vldr	s15, [r3]
 8000a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	edd3 6a00 	vldr	s13, [r3]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	edd3 7a00 	vldr	s15, [r3]
 8000aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	ed93 7a00 	vldr	s14, [r3]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	edd3 7a00 	vldr	s15, [r3]
 8000ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000acc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	330c      	adds	r3, #12
 8000ad4:	edd3 6a00 	vldr	s13, [r3]
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	330c      	adds	r3, #12
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000aec:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000afc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b1c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000b4c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b4e:	edd3 7a00 	vldr	s15, [r3]
 8000b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b5a:	dd54      	ble.n	8000c06 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000b5c:	4bc9      	ldr	r3, [pc, #804]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b5e:	ed93 7a00 	vldr	s14, [r3]
 8000b62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b72:	4bc6      	ldr	r3, [pc, #792]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7c:	4bc3      	ldr	r3, [pc, #780]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b7e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000b82:	4bc0      	ldr	r3, [pc, #768]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b84:	ed93 7a00 	vldr	s14, [r3]
 8000b88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b90:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b98:	4bbd      	ldr	r3, [pc, #756]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba2:	4bbb      	ldr	r3, [pc, #748]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000ba4:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000baa:	ed93 7a00 	vldr	s14, [r3]
 8000bae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bb6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000bba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bbe:	4bb5      	ldr	r3, [pc, #724]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4bb2      	ldr	r3, [pc, #712]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000bce:	4baf      	ldr	r3, [pc, #700]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bdc:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000be0:	4bab      	ldr	r3, [pc, #684]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bee:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c00:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c04:	e00b      	b.n	8000c1e <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000c06:	4ba1      	ldr	r3, [pc, #644]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000c08:	f04f 0200 	mov.w	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000c10:	f04f 0200 	mov.w	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c20:	ed93 7a00 	vldr	s14, [r3]
 8000c24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000c38:	4b97      	ldr	r3, [pc, #604]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000c52:	4b91      	ldr	r3, [pc, #580]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c70:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c78:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c80:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c88:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000c8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c90:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c98:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	ed93 7a00 	vldr	s14, [r3]
 8000cb4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000cb8:	eef1 6a67 	vneg.f32	s13, s15
 8000cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000cc4:	ed97 6a08 	vldr	s12, [r7, #32]
 8000cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	330c      	adds	r3, #12
 8000cd8:	ed93 6a00 	vldr	s12, [r3]
 8000cdc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ce4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	ed93 7a00 	vldr	s14, [r3]
 8000cfa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d06:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	ed93 6a00 	vldr	s12, [r3]
 8000d1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3308      	adds	r3, #8
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d4a:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	330c      	adds	r3, #12
 8000d5e:	ed93 6a00 	vldr	s12, [r3]
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3308      	adds	r3, #8
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d8e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d9e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000da2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	330c      	adds	r3, #12
 8000db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db6:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	edd3 6a00 	vldr	s13, [r3]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3308      	adds	r3, #8
 8000de6:	edd3 6a00 	vldr	s13, [r3]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	330c      	adds	r3, #12
 8000dfe:	edd3 6a00 	vldr	s13, [r3]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	330c      	adds	r3, #12
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	eeb0 0a67 	vmov.f32	s0, s15
 8000e16:	f000 f843 	bl	8000ea0 <invSqrt>
 8000e1a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	ed93 7a00 	vldr	s14, [r3]
 8000e24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3308      	adds	r3, #8
 8000e56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e5e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ed93 7a00 	vldr	s14, [r3]
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	330c      	adds	r3, #12
 8000e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e76:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7a:	bf00      	nop
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	240000bc 	.word	0x240000bc
 8000e88:	3a83126f 	.word	0x3a83126f
 8000e8c:	240000c0 	.word	0x240000c0
 8000e90:	240000c4 	.word	0x240000c4
 8000e94:	240000c8 	.word	0x240000c8
 8000e98:	24000000 	.word	0x24000000
 8000e9c:	3a03126f 	.word	0x3a03126f

08000ea0 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	105a      	asrs	r2, r3, #1
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <invSqrt+0x74>)
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000ed8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eec:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	ee07 3a90 	vmov	s15, r3
}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	5f3759df 	.word	0x5f3759df

08000f18 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088传感器GPIO初始化函数
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088传感器通信初始化函数
************************************************************************
**/
void BMI088_com_init(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0


}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	延迟指定毫秒数的函数，基于微秒延迟实现
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000f3e:	e003      	b.n	8000f48 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f44:	f000 f80a 	bl	8000f5c <BMI088_delay_us>
    while(ms--)
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	80fa      	strh	r2, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f6      	bne.n	8000f40 <BMI088_delay_ms+0xc>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <BMI088_delay_us>:
* @retval:     	void
* @details:    	微秒级延迟函数，使用SysTick定时器实现
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	015b      	lsls	r3, r3, #5
 8000f8a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d0f8      	beq.n	8000f92 <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d206      	bcs.n	8000fb6 <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	e007      	b.n	8000fc6 <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d200      	bcs.n	8000fd4 <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000fd2:	e7de      	b.n	8000f92 <BMI088_delay_us+0x36>
            {
                break;
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3724      	adds	r7, #36	@ 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <BMI088_ACCEL_NS_L+0x14>)
 8000ff2:	f004 fc0f 	bl	8005814 <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58020800 	.word	0x58020800

08001000 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <BMI088_ACCEL_NS_H+0x14>)
 800100a:	f004 fc03 	bl	8005814 <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58020800 	.word	0x58020800

08001018 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2108      	movs	r1, #8
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <BMI088_GYRO_NS_L+0x14>)
 8001022:	f004 fbf7 	bl	8005814 <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020800 	.word	0x58020800

08001030 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2108      	movs	r1, #8
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <BMI088_GYRO_NS_H+0x14>)
 800103a:	f004 fbeb 	bl	8005814 <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58020800 	.word	0x58020800

08001048 <BMI088_read_write_byte>:
* @retval:     	uint8_t - 接收到的数据
* @details:    	通过BMI088使用的SPI总线进行单字节的读写操作
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	1df9      	adds	r1, r7, #7
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <BMI088_read_write_byte+0x28>)
 8001062:	f007 fab9 	bl	80085d8 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	240014ec 	.word	0x240014ec

08001074 <BMI088_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷GPIO锟斤拷SPI锟斤拷始锟斤拷锟斤拷锟皆硷拷锟斤拷锟劫度猴拷锟斤拷锟斤拷锟角的筹拷始锟斤拷
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 800107e:	f7ff ff4b 	bl	8000f18 <BMI088_GPIO_init>
    BMI088_com_init();
 8001082:	f7ff ff50 	bl	8000f26 <BMI088_com_init>

    error |= bmi088_accel_init();
 8001086:	f000 f811 	bl	80010ac <bmi088_accel_init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4313      	orrs	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8001094:	f000 f8c2 	bl	800121c <bmi088_gyro_init>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4313      	orrs	r3, r2
 80010a0:	71fb      	strb	r3, [r7, #7]

    return error;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmi088_accel_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟劫度达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010ba:	f7ff ff95 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010be:	2080      	movs	r0, #128	@ 0x80
 80010c0:	f7ff ffc2 	bl	8001048 <BMI088_read_write_byte>
 80010c4:	2055      	movs	r0, #85	@ 0x55
 80010c6:	f7ff ffbf 	bl	8001048 <BMI088_read_write_byte>
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f7ff ffbc 	bl	8001048 <BMI088_read_write_byte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
 80010d4:	f7ff ff94 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f7ff ff3f 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010de:	f7ff ff83 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010e2:	2080      	movs	r0, #128	@ 0x80
 80010e4:	f7ff ffb0 	bl	8001048 <BMI088_read_write_byte>
 80010e8:	2055      	movs	r0, #85	@ 0x55
 80010ea:	f7ff ffad 	bl	8001048 <BMI088_read_write_byte>
 80010ee:	2055      	movs	r0, #85	@ 0x55
 80010f0:	f7ff ffaa 	bl	8001048 <BMI088_read_write_byte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	f7ff ff82 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010fc:	2096      	movs	r0, #150	@ 0x96
 80010fe:	f7ff ff2d 	bl	8000f5c <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8001102:	f7ff ff71 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001106:	21b6      	movs	r1, #182	@ 0xb6
 8001108:	207e      	movs	r0, #126	@ 0x7e
 800110a:	f000 fa09 	bl	8001520 <BMI088_write_single_reg>
 800110e:	f7ff ff77 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8001112:	2050      	movs	r0, #80	@ 0x50
 8001114:	f7ff ff0e 	bl	8000f34 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001118:	f7ff ff66 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 800111c:	2080      	movs	r0, #128	@ 0x80
 800111e:	f7ff ff93 	bl	8001048 <BMI088_read_write_byte>
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff90 	bl	8001048 <BMI088_read_write_byte>
 8001128:	2055      	movs	r0, #85	@ 0x55
 800112a:	f7ff ff8d 	bl	8001048 <BMI088_read_write_byte>
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	f7ff ff65 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001136:	2096      	movs	r0, #150	@ 0x96
 8001138:	f7ff ff10 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800113c:	f7ff ff54 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001140:	2080      	movs	r0, #128	@ 0x80
 8001142:	f7ff ff81 	bl	8001048 <BMI088_read_write_byte>
 8001146:	2055      	movs	r0, #85	@ 0x55
 8001148:	f7ff ff7e 	bl	8001048 <BMI088_read_write_byte>
 800114c:	2055      	movs	r0, #85	@ 0x55
 800114e:	f7ff ff7b 	bl	8001048 <BMI088_read_write_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	f7ff ff53 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800115a:	2096      	movs	r0, #150	@ 0x96
 800115c:	f7ff fefe 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b1e      	cmp	r3, #30
 8001164:	d001      	beq.n	800116a <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	e052      	b.n	8001210 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e04b      	b.n	8001208 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8001170:	f7ff ff3a 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4928      	ldr	r1, [pc, #160]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	440b      	add	r3, r1
 8001180:	7818      	ldrb	r0, [r3, #0]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4924      	ldr	r1, [pc, #144]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	440b      	add	r3, r1
 800118e:	3301      	adds	r3, #1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	f000 f9c4 	bl	8001520 <BMI088_write_single_reg>
 8001198:	f7ff ff32 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fedd 	bl	8000f5c <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80011a2:	f7ff ff21 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	491b      	ldr	r1, [pc, #108]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff44 	bl	8001048 <BMI088_read_write_byte>
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff ff41 	bl	8001048 <BMI088_read_write_byte>
 80011c6:	2055      	movs	r0, #85	@ 0x55
 80011c8:	f7ff ff3e 	bl	8001048 <BMI088_read_write_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71bb      	strb	r3, [r7, #6]
 80011d0:	f7ff ff16 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	f7ff fec1 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	490e      	ldr	r1, [pc, #56]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d008      	beq.n	8001202 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	4909      	ldr	r1, [pc, #36]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	e006      	b.n	8001210 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9b0      	bls.n	8001170 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2400000c 	.word	0x2400000c

0800121c <bmi088_gyro_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟角达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800122a:	f7ff fef5 	bl	8001018 <BMI088_GYRO_NS_L>
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f988 	bl	8001548 <BMI088_read_single_reg>
 8001238:	f7ff fefa 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800123c:	2096      	movs	r0, #150	@ 0x96
 800123e:	f7ff fe8d 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001242:	f7ff fee9 	bl	8001018 <BMI088_GYRO_NS_L>
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f97c 	bl	8001548 <BMI088_read_single_reg>
 8001250:	f7ff feee 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f7ff fe81 	bl	8000f5c <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800125a:	f7ff fedd 	bl	8001018 <BMI088_GYRO_NS_L>
 800125e:	21b6      	movs	r1, #182	@ 0xb6
 8001260:	2014      	movs	r0, #20
 8001262:	f000 f95d 	bl	8001520 <BMI088_write_single_reg>
 8001266:	f7ff fee3 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800126a:	2050      	movs	r0, #80	@ 0x50
 800126c:	f7ff fe62 	bl	8000f34 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001270:	f7ff fed2 	bl	8001018 <BMI088_GYRO_NS_L>
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f965 	bl	8001548 <BMI088_read_single_reg>
 800127e:	f7ff fed7 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001282:	2096      	movs	r0, #150	@ 0x96
 8001284:	f7ff fe6a 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001288:	f7ff fec6 	bl	8001018 <BMI088_GYRO_NS_L>
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f959 	bl	8001548 <BMI088_read_single_reg>
 8001296:	f7ff fecb 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800129a:	2096      	movs	r0, #150	@ 0x96
 800129c:	f7ff fe5e 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d001      	beq.n	80012aa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80012a6:	23ff      	movs	r3, #255	@ 0xff
 80012a8:	e049      	b.n	800133e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e042      	b.n	8001336 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80012b0:	f7ff feb2 	bl	8001018 <BMI088_GYRO_NS_L>
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4924      	ldr	r1, [pc, #144]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4920      	ldr	r1, [pc, #128]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 f924 	bl	8001520 <BMI088_write_single_reg>
 80012d8:	f7ff feaa 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80012dc:	2096      	movs	r0, #150	@ 0x96
 80012de:	f7ff fe3d 	bl	8000f5c <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 80012e2:	f7ff fe99 	bl	8001018 <BMI088_GYRO_NS_L>
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4917      	ldr	r1, [pc, #92]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	1dba      	adds	r2, r7, #6
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f925 	bl	8001548 <BMI088_read_single_reg>
 80012fe:	f7ff fe97 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001302:	2096      	movs	r0, #150	@ 0x96
 8001304:	f7ff fe2a 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	490f      	ldr	r1, [pc, #60]	@ (8001348 <bmi088_gyro_init+0x12c>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	440b      	add	r3, r1
 8001314:	3301      	adds	r3, #1
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	429a      	cmp	r2, r3
 800131c:	d008      	beq.n	8001330 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	4909      	ldr	r1, [pc, #36]	@ (8001348 <bmi088_gyro_init+0x12c>)
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	440b      	add	r3, r1
 800132a:	3302      	adds	r3, #2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	e006      	b.n	800133e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	3301      	adds	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9b9      	bls.n	80012b0 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000020 	.word	0x24000020

0800134c <BMI088_read>:
* @retval:     	void
* @details:    	锟斤拷取BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟捷ｏ拷锟斤拷锟斤拷锟斤拷锟劫度★拷锟斤拷锟斤拷锟角猴拷锟铰讹拷
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8001362:	f7ff fe41 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001366:	2092      	movs	r0, #146	@ 0x92
 8001368:	f7ff fe6e 	bl	8001048 <BMI088_read_write_byte>
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2206      	movs	r2, #6
 8001372:	4619      	mov	r1, r3
 8001374:	2012      	movs	r0, #18
 8001376:	f000 f8ff 	bl	8001578 <BMI088_read_muli_reg>
 800137a:	f7ff fe41 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800137e:	7d7b      	ldrb	r3, [r7, #21]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7d3b      	ldrb	r3, [r7, #20]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800138e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <BMI088_read+0x1cc>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7dbb      	ldrb	r3, [r7, #22]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <BMI088_read+0x1cc>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7e3b      	ldrb	r3, [r7, #24]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <BMI088_read+0x1cc>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3308      	adds	r3, #8
 80013fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001402:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001406:	f7ff fe07 	bl	8001018 <BMI088_GYRO_NS_L>
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2208      	movs	r2, #8
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f8b0 	bl	8001578 <BMI088_read_muli_reg>
 8001418:	f7ff fe0a 	bl	8001030 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800141c:	7d3b      	ldrb	r3, [r7, #20]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	d143      	bne.n	80014aa <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7dbb      	ldrb	r3, [r7, #22]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143e:	4b37      	ldr	r3, [pc, #220]	@ (800151c <BMI088_read+0x1d0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800144e:	7e7b      	ldrb	r3, [r7, #25]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7e3b      	ldrb	r3, [r7, #24]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800145e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <BMI088_read+0x1d0>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3304      	adds	r3, #4
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7ebb      	ldrb	r3, [r7, #26]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800148c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <BMI088_read+0x1d0>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80014aa:	f7ff fd9d 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80014ae:	20a2      	movs	r0, #162	@ 0xa2
 80014b0:	f7ff fdca 	bl	8001048 <BMI088_read_write_byte>
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2202      	movs	r2, #2
 80014ba:	4619      	mov	r1, r3
 80014bc:	2022      	movs	r0, #34	@ 0x22
 80014be:	f000 f85b 	bl	8001578 <BMI088_read_muli_reg>
 80014c2:	f7ff fd9d 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80014c6:	7d3b      	ldrb	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80014da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	db04      	blt.n	80014ee <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80014ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edc3 7a00 	vstr	s15, [r3]
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	24000004 	.word	0x24000004
 800151c:	24000008 	.word	0x24000008

08001520 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷写锟诫单锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fd88 	bl	8001048 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8001538:	79bb      	ldrb	r3, [r7, #6]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fd84 	bl	8001048 <BMI088_read_write_byte>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd73 	bl	8001048 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fd70 	bl	8001048 <BMI088_read_write_byte>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷拇锟斤拷锟斤拷锟斤拷锟斤拷锟
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd59 	bl	8001048 <BMI088_read_write_byte>

    while (len != 0)
 8001596:	e00c      	b.n	80015b2 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fd55 	bl	8001048 <BMI088_read_write_byte>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
        buf++;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
        len--;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ef      	bne.n	8001598 <BMI088_read_muli_reg+0x20>
    }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <bsp_can_init>:
**/

extern motor_t j60_motor[6];

void bsp_can_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	can_filter_init();
 80015c8:	f000 f820 	bl	800160c <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //寮FDCAN
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <bsp_can_init+0x3c>)
 80015ce:	f002 fffe 	bl	80045ce <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80015d2:	480c      	ldr	r0, [pc, #48]	@ (8001604 <bsp_can_init+0x40>)
 80015d4:	f002 fffb 	bl	80045ce <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <bsp_can_init+0x44>)
 80015da:	f002 fff8 	bl	80045ce <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2101      	movs	r1, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <bsp_can_init+0x3c>)
 80015e4:	f003 f9e6 	bl	80049b4 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2101      	movs	r1, #1
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <bsp_can_init+0x40>)
 80015ee:	f003 f9e1 	bl	80049b4 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <bsp_can_init+0x44>)
 80015f8:	f003 f9dc 	bl	80049b4 <HAL_FDCAN_ActivateNotification>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	24000104 	.word	0x24000104
 8001604:	240001a4 	.word	0x240001a4
 8001608:	24000244 	.word	0x24000244

0800160c <can_filter_init>:
* @retval:     	void
* @details:    	CAN婊ゆ尝ㄥ濮
************************************************************************
**/
void can_filter_init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //ID
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //婊ゆ尝ㄧ储寮
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //杩婊ゅ0宠FIFO0
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //ユID2
 800162a:	463b      	mov	r3, r7
 800162c:	4619      	mov	r1, r3
 800162e:	480a      	ldr	r0, [pc, #40]	@ (8001658 <can_filter_init+0x4c>)
 8001630:	f002 fede 	bl	80043f0 <HAL_FDCAN_ConfigFilter>
	//缁ユ跺归涓ID╁ID,涓ュ杩绋甯
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	2202      	movs	r2, #2
 800163c:	2102      	movs	r1, #2
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <can_filter_init+0x4c>)
 8001640:	f002 ff4c 	bl	80044dc <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <can_filter_init+0x4c>)
 800164a:	f002 ff74 	bl	8004536 <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000104 	.word	0x24000104

0800165c <fdcanx_send_data>:
* @retval:     	void
* @details:    	版
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	@ 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 800166c:	897b      	ldrh	r3, [r7, #10]
 800166e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d801      	bhi.n	8001682 <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	623b      	str	r3, [r7, #32]
	if(len==12)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d101      	bne.n	800168c <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001688:	2309      	movs	r3, #9
 800168a:	623b      	str	r3, [r7, #32]
	if(len==16)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d101      	bne.n	8001696 <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8001692:	230a      	movs	r3, #10
 8001694:	623b      	str	r3, [r7, #32]
	if(len==20)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b14      	cmp	r3, #20
 800169a:	d101      	bne.n	80016a0 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800169c:	230b      	movs	r3, #11
 800169e:	623b      	str	r3, [r7, #32]
	if(len==24)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	2b18      	cmp	r3, #24
 80016a4:	d101      	bne.n	80016aa <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80016a6:	230c      	movs	r3, #12
 80016a8:	623b      	str	r3, [r7, #32]
	if(len==32)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80016b0:	230d      	movs	r3, #13
 80016b2:	623b      	str	r3, [r7, #32]
	if(len==48)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b30      	cmp	r3, #48	@ 0x30
 80016b8:	d101      	bne.n	80016be <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80016ba:	230e      	movs	r3, #14
 80016bc:	623b      	str	r3, [r7, #32]
	if(len==64)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b40      	cmp	r3, #64	@ 0x40
 80016c2:	d101      	bne.n	80016c8 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80016c4:	230f      	movs	r3, #15
 80016c6:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 80016cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 80016d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f002 ff9b 	bl	8004624 <HAL_FDCAN_AddMessageToTxFifoQ>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <fdcanx_send_data+0x9c>
		return 1;//
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <fdcanx_send_data+0x9e>
	return 0;	
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3738      	adds	r7, #56	@ 0x38
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <fdcanx_receive>:
* @retval:     	ユ剁版垮害
* @details:    	ユ舵版
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8001702:	b580      	push	{r7, lr}
 8001704:	b090      	sub	sp, #64	@ 0x40
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 800170e:	f107 0214 	add.w	r2, r7, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f002 ffe0 	bl	80046dc <HAL_FDCAN_GetRxMessage>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d136      	bne.n	8001790 <fdcanx_receive+0x8e>
	{
		*rec_id = pRxHeader.Identifier;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b29a      	uxth	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d802      	bhi.n	8001736 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d802      	bhi.n	8001742 <fdcanx_receive+0x40>
			len = 12;
 800173c:	230c      	movs	r3, #12
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	2b0a      	cmp	r3, #10
 8001746:	d802      	bhi.n	800174e <fdcanx_receive+0x4c>
			len = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b0b      	cmp	r3, #11
 8001752:	d802      	bhi.n	800175a <fdcanx_receive+0x58>
			len = 20;
 8001754:	2314      	movs	r3, #20
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d802      	bhi.n	8001766 <fdcanx_receive+0x64>
			len = 24;
 8001760:	2318      	movs	r3, #24
 8001762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	2b0d      	cmp	r3, #13
 800176a:	d802      	bhi.n	8001772 <fdcanx_receive+0x70>
			len = 32;
 800176c:	2320      	movs	r3, #32
 800176e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0e      	cmp	r3, #14
 8001776:	d802      	bhi.n	800177e <fdcanx_receive+0x7c>
			len = 48;
 8001778:	2330      	movs	r3, #48	@ 0x30
 800177a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d802      	bhi.n	800178a <fdcanx_receive+0x88>
			len = 64;
 8001784:	2340      	movs	r3, #64	@ 0x40
 8001786:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		
		return len;//ユ舵版
 800178a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800178e:	e000      	b.n	8001792 <fdcanx_receive+0x90>
	}
	return 0;	
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3740      	adds	r7, #64	@ 0x40
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80017a2:	4a21      	ldr	r2, [pc, #132]	@ (8001828 <fdcan1_rx_callback+0x8c>)
 80017a4:	4921      	ldr	r1, [pc, #132]	@ (800182c <fdcan1_rx_callback+0x90>)
 80017a6:	4822      	ldr	r0, [pc, #136]	@ (8001830 <fdcan1_rx_callback+0x94>)
 80017a8:	f7ff ffab 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
	uint8_t motor_id = rec_id1 & 0x0F;
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <fdcan1_rx_callback+0x90>)
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	f003 030f 	and.w	r3, r3, #15
 80017b6:	70fb      	strb	r3, [r7, #3]
	
	// Find the motor with this ID using switch case
	motor_t* motor = NULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
	switch(motor_id) {
 80017bc:	78fb      	ldrb	r3, [r7, #3]
 80017be:	3b01      	subs	r3, #1
 80017c0:	2b05      	cmp	r3, #5
 80017c2:	d82c      	bhi.n	800181e <fdcan1_rx_callback+0x82>
 80017c4:	a201      	add	r2, pc, #4	@ (adr r2, 80017cc <fdcan1_rx_callback+0x30>)
 80017c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	080017e5 	.word	0x080017e5
 80017d0:	080017eb 	.word	0x080017eb
 80017d4:	080017f1 	.word	0x080017f1
 80017d8:	080017f7 	.word	0x080017f7
 80017dc:	080017fd 	.word	0x080017fd
 80017e0:	08001803 	.word	0x08001803
		case 1:
			motor = &j60_motor[0];
 80017e4:	4b13      	ldr	r3, [pc, #76]	@ (8001834 <fdcan1_rx_callback+0x98>)
 80017e6:	607b      	str	r3, [r7, #4]
			break;
 80017e8:	e00e      	b.n	8001808 <fdcan1_rx_callback+0x6c>
		case 2:
			motor = &j60_motor[1];
 80017ea:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <fdcan1_rx_callback+0x9c>)
 80017ec:	607b      	str	r3, [r7, #4]
			break;
 80017ee:	e00b      	b.n	8001808 <fdcan1_rx_callback+0x6c>
		case 3:
			motor = &j60_motor[2];
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <fdcan1_rx_callback+0xa0>)
 80017f2:	607b      	str	r3, [r7, #4]
			break;
 80017f4:	e008      	b.n	8001808 <fdcan1_rx_callback+0x6c>
		case 4:
			motor = &j60_motor[3];
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <fdcan1_rx_callback+0xa4>)
 80017f8:	607b      	str	r3, [r7, #4]
			break;
 80017fa:	e005      	b.n	8001808 <fdcan1_rx_callback+0x6c>
		case 5:
			motor = &j60_motor[4];
 80017fc:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <fdcan1_rx_callback+0xa8>)
 80017fe:	607b      	str	r3, [r7, #4]
			break;
 8001800:	e002      	b.n	8001808 <fdcan1_rx_callback+0x6c>
		case 6:
			motor = &j60_motor[5];
 8001802:	4b11      	ldr	r3, [pc, #68]	@ (8001848 <fdcan1_rx_callback+0xac>)
 8001804:	607b      	str	r3, [r7, #4]
			break;
 8001806:	bf00      	nop
			// Invalid motor ID, do nothing
			return;
	}
	
	// Update motor feedback data
	motor->para.id = motor_id;
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	605a      	str	r2, [r3, #4]
	motor->para.online = 1;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	661a      	str	r2, [r3, #96]	@ 0x60
	J60_Process_Feedback(motor, rx_data1);
 8001814:	4904      	ldr	r1, [pc, #16]	@ (8001828 <fdcan1_rx_callback+0x8c>)
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 fae6 	bl	8001de8 <J60_Process_Feedback>
 800181c:	e000      	b.n	8001820 <fdcan1_rx_callback+0x84>
			return;
 800181e:	bf00      	nop
}
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	240000cc 	.word	0x240000cc
 800182c:	240000d4 	.word	0x240000d4
 8001830:	24000104 	.word	0x24000104
 8001834:	240055e8 	.word	0x240055e8
 8001838:	24005664 	.word	0x24005664
 800183c:	240056e0 	.word	0x240056e0
 8001840:	2400575c 	.word	0x2400575c
 8001844:	240057d8 	.word	0x240057d8
 8001848:	24005854 	.word	0x24005854

0800184c <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8001850:	4a03      	ldr	r2, [pc, #12]	@ (8001860 <fdcan2_rx_callback+0x14>)
 8001852:	4904      	ldr	r1, [pc, #16]	@ (8001864 <fdcan2_rx_callback+0x18>)
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <fdcan2_rx_callback+0x1c>)
 8001856:	f7ff ff54 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id2 & 0x1F;
	
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	240000d8 	.word	0x240000d8
 8001864:	240000e0 	.word	0x240000e0
 8001868:	240001a4 	.word	0x240001a4

0800186c <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001870:	4a03      	ldr	r2, [pc, #12]	@ (8001880 <fdcan3_rx_callback+0x14>)
 8001872:	4904      	ldr	r1, [pc, #16]	@ (8001884 <fdcan3_rx_callback+0x18>)
 8001874:	4804      	ldr	r0, [pc, #16]	@ (8001888 <fdcan3_rx_callback+0x1c>)
 8001876:	f7ff ff44 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id3 & 0x1F;
	
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	240000e4 	.word	0x240000e4
 8001884:	240000ec 	.word	0x240000ec
 8001888:	24000244 	.word	0x24000244

0800188c <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a0a      	ldr	r2, [pc, #40]	@ (80018c4 <HAL_FDCAN_RxFifo0Callback+0x38>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d101      	bne.n	80018a2 <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 800189e:	f7ff ff7d 	bl	800179c <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a08      	ldr	r2, [pc, #32]	@ (80018c8 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d101      	bne.n	80018ae <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 80018aa:	f7ff ffcf 	bl	800184c <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a06      	ldr	r2, [pc, #24]	@ (80018cc <HAL_FDCAN_RxFifo0Callback+0x40>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d101      	bne.n	80018ba <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 80018b6:	f7ff ffd9 	bl	800186c <fdcan3_rx_callback>
	}
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	24000104 	.word	0x24000104
 80018c8:	240001a4 	.word	0x240001a4
 80018cc:	24000244 	.word	0x24000244

080018d0 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80018d4:	2104      	movs	r1, #4
 80018d6:	4805      	ldr	r0, [pc, #20]	@ (80018ec <Buzzer_Init+0x1c>)
 80018d8:	f007 fdfa 	bl	80094d0 <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 80018dc:	f000 f840 	bl	8001960 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 80018e0:	4b03      	ldr	r3, [pc, #12]	@ (80018f0 <Buzzer_Init+0x20>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	240015c0 	.word	0x240015c0
 80018f0:	240000ee 	.word	0x240000ee

080018f4 <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 8001904:	f000 f82c 	bl	8001960 <Buzzer_Stop>
        return;
 8001908:	e00a      	b.n	8001920 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 f80c 	bl	8001928 <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d004      	beq.n	8001920 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 8001916:	6838      	ldr	r0, [r7, #0]
 8001918:	f00b fcd1 	bl	800d2be <osDelay>
        Buzzer_Stop();
 800191c:	f000 f820 	bl	8001960 <Buzzer_Stop>
    }
}
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 8001936:	f000 f813 	bl	8001960 <Buzzer_Stop>
        return;
 800193a:	e00a      	b.n	8001952 <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f000 f865 	bl	8001a0c <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 8001942:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <Buzzer_PlayToneAsync+0x30>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f88e 	bl	8001a68 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <Buzzer_PlayToneAsync+0x34>)
 800194e:	2201      	movs	r2, #1
 8001950:	701a      	strb	r2, [r3, #0]
}
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	24000032 	.word	0x24000032
 800195c:	240000ee 	.word	0x240000ee

08001960 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 8001964:	4b05      	ldr	r3, [pc, #20]	@ (800197c <Buzzer_Stop+0x1c>)
 8001966:	2200      	movs	r2, #0
 8001968:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 800196a:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <Buzzer_Stop+0x20>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40001800 	.word	0x40001800
 8001980:	240000ee 	.word	0x240000ee

08001984 <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b64      	cmp	r3, #100	@ 0x64
 8001992:	d901      	bls.n	8001998 <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 8001994:	2364      	movs	r3, #100	@ 0x64
 8001996:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 8001998:	4a07      	ldr	r2, [pc, #28]	@ (80019b8 <Buzzer_SetVolume+0x34>)
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 800199e:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <Buzzer_SetVolume+0x38>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d104      	bne.n	80019b0 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 80019a6:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <Buzzer_SetVolume+0x34>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f000 f85c 	bl	8001a68 <Buzzer_SetDutyCycle>
    }
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	24000032 	.word	0x24000032
 80019bc:	240000ee 	.word	0x240000ee

080019c0 <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	4613      	mov	r3, r2
 80019cc:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 80019ce:	2300      	movs	r3, #0
 80019d0:	75fb      	strb	r3, [r7, #23]
 80019d2:	e012      	b.n	80019fa <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 80019d4:	7dfb      	ldrb	r3, [r7, #23]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4413      	add	r3, r2
 80019dc:	6818      	ldr	r0, [r3, #0]
 80019de:	7dfb      	ldrb	r3, [r7, #23]
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	4413      	add	r3, r2
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4619      	mov	r1, r3
 80019ea:	f7ff ff83 	bl	80018f4 <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 80019ee:	2032      	movs	r0, #50	@ 0x32
 80019f0:	f00b fc65 	bl	800d2be <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
 80019f6:	3301      	adds	r3, #1
 80019f8:	75fb      	strb	r3, [r7, #23]
 80019fa:	7dfa      	ldrb	r2, [r7, #23]
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d3e8      	bcc.n	80019d4 <Buzzer_PlayMelody+0x14>
    }
}
 8001a02:	bf00      	nop
 8001a04:	bf00      	nop
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d01a      	beq.n	8001a50 <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <Buzzer_SetFrequency+0x50>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <Buzzer_SetFrequency+0x54>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <Buzzer_SetFrequency+0x2e>
 8001a36:	2301      	movs	r3, #1
 8001a38:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a40:	d302      	bcc.n	8001a48 <Buzzer_SetFrequency+0x3c>
 8001a42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a46:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001a48:	4a06      	ldr	r2, [pc, #24]	@ (8001a64 <Buzzer_SetFrequency+0x58>)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001a4e:	e000      	b.n	8001a52 <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001a50:	bf00      	nop
}
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	24000034 	.word	0x24000034
 8001a60:	24000038 	.word	0x24000038
 8001a64:	40001800 	.word	0x40001800

08001a68 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	2b64      	cmp	r3, #100	@ 0x64
 8001a76:	d901      	bls.n	8001a7c <Buzzer_SetDutyCycle+0x14>
 8001a78:	2364      	movs	r3, #100	@ 0x64
 8001a7a:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <Buzzer_SetDutyCycle+0x40>)
 8001a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a80:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	fb02 f303 	mul.w	r3, r2, r3
 8001a8a:	4a08      	ldr	r2, [pc, #32]	@ (8001aac <Buzzer_SetDutyCycle+0x44>)
 8001a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a90:	095b      	lsrs	r3, r3, #5
 8001a92:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 8001a94:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <Buzzer_SetDutyCycle+0x40>)
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40001800 	.word	0x40001800
 8001aac:	51eb851f 	.word	0x51eb851f

08001ab0 <Enable_J60_Motor>:
#include "j60_10.h"



void Enable_J60_Motor(motor_t *motor)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
    uint32_t can_id = (motor->id & 0x1F) | (2 << 5); // Enable command index = 2
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	f003 031f 	and.w	r3, r3, #31
 8001ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ac8:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001aca:	2300      	movs	r3, #0
 8001acc:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    switch(motor->can_number) {
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	789b      	ldrb	r3, [r3, #2]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	d018      	beq.n	8001b08 <Enable_J60_Motor+0x58>
 8001ad6:	2b03      	cmp	r3, #3
 8001ad8:	dc1f      	bgt.n	8001b1a <Enable_J60_Motor+0x6a>
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d002      	beq.n	8001ae4 <Enable_J60_Motor+0x34>
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d009      	beq.n	8001af6 <Enable_J60_Motor+0x46>
        case 3:
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001ae2:	e01a      	b.n	8001b1a <Enable_J60_Motor+0x6a>
            fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	b299      	uxth	r1, r3
 8001ae8:	f107 0208 	add.w	r2, r7, #8
 8001aec:	2300      	movs	r3, #0
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <Enable_J60_Motor+0x74>)
 8001af0:	f7ff fdb4 	bl	800165c <fdcanx_send_data>
            break;
 8001af4:	e012      	b.n	8001b1c <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan2, can_id, dummy_data, 0);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	b299      	uxth	r1, r3
 8001afa:	f107 0208 	add.w	r2, r7, #8
 8001afe:	2300      	movs	r3, #0
 8001b00:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <Enable_J60_Motor+0x78>)
 8001b02:	f7ff fdab 	bl	800165c <fdcanx_send_data>
            break;
 8001b06:	e009      	b.n	8001b1c <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	b299      	uxth	r1, r3
 8001b0c:	f107 0208 	add.w	r2, r7, #8
 8001b10:	2300      	movs	r3, #0
 8001b12:	4806      	ldr	r0, [pc, #24]	@ (8001b2c <Enable_J60_Motor+0x7c>)
 8001b14:	f7ff fda2 	bl	800165c <fdcanx_send_data>
            break;
 8001b18:	e000      	b.n	8001b1c <Enable_J60_Motor+0x6c>
            break;
 8001b1a:	bf00      	nop
    }
}
 8001b1c:	bf00      	nop
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	24000104 	.word	0x24000104
 8001b28:	240001a4 	.word	0x240001a4
 8001b2c:	24000244 	.word	0x24000244

08001b30 <Init_J60_Motor>:

// Initialize a single J60 motor with specified ID and CAN channel
void Init_J60_Motor(motor_t *motor, int16_t motor_id, uint8_t can_channel)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	807b      	strh	r3, [r7, #2]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	707b      	strb	r3, [r7, #1]
    // Set motor identification
    motor->id = motor_id;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	887a      	ldrh	r2, [r7, #2]
 8001b44:	801a      	strh	r2, [r3, #0]
    motor->can_number = can_channel;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	787a      	ldrb	r2, [r7, #1]
 8001b4a:	709a      	strb	r2, [r3, #2]
    
    // Initialize all control commands to zero
    motor->cmd.pos_set = 0.0f;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	669a      	str	r2, [r3, #104]	@ 0x68
    motor->cmd.vel_set = 0.0f;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor->cmd.kp_set = 0.0f;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	671a      	str	r2, [r3, #112]	@ 0x70
    motor->cmd.kd_set = 0.0f;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	675a      	str	r2, [r3, #116]	@ 0x74
    motor->cmd.tor_set = 0.0f;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	679a      	str	r2, [r3, #120]	@ 0x78
    
    // Initialize feedback parameters to zero/safe values
    motor->para.id = 0;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
    motor->para.state = 0;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
    motor->para.p_int = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
    motor->para.v_int = 0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
    motor->para.t_int = 0;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
    motor->para.kp_int = 0;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
    motor->para.kd_int = 0;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	61da      	str	r2, [r3, #28]
    motor->para.pos = 0.0f;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	621a      	str	r2, [r3, #32]
    motor->para.vel = 0.0f;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->para.tor = 0.0f;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->para.Kp = 0.0f;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->para.Kd = 0.0f;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->para.Tmos = 0.0f;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->para.Tcoil = 0.0f;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->para.temperature = 0.0f;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->para.torque = 0.0f;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->para.speed = 0.0f;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->para.encoder_angle = 0.0f;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->para.previous_angle = 0.0f;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->para.rotations = 0;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->para.heartbeat = 0;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->para.ping = 0;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	659a      	str	r2, [r3, #88]	@ 0x58
    motor->para.disconnect_time = 0;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    motor->para.online = 0;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	661a      	str	r2, [r3, #96]	@ 0x60
    motor->para.pos_predict = 0.0f;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	665a      	str	r2, [r3, #100]	@ 0x64
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <Send_J60_Motor_Command>:

// Send control command to a single J60 motor
void Send_J60_Motor_Command(motor_t *motor)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b088      	sub	sp, #32
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
    // Convert float commands to appropriate bit sizes according to J60 protocol
    uint16_t pos_u16 = MAP_F32_TO_U16(motor->cmd.pos_set, -40.0f, 40.0f);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001c42:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001dc0 <Send_J60_Motor_Command+0x18c>
 8001c46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c4a:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001dc4 <Send_J60_Motor_Command+0x190>
 8001c4e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c52:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001dc8 <Send_J60_Motor_Command+0x194>
 8001c56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5e:	ee17 3a90 	vmov	r3, s15
 8001c62:	83fb      	strh	r3, [r7, #30]
    uint16_t vel_u14 = MAP_F32_TO_U14(motor->cmd.vel_set, -40.0f, 40.0f);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001c6a:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001dc0 <Send_J60_Motor_Command+0x18c>
 8001c6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c72:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001dcc <Send_J60_Motor_Command+0x198>
 8001c76:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c7a:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8001dc8 <Send_J60_Motor_Command+0x194>
 8001c7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c86:	ee17 3a90 	vmov	r3, s15
 8001c8a:	83bb      	strh	r3, [r7, #28]
    uint16_t kp_u10  = MAP_F32_TO_U10(motor->cmd.kp_set, 0.0f, 1023.0f);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001c92:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001dd0 <Send_J60_Motor_Command+0x19c>
 8001c96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c9a:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8001dd0 <Send_J60_Motor_Command+0x19c>
 8001c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ca6:	ee17 3a90 	vmov	r3, s15
 8001caa:	837b      	strh	r3, [r7, #26]
    uint8_t  kd_u8   = MAP_F32_TO_U8(motor->cmd.kd_set, 0.0f, 51.0f);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001cb2:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001dd4 <Send_J60_Motor_Command+0x1a0>
 8001cb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cba:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8001dd8 <Send_J60_Motor_Command+0x1a4>
 8001cbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cc6:	edc7 7a00 	vstr	s15, [r7]
 8001cca:	783b      	ldrb	r3, [r7, #0]
 8001ccc:	767b      	strb	r3, [r7, #25]
    uint16_t torque_u16 = MAP_F32_TO_U16(motor->cmd.tor_set, -40.0f, 40.0f);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001cd4:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001dc0 <Send_J60_Motor_Command+0x18c>
 8001cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cdc:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001dc4 <Send_J60_Motor_Command+0x190>
 8001ce0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ce4:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001dc8 <Send_J60_Motor_Command+0x194>
 8001ce8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cf0:	ee17 3a90 	vmov	r3, s15
 8001cf4:	82fb      	strh	r3, [r7, #22]

    uint8_t cmd_data[8] = {0};
 8001cf6:	f107 0308 	add.w	r3, r7, #8
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	605a      	str	r2, [r3, #4]
    // Bit30~Bit39: Kp stiffness (10 bits)
    // Bit40~Bit47: Kd damping (8 bits) 
    // Bit48~Bit63: Target torque (16 bits)
    
    // Bit0~Bit15: Target angle (bytes 0-1)
    cmd_data[0] = pos_u16 & 0xFF;           // Lower 8 bits
 8001d00:	8bfb      	ldrh	r3, [r7, #30]
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	723b      	strb	r3, [r7, #8]
    cmd_data[1] = (pos_u16 >> 8) & 0xFF;    // Upper 8 bits
 8001d06:	8bfb      	ldrh	r3, [r7, #30]
 8001d08:	0a1b      	lsrs	r3, r3, #8
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	727b      	strb	r3, [r7, #9]
    
    // Bit16~Bit29: Target velocity (14 bits spanning bytes 2-3)
    cmd_data[2] = vel_u14 & 0xFF;           // Lower 8 bits of velocity (bits 16-23)
 8001d10:	8bbb      	ldrh	r3, [r7, #28]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	72bb      	strb	r3, [r7, #10]
    cmd_data[3] = (vel_u14 >> 8) & 0x3F;    // Upper 6 bits of velocity (bits 24-29)
 8001d16:	8bbb      	ldrh	r3, [r7, #28]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	72fb      	strb	r3, [r7, #11]
    
    // Bit30~Bit39: Kp (10 bits, 2 bits in byte 3, 8 bits in byte 4)
    cmd_data[3] |= ((kp_u10 & 0x03) << 6);  // Lower 2 bits of Kp (bits 30-31)
 8001d26:	7afb      	ldrb	r3, [r7, #11]
 8001d28:	b25a      	sxtb	r2, r3
 8001d2a:	8b7b      	ldrh	r3, [r7, #26]
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	019b      	lsls	r3, r3, #6
 8001d30:	b25b      	sxtb	r3, r3
 8001d32:	4313      	orrs	r3, r2
 8001d34:	b25b      	sxtb	r3, r3
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	72fb      	strb	r3, [r7, #11]
    cmd_data[4] = (kp_u10 >> 2) & 0xFF;     // Upper 8 bits of Kp (bits 32-39)
 8001d3a:	8b7b      	ldrh	r3, [r7, #26]
 8001d3c:	089b      	lsrs	r3, r3, #2
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	733b      	strb	r3, [r7, #12]
    
    // Bit40~Bit47: Kd (8 bits in byte 5)
    cmd_data[5] = kd_u8 & 0xFF;
 8001d44:	7e7b      	ldrb	r3, [r7, #25]
 8001d46:	737b      	strb	r3, [r7, #13]
    
    // Bit48~Bit63: Target torque (16 bits in bytes 6-7)
    cmd_data[6] = torque_u16 & 0xFF;        // Lower 8 bits
 8001d48:	8afb      	ldrh	r3, [r7, #22]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	73bb      	strb	r3, [r7, #14]
    cmd_data[7] = (torque_u16 >> 8) & 0xFF; // Upper 8 bits
 8001d4e:	8afb      	ldrh	r3, [r7, #22]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	73fb      	strb	r3, [r7, #15]

    // Create CAN ID: motor_id + command index 4 (control command)
    uint32_t motor_ctrl_id = (motor->id & 0x1F) | (4 << 5);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	f003 031f 	and.w	r3, r3, #31
 8001d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d68:	613b      	str	r3, [r7, #16]

    // Send via appropriate CAN channel
    switch(motor->can_number) {
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	789b      	ldrb	r3, [r3, #2]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d018      	beq.n	8001da4 <Send_J60_Motor_Command+0x170>
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	dc1f      	bgt.n	8001db6 <Send_J60_Motor_Command+0x182>
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d002      	beq.n	8001d80 <Send_J60_Motor_Command+0x14c>
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d009      	beq.n	8001d92 <Send_J60_Motor_Command+0x15e>
        case 3:
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001d7e:	e01a      	b.n	8001db6 <Send_J60_Motor_Command+0x182>
            fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	b299      	uxth	r1, r3
 8001d84:	f107 0208 	add.w	r2, r7, #8
 8001d88:	2308      	movs	r3, #8
 8001d8a:	4814      	ldr	r0, [pc, #80]	@ (8001ddc <Send_J60_Motor_Command+0x1a8>)
 8001d8c:	f7ff fc66 	bl	800165c <fdcanx_send_data>
            break;
 8001d90:	e012      	b.n	8001db8 <Send_J60_Motor_Command+0x184>
            fdcanx_send_data(&hfdcan2, motor_ctrl_id, cmd_data, 8);
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	b299      	uxth	r1, r3
 8001d96:	f107 0208 	add.w	r2, r7, #8
 8001d9a:	2308      	movs	r3, #8
 8001d9c:	4810      	ldr	r0, [pc, #64]	@ (8001de0 <Send_J60_Motor_Command+0x1ac>)
 8001d9e:	f7ff fc5d 	bl	800165c <fdcanx_send_data>
            break;
 8001da2:	e009      	b.n	8001db8 <Send_J60_Motor_Command+0x184>
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	b299      	uxth	r1, r3
 8001da8:	f107 0208 	add.w	r2, r7, #8
 8001dac:	2308      	movs	r3, #8
 8001dae:	480d      	ldr	r0, [pc, #52]	@ (8001de4 <Send_J60_Motor_Command+0x1b0>)
 8001db0:	f7ff fc54 	bl	800165c <fdcanx_send_data>
            break;
 8001db4:	e000      	b.n	8001db8 <Send_J60_Motor_Command+0x184>
            break;
 8001db6:	bf00      	nop
    }
}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	42200000 	.word	0x42200000
 8001dc4:	477fff00 	.word	0x477fff00
 8001dc8:	42a00000 	.word	0x42a00000
 8001dcc:	467ffc00 	.word	0x467ffc00
 8001dd0:	447fc000 	.word	0x447fc000
 8001dd4:	437f0000 	.word	0x437f0000
 8001dd8:	424c0000 	.word	0x424c0000
 8001ddc:	24000104 	.word	0x24000104
 8001de0:	240001a4 	.word	0x240001a4
 8001de4:	24000244 	.word	0x24000244

08001de8 <J60_Process_Feedback>:

// Process J60 motor feedback data according to protocol documentation
void J60_Process_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
    // Bit40~Bit55: 褰 (16 bits)
    // Bit56: 娓╁害蹇浣 (1 bit)
    // Bit57~Bit63: 褰娓╁害 (7 bits)
    
    // Position: 20-bit value (bits 0-19) - little-endian extraction
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[1] << 8) |    // bits 8-15  
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	021b      	lsls	r3, r3, #8
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001e00:	431a      	orrs	r2, r3
                       (((uint32_t)rx_data[2] & 0x0F) << 16); // bits 16-19 (lower 4 bits of byte 2)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	3302      	adds	r3, #2
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	041b      	lsls	r3, r3, #16
 8001e0a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	617b      	str	r3, [r7, #20]
    
    // Velocity: 20-bit value (bits 20-39) - spans bytes 2,3,4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	3302      	adds	r3, #2
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[3] << 4) |           // bits 24-31
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	3303      	adds	r3, #3
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	011b      	lsls	r3, r3, #4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001e26:	431a      	orrs	r2, r3
                       ((uint32_t)rx_data[4] << 12);           // bits 32-39
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	3304      	adds	r3, #4
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	031b      	lsls	r3, r3, #12
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
    
    // Torque: 16-bit value (bits 40-55) - little-endian extraction
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	3305      	adds	r3, #5
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	b21a      	sxth	r2, r3
                       ((uint16_t)rx_data[6] << 8);     // bits 48-55
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	3306      	adds	r3, #6
 8001e40:	781b      	ldrb	r3, [r3, #0]
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21b      	sxth	r3, r3
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	81fb      	strh	r3, [r7, #14]
    
    // Temperature flag: bit 56 (bit 0 of byte 7)
    uint8_t temp_flag = rx_data[7] & 0x01;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	3307      	adds	r3, #7
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	737b      	strb	r3, [r7, #13]
    
    // Temperature: bits 57-63 (bits 1-7 of byte 7)
    uint8_t temp_raw = (rx_data[7] >> 1) & 0x7F;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	3307      	adds	r3, #7
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	085b      	lsrs	r3, r3, #1
 8001e62:	733b      	strb	r3, [r7, #12]
    
    // Store raw integer values
    motor->para.p_int = pos_raw;
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	60da      	str	r2, [r3, #12]
    motor->para.v_int = vel_raw;
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	611a      	str	r2, [r3, #16]
    motor->para.t_int = tor_raw;
 8001e70:	89fa      	ldrh	r2, [r7, #14]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	615a      	str	r2, [r3, #20]
    
    // Convert to float values using J60 ranges
    motor->para.pos = MAP_U20_TO_F32(pos_raw, J60_POS_MIN, J60_POS_MAX);  // [-40, +40] rad
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	ee07 3a90 	vmov	s15, r3
 8001e7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e80:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001f58 <J60_Process_Feedback+0x170>
 8001e84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e88:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001f5c <J60_Process_Feedback+0x174>
 8001e8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e90:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001f60 <J60_Process_Feedback+0x178>
 8001e94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	edc3 7a08 	vstr	s15, [r3, #32]
    motor->para.vel = MAP_U20_TO_F32(vel_raw, J60_VEL_MIN, J60_VEL_MAX);  // [-40, +40] rad/s
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001f58 <J60_Process_Feedback+0x170>
 8001eac:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eb0:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001f5c <J60_Process_Feedback+0x174>
 8001eb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eb8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001f60 <J60_Process_Feedback+0x178>
 8001ebc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motor->para.tor = MAP_U16_TO_F32(tor_raw, J60_TOR_MIN, J60_TOR_MAX);  // [-40, +40] N路m
 8001ec6:	89fb      	ldrh	r3, [r7, #14]
 8001ec8:	ee07 3a90 	vmov	s15, r3
 8001ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ed0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001f58 <J60_Process_Feedback+0x170>
 8001ed4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ed8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001f64 <J60_Process_Feedback+0x17c>
 8001edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001f60 <J60_Process_Feedback+0x178>
 8001ee4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    
    // Process temperature
    motor->para.temperature = MAP_U7_TO_F32(temp_raw, J60_TEMP_MIN, J60_TEMP_MAX);  // [-20, +200] 掳C
 8001eee:	7b3b      	ldrb	r3, [r7, #12]
 8001ef0:	ee07 3a90 	vmov	s15, r3
 8001ef4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ef8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001f68 <J60_Process_Feedback+0x180>
 8001efc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f00:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001f6c <J60_Process_Feedback+0x184>
 8001f04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f08:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001f0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    
    // Set temperature type based on flag
    if (temp_flag == 0) {
 8001f16:	7b7b      	ldrb	r3, [r7, #13]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d108      	bne.n	8001f2e <J60_Process_Feedback+0x146>
        motor->para.Tmos = motor->para.temperature;   // MOSFET temperature
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = 0.0f;                     // Motor temperature not available
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f2c:	e007      	b.n	8001f3e <J60_Process_Feedback+0x156>
    } else {
        motor->para.Tmos = 0.0f;                      // MOSFET temperature not available
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = motor->para.temperature;  // Motor temperature
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    
    // Set motor state and ID (these might come from CAN ID instead of data)
    motor->para.state = 1;  // Assume motor is active if sending feedback
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	609a      	str	r2, [r3, #8]
    motor->para.online = 1; // Mark motor as online
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8001f4a:	bf00      	nop
 8001f4c:	371c      	adds	r7, #28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	42a00000 	.word	0x42a00000
 8001f5c:	497ffff0 	.word	0x497ffff0
 8001f60:	42200000 	.word	0x42200000
 8001f64:	477fff00 	.word	0x477fff00
 8001f68:	435c0000 	.word	0x435c0000
 8001f6c:	42fe0000 	.word	0x42fe0000

08001f70 <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a09      	ldr	r2, [pc, #36]	@ (8001fa8 <HAL_UARTEx_RxEventCallback+0x38>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d10c      	bne.n	8001fa0 <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 8001f86:	887b      	ldrh	r3, [r7, #2]
 8001f88:	2b12      	cmp	r3, #18
 8001f8a:	d804      	bhi.n	8001f96 <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 8001f8c:	4907      	ldr	r1, [pc, #28]	@ (8001fac <HAL_UARTEx_RxEventCallback+0x3c>)
 8001f8e:	4808      	ldr	r0, [pc, #32]	@ (8001fb0 <HAL_UARTEx_RxEventCallback+0x40>)
 8001f90:	f00d fe78 	bl	800fc84 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 8001f94:	e004      	b.n	8001fa0 <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 8001f96:	2212      	movs	r2, #18
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4804      	ldr	r0, [pc, #16]	@ (8001fac <HAL_UARTEx_RxEventCallback+0x3c>)
 8001f9c:	f00e fd1e 	bl	80109dc <memset>
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40005000 	.word	0x40005000
 8001fac:	240000f0 	.word	0x240000f0
 8001fb0:	24005540 	.word	0x24005540

08001fb4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <HAL_UART_ErrorCallback+0x44>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d105      	bne.n	8001fd2 <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 8001fc6:	2212      	movs	r2, #18
 8001fc8:	2100      	movs	r1, #0
 8001fca:	480c      	ldr	r0, [pc, #48]	@ (8001ffc <HAL_UART_ErrorCallback+0x48>)
 8001fcc:	f00e fd06 	bl	80109dc <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
	}
}
 8001fd0:	e00d      	b.n	8001fee <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <HAL_UART_ErrorCallback+0x4c>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d108      	bne.n	8001fee <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	220f      	movs	r2, #15
 8001fe2:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	4907      	ldr	r1, [pc, #28]	@ (8002004 <HAL_UART_ErrorCallback+0x50>)
 8001fe8:	4807      	ldr	r0, [pc, #28]	@ (8002008 <HAL_UART_ErrorCallback+0x54>)
 8001fea:	f008 fb1d 	bl	800a628 <HAL_UART_Receive_IT>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40005000 	.word	0x40005000
 8001ffc:	240000f0 	.word	0x240000f0
 8002000:	40011c00 	.word	0x40011c00
 8002004:	24005958 	.word	0x24005958
 8002008:	2400160c 	.word	0x2400160c

0800200c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800200c:	b5b0      	push	{r4, r5, r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a18      	ldr	r2, [pc, #96]	@ (800207c <HAL_UART_RxCpltCallback+0x70>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d104      	bne.n	8002028 <HAL_UART_RxCpltCallback+0x1c>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 800201e:	4918      	ldr	r1, [pc, #96]	@ (8002080 <HAL_UART_RxCpltCallback+0x74>)
 8002020:	4818      	ldr	r0, [pc, #96]	@ (8002084 <HAL_UART_RxCpltCallback+0x78>)
 8002022:	f00d fe2f 	bl	800fc84 <DJI_NDJ_REMOTE_PROCESS>
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
        
        // Re-arm receive AFTER processing the data
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
    }
}
 8002026:	e025      	b.n	8002074 <HAL_UART_RxCpltCallback+0x68>
    else if(huart->Instance == USART10)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a16      	ldr	r2, [pc, #88]	@ (8002088 <HAL_UART_RxCpltCallback+0x7c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d120      	bne.n	8002074 <HAL_UART_RxCpltCallback+0x68>
        memcpy(&armor_data, rx_buffer, NUM_FLOATS * 4);
 8002032:	4a16      	ldr	r2, [pc, #88]	@ (800208c <HAL_UART_RxCpltCallback+0x80>)
 8002034:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <HAL_UART_RxCpltCallback+0x84>)
 8002036:	4614      	mov	r4, r2
 8002038:	461d      	mov	r5, r3
 800203a:	6828      	ldr	r0, [r5, #0]
 800203c:	6869      	ldr	r1, [r5, #4]
 800203e:	68aa      	ldr	r2, [r5, #8]
 8002040:	68eb      	ldr	r3, [r5, #12]
 8002042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002044:	6928      	ldr	r0, [r5, #16]
 8002046:	6969      	ldr	r1, [r5, #20]
 8002048:	69aa      	ldr	r2, [r5, #24]
 800204a:	69eb      	ldr	r3, [r5, #28]
 800204c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
 800204e:	4a11      	ldr	r2, [pc, #68]	@ (8002094 <HAL_UART_RxCpltCallback+0x88>)
 8002050:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <HAL_UART_RxCpltCallback+0x84>)
 8002052:	4614      	mov	r4, r2
 8002054:	461d      	mov	r5, r3
 8002056:	6828      	ldr	r0, [r5, #0]
 8002058:	6869      	ldr	r1, [r5, #4]
 800205a:	68aa      	ldr	r2, [r5, #8]
 800205c:	68eb      	ldr	r3, [r5, #12]
 800205e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002060:	6928      	ldr	r0, [r5, #16]
 8002062:	6969      	ldr	r1, [r5, #20]
 8002064:	69aa      	ldr	r2, [r5, #24]
 8002066:	69eb      	ldr	r3, [r5, #28]
 8002068:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 800206a:	2220      	movs	r2, #32
 800206c:	4908      	ldr	r1, [pc, #32]	@ (8002090 <HAL_UART_RxCpltCallback+0x84>)
 800206e:	480a      	ldr	r0, [pc, #40]	@ (8002098 <HAL_UART_RxCpltCallback+0x8c>)
 8002070:	f008 fada 	bl	800a628 <HAL_UART_Receive_IT>
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bdb0      	pop	{r4, r5, r7, pc}
 800207c:	40005000 	.word	0x40005000
 8002080:	240000f0 	.word	0x240000f0
 8002084:	24005540 	.word	0x24005540
 8002088:	40011c00 	.word	0x40011c00
 800208c:	24005918 	.word	0x24005918
 8002090:	24005958 	.word	0x24005958
 8002094:	240058f8 	.word	0x240058f8
 8002098:	2400160c 	.word	0x2400160c

0800209c <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80020a0:	4b2e      	ldr	r3, [pc, #184]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020a2:	4a2f      	ldr	r2, [pc, #188]	@ (8002160 <MX_FDCAN1_Init+0xc4>)
 80020a4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80020a6:	4b2d      	ldr	r3, [pc, #180]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80020ac:	4b2b      	ldr	r3, [pc, #172]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80020b2:	4b2a      	ldr	r3, [pc, #168]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80020b8:	4b28      	ldr	r3, [pc, #160]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80020be:	4b27      	ldr	r3, [pc, #156]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80020c4:	4b25      	ldr	r3, [pc, #148]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 80020ca:	4b24      	ldr	r3, [pc, #144]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020cc:	2214      	movs	r2, #20
 80020ce:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80020d0:	4b22      	ldr	r3, [pc, #136]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020d2:	223b      	movs	r2, #59	@ 0x3b
 80020d4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80020d6:	4b21      	ldr	r3, [pc, #132]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020d8:	2214      	movs	r2, #20
 80020da:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020de:	2201      	movs	r2, #1
 80020e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80020e2:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020e4:	2202      	movs	r2, #2
 80020e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80020e8:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020ea:	220d      	movs	r2, #13
 80020ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80020ee:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020f0:	2202      	movs	r2, #2
 80020f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80020f4:	4b19      	ldr	r3, [pc, #100]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 80020fa:	4b18      	ldr	r3, [pc, #96]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 80020fc:	2204      	movs	r2, #4
 80020fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 8002100:	4b16      	ldr	r3, [pc, #88]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002102:	2204      	movs	r2, #4
 8002104:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002108:	2208      	movs	r2, #8
 800210a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 800210e:	2204      	movs	r2, #4
 8002110:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 8002112:	4b12      	ldr	r3, [pc, #72]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002114:	2208      	movs	r2, #8
 8002116:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002118:	4b10      	ldr	r3, [pc, #64]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 800211a:	2204      	movs	r2, #4
 800211c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002120:	2202      	movs	r2, #2
 8002122:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002124:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002126:	2204      	movs	r2, #4
 8002128:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 800212a:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 800212c:	2208      	movs	r2, #8
 800212e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8002130:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002132:	2208      	movs	r2, #8
 8002134:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8002136:	4b09      	ldr	r3, [pc, #36]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002138:	2208      	movs	r2, #8
 800213a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800213c:	4b07      	ldr	r3, [pc, #28]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 800213e:	2200      	movs	r2, #0
 8002140:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002142:	4b06      	ldr	r3, [pc, #24]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 8002144:	2204      	movs	r2, #4
 8002146:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002148:	4804      	ldr	r0, [pc, #16]	@ (800215c <MX_FDCAN1_Init+0xc0>)
 800214a:	f001 ff73 	bl	8004034 <HAL_FDCAN_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8002154:	f000 fcb6 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	24000104 	.word	0x24000104
 8002160:	4000a000 	.word	0x4000a000

08002164 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002168:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 800216a:	4a30      	ldr	r2, [pc, #192]	@ (800222c <MX_FDCAN2_Init+0xc8>)
 800216c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800216e:	4b2e      	ldr	r3, [pc, #184]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002170:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002174:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002176:	4b2c      	ldr	r3, [pc, #176]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002178:	2200      	movs	r2, #0
 800217a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 800217c:	4b2a      	ldr	r3, [pc, #168]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 800217e:	2201      	movs	r2, #1
 8002180:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002182:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002184:	2200      	movs	r2, #0
 8002186:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8002188:	4b27      	ldr	r3, [pc, #156]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 800218a:	2201      	movs	r2, #1
 800218c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800218e:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002190:	2201      	movs	r2, #1
 8002192:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 8002194:	4b24      	ldr	r3, [pc, #144]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002196:	2214      	movs	r2, #20
 8002198:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 800219a:	4b23      	ldr	r3, [pc, #140]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 800219c:	223b      	movs	r2, #59	@ 0x3b
 800219e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 80021a0:	4b21      	ldr	r3, [pc, #132]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021a2:	2214      	movs	r2, #20
 80021a4:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 80021ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021ae:	2202      	movs	r2, #2
 80021b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80021b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021b4:	220d      	movs	r2, #13
 80021b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80021b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 80021be:	4b1a      	ldr	r3, [pc, #104]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021c0:	f240 4206 	movw	r2, #1030	@ 0x406
 80021c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 80021c6:	4b18      	ldr	r3, [pc, #96]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021c8:	2204      	movs	r2, #4
 80021ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 80021cc:	4b16      	ldr	r3, [pc, #88]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021ce:	2204      	movs	r2, #4
 80021d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 80021d2:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021d4:	2208      	movs	r2, #8
 80021d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021da:	2204      	movs	r2, #4
 80021dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 80021de:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021e0:	2208      	movs	r2, #8
 80021e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80021e4:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021e6:	2204      	movs	r2, #4
 80021e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 80021ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021ec:	2203      	movs	r2, #3
 80021ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80021f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021f2:	2204      	movs	r2, #4
 80021f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 80021f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021f8:	2208      	movs	r2, #8
 80021fa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 80021fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 80021fe:	2208      	movs	r2, #8
 8002200:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8002202:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002204:	2208      	movs	r2, #8
 8002206:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002208:	4b07      	ldr	r3, [pc, #28]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 800220a:	2200      	movs	r2, #0
 800220c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002210:	2204      	movs	r2, #4
 8002212:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002214:	4804      	ldr	r0, [pc, #16]	@ (8002228 <MX_FDCAN2_Init+0xc4>)
 8002216:	f001 ff0d 	bl	8004034 <HAL_FDCAN_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 8002220:	f000 fc50 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}
 8002228:	240001a4 	.word	0x240001a4
 800222c:	4000a400 	.word	0x4000a400

08002230 <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8002234:	4b2f      	ldr	r3, [pc, #188]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002236:	4a30      	ldr	r2, [pc, #192]	@ (80022f8 <MX_FDCAN3_Init+0xc8>)
 8002238:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800223a:	4b2e      	ldr	r3, [pc, #184]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800223c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002240:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8002242:	4b2c      	ldr	r3, [pc, #176]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002244:	2200      	movs	r2, #0
 8002246:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8002248:	4b2a      	ldr	r3, [pc, #168]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800224a:	2200      	movs	r2, #0
 800224c:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 800224e:	4b29      	ldr	r3, [pc, #164]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002250:	2200      	movs	r2, #0
 8002252:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8002254:	4b27      	ldr	r3, [pc, #156]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002256:	2200      	movs	r2, #0
 8002258:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 800225a:	4b26      	ldr	r3, [pc, #152]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800225c:	2201      	movs	r2, #1
 800225e:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 8002260:	4b24      	ldr	r3, [pc, #144]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002262:	2214      	movs	r2, #20
 8002264:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 8002266:	4b23      	ldr	r3, [pc, #140]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002268:	223b      	movs	r2, #59	@ 0x3b
 800226a:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 800226c:	4b21      	ldr	r3, [pc, #132]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800226e:	2214      	movs	r2, #20
 8002270:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8002272:	4b20      	ldr	r3, [pc, #128]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002274:	2201      	movs	r2, #1
 8002276:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 8002278:	4b1e      	ldr	r3, [pc, #120]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800227a:	2202      	movs	r2, #2
 800227c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 800227e:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002280:	220d      	movs	r2, #13
 8002282:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 8002284:	4b1b      	ldr	r3, [pc, #108]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002286:	2202      	movs	r2, #2
 8002288:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 800228a:	4b1a      	ldr	r3, [pc, #104]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800228c:	f640 0212 	movw	r2, #2066	@ 0x812
 8002290:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 8002292:	4b18      	ldr	r3, [pc, #96]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 8002294:	2204      	movs	r2, #4
 8002296:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 8002298:	4b16      	ldr	r3, [pc, #88]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 800229a:	2204      	movs	r2, #4
 800229c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 800229e:	4b15      	ldr	r3, [pc, #84]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022a0:	2208      	movs	r2, #8
 80022a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80022a4:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022a6:	2204      	movs	r2, #4
 80022a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 80022aa:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022ac:	2208      	movs	r2, #8
 80022ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80022b0:	4b10      	ldr	r3, [pc, #64]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022b2:	2204      	movs	r2, #4
 80022b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 80022b6:	4b0f      	ldr	r3, [pc, #60]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022b8:	2202      	movs	r2, #2
 80022ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80022bc:	4b0d      	ldr	r3, [pc, #52]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022be:	2204      	movs	r2, #4
 80022c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 80022c2:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022c4:	2208      	movs	r2, #8
 80022c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 80022c8:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022ca:	2208      	movs	r2, #8
 80022cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 80022ce:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022d0:	2208      	movs	r2, #8
 80022d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80022d4:	4b07      	ldr	r3, [pc, #28]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022dc:	2204      	movs	r2, #4
 80022de:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 80022e0:	4804      	ldr	r0, [pc, #16]	@ (80022f4 <MX_FDCAN3_Init+0xc4>)
 80022e2:	f001 fea7 	bl	8004034 <HAL_FDCAN_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 80022ec:	f000 fbea 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	24000244 	.word	0x24000244
 80022f8:	4000d400 	.word	0x4000d400

080022fc <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b0bc      	sub	sp, #240	@ 0xf0
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002314:	f107 0320 	add.w	r3, r7, #32
 8002318:	22b8      	movs	r2, #184	@ 0xb8
 800231a:	2100      	movs	r1, #0
 800231c:	4618      	mov	r0, r3
 800231e:	f00e fb5d 	bl	80109dc <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a9a      	ldr	r2, [pc, #616]	@ (8002590 <HAL_FDCAN_MspInit+0x294>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d160      	bne.n	80023ee <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800232c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002338:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800233c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002340:	f107 0320 	add.w	r3, r7, #32
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fa61 	bl	800680c <HAL_RCCEx_PeriphCLKConfig>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002350:	f000 fbb8 	bl	8002ac4 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002354:	4b8f      	ldr	r3, [pc, #572]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a8e      	ldr	r2, [pc, #568]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 800235c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800235e:	4b8d      	ldr	r3, [pc, #564]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d10e      	bne.n	8002384 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002366:	4b8c      	ldr	r3, [pc, #560]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002368:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800236c:	4a8a      	ldr	r2, [pc, #552]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002376:	4b88      	ldr	r3, [pc, #544]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002378:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800237c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002384:	4b84      	ldr	r3, [pc, #528]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800238a:	4a83      	ldr	r2, [pc, #524]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 800238c:	f043 0308 	orr.w	r3, r3, #8
 8002390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002394:	4b80      	ldr	r3, [pc, #512]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	61bb      	str	r3, [r7, #24]
 80023a0:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80023ba:	2309      	movs	r3, #9
 80023bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023c4:	4619      	mov	r1, r3
 80023c6:	4875      	ldr	r0, [pc, #468]	@ (800259c <HAL_FDCAN_MspInit+0x2a0>)
 80023c8:	f003 f87c 	bl	80054c4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80023cc:	2200      	movs	r2, #0
 80023ce:	2105      	movs	r1, #5
 80023d0:	2013      	movs	r0, #19
 80023d2:	f001 f8a3 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80023d6:	2013      	movs	r0, #19
 80023d8:	f001 f8ba 	bl	8003550 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 80023dc:	2200      	movs	r2, #0
 80023de:	2105      	movs	r1, #5
 80023e0:	2015      	movs	r0, #21
 80023e2:	f001 f89b 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80023e6:	2015      	movs	r0, #21
 80023e8:	f001 f8b2 	bl	8003550 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 80023ec:	e0cb      	b.n	8002586 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a6b      	ldr	r2, [pc, #428]	@ (80025a0 <HAL_FDCAN_MspInit+0x2a4>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d160      	bne.n	80024ba <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80023f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023fc:	f04f 0300 	mov.w	r3, #0
 8002400:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002404:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002408:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800240c:	f107 0320 	add.w	r3, r7, #32
 8002410:	4618      	mov	r0, r3
 8002412:	f004 f9fb 	bl	800680c <HAL_RCCEx_PeriphCLKConfig>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 800241c:	f000 fb52 	bl	8002ac4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002420:	4b5c      	ldr	r3, [pc, #368]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	3301      	adds	r3, #1
 8002426:	4a5b      	ldr	r2, [pc, #364]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 8002428:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800242a:	4b5a      	ldr	r3, [pc, #360]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d10e      	bne.n	8002450 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002432:	4b59      	ldr	r3, [pc, #356]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002434:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002438:	4a57      	ldr	r2, [pc, #348]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 800243a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800243e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002442:	4b55      	ldr	r3, [pc, #340]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002444:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002450:	4b51      	ldr	r3, [pc, #324]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002456:	4a50      	ldr	r2, [pc, #320]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002460:	4b4d      	ldr	r3, [pc, #308]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800246e:	2360      	movs	r3, #96	@ 0x60
 8002470:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002474:	2302      	movs	r3, #2
 8002476:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002480:	2300      	movs	r3, #0
 8002482:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002486:	2309      	movs	r3, #9
 8002488:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002490:	4619      	mov	r1, r3
 8002492:	4844      	ldr	r0, [pc, #272]	@ (80025a4 <HAL_FDCAN_MspInit+0x2a8>)
 8002494:	f003 f816 	bl	80054c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8002498:	2200      	movs	r2, #0
 800249a:	2105      	movs	r1, #5
 800249c:	2014      	movs	r0, #20
 800249e:	f001 f83d 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80024a2:	2014      	movs	r0, #20
 80024a4:	f001 f854 	bl	8003550 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2105      	movs	r1, #5
 80024ac:	2016      	movs	r0, #22
 80024ae:	f001 f835 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80024b2:	2016      	movs	r0, #22
 80024b4:	f001 f84c 	bl	8003550 <HAL_NVIC_EnableIRQ>
}
 80024b8:	e065      	b.n	8002586 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a3a      	ldr	r2, [pc, #232]	@ (80025a8 <HAL_FDCAN_MspInit+0x2ac>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d160      	bne.n	8002586 <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80024c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80024d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80024d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024d8:	f107 0320 	add.w	r3, r7, #32
 80024dc:	4618      	mov	r0, r3
 80024de:	f004 f995 	bl	800680c <HAL_RCCEx_PeriphCLKConfig>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 80024e8:	f000 faec 	bl	8002ac4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80024ec:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	3301      	adds	r3, #1
 80024f2:	4a28      	ldr	r2, [pc, #160]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 80024f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80024f6:	4b27      	ldr	r3, [pc, #156]	@ (8002594 <HAL_FDCAN_MspInit+0x298>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d10e      	bne.n	800251c <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80024fe:	4b26      	ldr	r3, [pc, #152]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002500:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002504:	4a24      	ldr	r2, [pc, #144]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800250a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800250e:	4b22      	ldr	r3, [pc, #136]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002510:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800251c:	4b1e      	ldr	r3, [pc, #120]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 800251e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002522:	4a1d      	ldr	r2, [pc, #116]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 8002524:	f043 0308 	orr.w	r3, r3, #8
 8002528:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800252c:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <HAL_FDCAN_MspInit+0x29c>)
 800252e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800253a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800253e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2300      	movs	r3, #0
 8002550:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 8002554:	2305      	movs	r3, #5
 8002556:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800255a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800255e:	4619      	mov	r1, r3
 8002560:	480e      	ldr	r0, [pc, #56]	@ (800259c <HAL_FDCAN_MspInit+0x2a0>)
 8002562:	f002 ffaf 	bl	80054c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2105      	movs	r1, #5
 800256a:	209f      	movs	r0, #159	@ 0x9f
 800256c:	f000 ffd6 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8002570:	209f      	movs	r0, #159	@ 0x9f
 8002572:	f000 ffed 	bl	8003550 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 8002576:	2200      	movs	r2, #0
 8002578:	2105      	movs	r1, #5
 800257a:	20a0      	movs	r0, #160	@ 0xa0
 800257c:	f000 ffce 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8002580:	20a0      	movs	r0, #160	@ 0xa0
 8002582:	f000 ffe5 	bl	8003550 <HAL_NVIC_EnableIRQ>
}
 8002586:	bf00      	nop
 8002588:	37f0      	adds	r7, #240	@ 0xf0
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	4000a000 	.word	0x4000a000
 8002594:	240002e4 	.word	0x240002e4
 8002598:	58024400 	.word	0x58024400
 800259c:	58020c00 	.word	0x58020c00
 80025a0:	4000a400 	.word	0x4000a400
 80025a4:	58020400 	.word	0x58020400
 80025a8:	4000d400 	.word	0x4000d400

080025ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4a07      	ldr	r2, [pc, #28]	@ (80025d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80025bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	4a06      	ldr	r2, [pc, #24]	@ (80025dc <vApplicationGetIdleTaskMemory+0x30>)
 80025c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2280      	movs	r2, #128	@ 0x80
 80025c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	24000d9c 	.word	0x24000d9c
 80025dc:	24000e44 	.word	0x24000e44

080025e0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4a07      	ldr	r2, [pc, #28]	@ (800260c <vApplicationGetTimerTaskMemory+0x2c>)
 80025f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	4a06      	ldr	r2, [pc, #24]	@ (8002610 <vApplicationGetTimerTaskMemory+0x30>)
 80025f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025fe:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	24001044 	.word	0x24001044
 8002610:	240010ec 	.word	0x240010ec

08002614 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002614:	b5b0      	push	{r4, r5, r7, lr}
 8002616:	b0a4      	sub	sp, #144	@ 0x90
 8002618:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800261a:	4b30      	ldr	r3, [pc, #192]	@ (80026dc <MX_FREERTOS_Init+0xc8>)
 800261c:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8002620:	461d      	mov	r5, r3
 8002622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800262a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800262e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f00a fdf6 	bl	800d226 <osThreadCreate>
 800263a:	4603      	mov	r3, r0
 800263c:	4a28      	ldr	r2, [pc, #160]	@ (80026e0 <MX_FREERTOS_Init+0xcc>)
 800263e:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 8002640:	4b28      	ldr	r3, [pc, #160]	@ (80026e4 <MX_FREERTOS_Init+0xd0>)
 8002642:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002646:	461d      	mov	r5, r3
 8002648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800264a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800264c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 8002654:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f00a fde3 	bl	800d226 <osThreadCreate>
 8002660:	4603      	mov	r3, r0
 8002662:	4a21      	ldr	r2, [pc, #132]	@ (80026e8 <MX_FREERTOS_Init+0xd4>)
 8002664:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 8002666:	4b21      	ldr	r3, [pc, #132]	@ (80026ec <MX_FREERTOS_Init+0xd8>)
 8002668:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800266c:	461d      	mov	r5, r3
 800266e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002672:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002676:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 800267a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f00a fdd0 	bl	800d226 <osThreadCreate>
 8002686:	4603      	mov	r3, r0
 8002688:	4a19      	ldr	r2, [pc, #100]	@ (80026f0 <MX_FREERTOS_Init+0xdc>)
 800268a:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 800268c:	4b19      	ldr	r3, [pc, #100]	@ (80026f4 <MX_FREERTOS_Init+0xe0>)
 800268e:	f107 0420 	add.w	r4, r7, #32
 8002692:	461d      	mov	r5, r3
 8002694:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002696:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002698:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800269c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f00a fdbd 	bl	800d226 <osThreadCreate>
 80026ac:	4603      	mov	r3, r0
 80026ae:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <MX_FREERTOS_Init+0xe4>)
 80026b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of J60_10Task */
  osThreadStaticDef(J60_10Task, J60_10Entry, osPriorityNormal, 0, 128, J60_10TaskBuffer, &J60_10TaskControlBlock);
 80026b2:	4b12      	ldr	r3, [pc, #72]	@ (80026fc <MX_FREERTOS_Init+0xe8>)
 80026b4:	1d3c      	adds	r4, r7, #4
 80026b6:	461d      	mov	r5, r3
 80026b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  J60_10TaskHandle = osThreadCreate(osThread(J60_10Task), NULL);
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f00a fdac 	bl	800d226 <osThreadCreate>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002700 <MX_FREERTOS_Init+0xec>)
 80026d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80026d4:	bf00      	nop
 80026d6:	3790      	adds	r7, #144	@ 0x90
 80026d8:	46bd      	mov	sp, r7
 80026da:	bdb0      	pop	{r4, r5, r7, pc}
 80026dc:	08011474 	.word	0x08011474
 80026e0:	240002e8 	.word	0x240002e8
 80026e4:	0801149c 	.word	0x0801149c
 80026e8:	240002ec 	.word	0x240002ec
 80026ec:	080114c0 	.word	0x080114c0
 80026f0:	24000598 	.word	0x24000598
 80026f4:	080114e8 	.word	0x080114e8
 80026f8:	24000844 	.word	0x24000844
 80026fc:	08011510 	.word	0x08011510
 8002700:	24000af0 	.word	0x24000af0

08002704 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 800270c:	2001      	movs	r0, #1
 800270e:	f00a fdd6 	bl	800d2be <osDelay>
 8002712:	e7fb      	b.n	800270c <StartDefaultTask+0x8>

08002714 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 800271c:	f00e f924 	bl	8010968 <PC_MCU_UART_TASK>
    osDelay(1);
 8002720:	2001      	movs	r0, #1
 8002722:	f00a fdcc 	bl	800d2be <osDelay>
	PC_MCU_UART_TASK();
 8002726:	bf00      	nop
 8002728:	e7f8      	b.n	800271c <PC_MCU_ENTRY+0x8>

0800272a <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b082      	sub	sp, #8
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 8002732:	f00d fa75 	bl	800fc20 <BUZZER_TASK>
    osDelay(1);
 8002736:	2001      	movs	r0, #1
 8002738:	f00a fdc1 	bl	800d2be <osDelay>
    BUZZER_TASK();
 800273c:	bf00      	nop
 800273e:	e7f8      	b.n	8002732 <buzzerEntry+0x8>

08002740 <J60_10Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_J60_10Entry */
void J60_10Entry(void const * argument)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN J60_10Entry */
  /* Infinite loop */
  for(;;)
  {
	j60_10_TASK();
 8002748:	f00e f826 	bl	8010798 <j60_10_TASK>
    osDelay(1);
 800274c:	2001      	movs	r0, #1
 800274e:	f00a fdb6 	bl	800d2be <osDelay>
	j60_10_TASK();
 8002752:	bf00      	nop
 8002754:	e7f8      	b.n	8002748 <J60_10Entry+0x8>
	...

08002758 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	@ 0x30
 800275c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275e:	f107 031c 	add.w	r3, r7, #28
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
 800276c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800276e:	4b4f      	ldr	r3, [pc, #316]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002774:	4a4d      	ldr	r2, [pc, #308]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002776:	f043 0310 	orr.w	r3, r3, #16
 800277a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800277e:	4b4b      	ldr	r3, [pc, #300]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002784:	f003 0310 	and.w	r3, r3, #16
 8002788:	61bb      	str	r3, [r7, #24]
 800278a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800278c:	4b47      	ldr	r3, [pc, #284]	@ (80028ac <MX_GPIO_Init+0x154>)
 800278e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002792:	4a46      	ldr	r2, [pc, #280]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002798:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800279c:	4b43      	ldr	r3, [pc, #268]	@ (80028ac <MX_GPIO_Init+0x154>)
 800279e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027aa:	4b40      	ldr	r3, [pc, #256]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b0:	4a3e      	ldr	r2, [pc, #248]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027b2:	f043 0304 	orr.w	r3, r3, #4
 80027b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027ba:	4b3c      	ldr	r3, [pc, #240]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c8:	4b38      	ldr	r3, [pc, #224]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ce:	4a37      	ldr	r2, [pc, #220]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027d0:	f043 0302 	orr.w	r3, r3, #2
 80027d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027d8:	4b34      	ldr	r3, [pc, #208]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e6:	4b31      	ldr	r3, [pc, #196]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ec:	4a2f      	ldr	r2, [pc, #188]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027ee:	f043 0308 	orr.w	r3, r3, #8
 80027f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027f6:	4b2d      	ldr	r3, [pc, #180]	@ (80028ac <MX_GPIO_Init+0x154>)
 80027f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027fc:	f003 0308 	and.w	r3, r3, #8
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002804:	4b29      	ldr	r3, [pc, #164]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800280a:	4a28      	ldr	r2, [pc, #160]	@ (80028ac <MX_GPIO_Init+0x154>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002814:	4b25      	ldr	r3, [pc, #148]	@ (80028ac <MX_GPIO_Init+0x154>)
 8002816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	607b      	str	r3, [r7, #4]
 8002820:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8002822:	2201      	movs	r2, #1
 8002824:	2109      	movs	r1, #9
 8002826:	4822      	ldr	r0, [pc, #136]	@ (80028b0 <MX_GPIO_Init+0x158>)
 8002828:	f002 fff4 	bl	8005814 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 800282c:	2309      	movs	r3, #9
 800282e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002830:	2301      	movs	r3, #1
 8002832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002838:	2303      	movs	r3, #3
 800283a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800283c:	f107 031c 	add.w	r3, r7, #28
 8002840:	4619      	mov	r1, r3
 8002842:	481b      	ldr	r0, [pc, #108]	@ (80028b0 <MX_GPIO_Init+0x158>)
 8002844:	f002 fe3e 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8002848:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800284c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800284e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002854:	2300      	movs	r3, #0
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002858:	f107 031c 	add.w	r3, r7, #28
 800285c:	4619      	mov	r1, r3
 800285e:	4815      	ldr	r0, [pc, #84]	@ (80028b4 <MX_GPIO_Init+0x15c>)
 8002860:	f002 fe30 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002864:	2380      	movs	r3, #128	@ 0x80
 8002866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002868:	2302      	movs	r3, #2
 800286a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002870:	2300      	movs	r3, #0
 8002872:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002874:	2305      	movs	r3, #5
 8002876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002878:	f107 031c 	add.w	r3, r7, #28
 800287c:	4619      	mov	r1, r3
 800287e:	480e      	ldr	r0, [pc, #56]	@ (80028b8 <MX_GPIO_Init+0x160>)
 8002880:	f002 fe20 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002884:	2308      	movs	r3, #8
 8002886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002894:	2305      	movs	r3, #5
 8002896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002898:	f107 031c 	add.w	r3, r7, #28
 800289c:	4619      	mov	r1, r3
 800289e:	4807      	ldr	r0, [pc, #28]	@ (80028bc <MX_GPIO_Init+0x164>)
 80028a0:	f002 fe10 	bl	80054c4 <HAL_GPIO_Init>

}
 80028a4:	bf00      	nop
 80028a6:	3730      	adds	r7, #48	@ 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	58024400 	.word	0x58024400
 80028b0:	58020800 	.word	0x58020800
 80028b4:	58021000 	.word	0x58021000
 80028b8:	58020c00 	.word	0x58020c00
 80028bc:	58020400 	.word	0x58020400

080028c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80028c6:	4b3e      	ldr	r3, [pc, #248]	@ (80029c0 <main+0x100>)
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d11b      	bne.n	800290a <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80028d2:	f3bf 8f4f 	dsb	sy
}
 80028d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028d8:	f3bf 8f6f 	isb	sy
}
 80028dc:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80028de:	4b38      	ldr	r3, [pc, #224]	@ (80029c0 <main+0x100>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80028e6:	f3bf 8f4f 	dsb	sy
}
 80028ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028ec:	f3bf 8f6f 	isb	sy
}
 80028f0:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80028f2:	4b33      	ldr	r3, [pc, #204]	@ (80029c0 <main+0x100>)
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	4a32      	ldr	r2, [pc, #200]	@ (80029c0 <main+0x100>)
 80028f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028fc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80028fe:	f3bf 8f4f 	dsb	sy
}
 8002902:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002904:	f3bf 8f6f 	isb	sy
}
 8002908:	e000      	b.n	800290c <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800290a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800290c:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <main+0x100>)
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d138      	bne.n	800298a <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002918:	4b29      	ldr	r3, [pc, #164]	@ (80029c0 <main+0x100>)
 800291a:	2200      	movs	r2, #0
 800291c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002920:	f3bf 8f4f 	dsb	sy
}
 8002924:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002926:	4b26      	ldr	r3, [pc, #152]	@ (80029c0 <main+0x100>)
 8002928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800292c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	0b5b      	lsrs	r3, r3, #13
 8002932:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002936:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	08db      	lsrs	r3, r3, #3
 800293c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002940:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	015a      	lsls	r2, r3, #5
 8002946:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800294a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002950:	491b      	ldr	r1, [pc, #108]	@ (80029c0 <main+0x100>)
 8002952:	4313      	orrs	r3, r2
 8002954:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	1e5a      	subs	r2, r3, #1
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1ef      	bne.n	8002942 <main+0x82>
    } while(sets-- != 0U);
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	1e5a      	subs	r2, r3, #1
 8002966:	60ba      	str	r2, [r7, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1e5      	bne.n	8002938 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 800296c:	f3bf 8f4f 	dsb	sy
}
 8002970:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002972:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <main+0x100>)
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	4a12      	ldr	r2, [pc, #72]	@ (80029c0 <main+0x100>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800297e:	f3bf 8f4f 	dsb	sy
}
 8002982:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002984:	f3bf 8f6f 	isb	sy
}
 8002988:	e000      	b.n	800298c <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800298a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800298c:	f000 fcb2 	bl	80032f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002990:	f000 f818 	bl	80029c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002994:	f7ff fee0 	bl	8002758 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8002998:	f7ff fbe4 	bl	8002164 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 800299c:	f7ff fc48 	bl	8002230 <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 80029a0:	f000 fbac 	bl	80030fc <MX_USART10_UART_Init>
  MX_SPI2_Init();
 80029a4:	f000 f894 	bl	8002ad0 <MX_SPI2_Init>
  MX_FDCAN1_Init();
 80029a8:	f7ff fb78 	bl	800209c <MX_FDCAN1_Init>
  MX_TIM12_Init();
 80029ac:	f000 faec 	bl	8002f88 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  bsp_can_init();
 80029b0:	f7fe fe08 	bl	80015c4 <bsp_can_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80029b4:	f7ff fe2e 	bl	8002614 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80029b8:	f00a fc2e 	bl	800d218 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029bc:	bf00      	nop
 80029be:	e7fd      	b.n	80029bc <main+0xfc>
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b09c      	sub	sp, #112	@ 0x70
 80029c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029ce:	224c      	movs	r2, #76	@ 0x4c
 80029d0:	2100      	movs	r1, #0
 80029d2:	4618      	mov	r0, r3
 80029d4:	f00e f802 	bl	80109dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d8:	1d3b      	adds	r3, r7, #4
 80029da:	2220      	movs	r2, #32
 80029dc:	2100      	movs	r1, #0
 80029de:	4618      	mov	r0, r3
 80029e0:	f00d fffc 	bl	80109dc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80029e4:	2002      	movs	r0, #2
 80029e6:	f002 ff2f 	bl	8005848 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80029ea:	2300      	movs	r3, #0
 80029ec:	603b      	str	r3, [r7, #0]
 80029ee:	4b2b      	ldr	r3, [pc, #172]	@ (8002a9c <SystemClock_Config+0xd8>)
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a9c <SystemClock_Config+0xd8>)
 80029f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80029f8:	6193      	str	r3, [r2, #24]
 80029fa:	4b28      	ldr	r3, [pc, #160]	@ (8002a9c <SystemClock_Config+0xd8>)
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002a06:	bf00      	nop
 8002a08:	4b24      	ldr	r3, [pc, #144]	@ (8002a9c <SystemClock_Config+0xd8>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a14:	d1f8      	bne.n	8002a08 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a16:	2301      	movs	r3, #1
 8002a18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a20:	2302      	movs	r3, #2
 8002a22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a24:	2302      	movs	r3, #2
 8002a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002a2c:	2328      	movs	r3, #40	@ 0x28
 8002a2e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002a30:	2301      	movs	r3, #1
 8002a32:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002a34:	2306      	movs	r3, #6
 8002a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002a3c:	230c      	movs	r3, #12
 8002a3e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002a40:	2300      	movs	r3, #0
 8002a42:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f002 ff35 	bl	80058bc <HAL_RCC_OscConfig>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a58:	f000 f834 	bl	8002ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a5c:	233f      	movs	r3, #63	@ 0x3f
 8002a5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a60:	2303      	movs	r3, #3
 8002a62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002a68:	2308      	movs	r3, #8
 8002a6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002a6c:	2340      	movs	r3, #64	@ 0x40
 8002a6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002a70:	2340      	movs	r3, #64	@ 0x40
 8002a72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002a74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002a7a:	2340      	movs	r3, #64	@ 0x40
 8002a7c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2103      	movs	r1, #3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f003 faf4 	bl	8006070 <HAL_RCC_ClockConfig>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002a8e:	f000 f819 	bl	8002ac4 <Error_Handler>
  }
}
 8002a92:	bf00      	nop
 8002a94:	3770      	adds	r7, #112	@ 0x70
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	58024800 	.word	0x58024800

08002aa0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a04      	ldr	r2, [pc, #16]	@ (8002ac0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d101      	bne.n	8002ab6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002ab2:	f000 fc5b 	bl	800336c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	4000e000 	.word	0x4000e000

08002ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <Error_Handler+0x8>

08002ad0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002ad4:	4b28      	ldr	r3, [pc, #160]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002ad6:	4a29      	ldr	r2, [pc, #164]	@ (8002b7c <MX_SPI2_Init+0xac>)
 8002ad8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ada:	4b27      	ldr	r3, [pc, #156]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002adc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002ae0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ae2:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ae8:	4b23      	ldr	r3, [pc, #140]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002aea:	2207      	movs	r2, #7
 8002aec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002aee:	4b22      	ldr	r3, [pc, #136]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002af0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002af4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002af6:	4b20      	ldr	r3, [pc, #128]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002af8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002afc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002afe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b00:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002b04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b06:	4b1c      	ldr	r3, [pc, #112]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b0c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b14:	4b18      	ldr	r3, [pc, #96]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b1a:	4b17      	ldr	r3, [pc, #92]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002b20:	4b15      	ldr	r3, [pc, #84]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b26:	4b14      	ldr	r3, [pc, #80]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b2c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002b2e:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002b34:	4b10      	ldr	r3, [pc, #64]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b40:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002b46:	4b0c      	ldr	r3, [pc, #48]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002b52:	4b09      	ldr	r3, [pc, #36]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002b58:	4b07      	ldr	r3, [pc, #28]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002b5e:	4b06      	ldr	r3, [pc, #24]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b64:	4804      	ldr	r0, [pc, #16]	@ (8002b78 <MX_SPI2_Init+0xa8>)
 8002b66:	f005 fc13 	bl	8008390 <HAL_SPI_Init>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002b70:	f7ff ffa8 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	240014ec 	.word	0x240014ec
 8002b7c:	40003800 	.word	0x40003800

08002b80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b0ba      	sub	sp, #232	@ 0xe8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b98:	f107 0318 	add.w	r3, r7, #24
 8002b9c:	22b8      	movs	r2, #184	@ 0xb8
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f00d ff1b 	bl	80109dc <memset>
  if(spiHandle->Instance==SPI2)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a3c      	ldr	r2, [pc, #240]	@ (8002c9c <HAL_SPI_MspInit+0x11c>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d171      	bne.n	8002c94 <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002bb0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002bb4:	f04f 0300 	mov.w	r3, #0
 8002bb8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bc0:	f107 0318 	add.w	r3, r7, #24
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f003 fe21 	bl	800680c <HAL_RCCEx_PeriphCLKConfig>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002bd0:	f7ff ff78 	bl	8002ac4 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bd4:	4b32      	ldr	r3, [pc, #200]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002bd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bda:	4a31      	ldr	r2, [pc, #196]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002be0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002be4:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002be6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf2:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bf8:	4a29      	ldr	r2, [pc, #164]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002bfa:	f043 0304 	orr.w	r3, r3, #4
 8002bfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c02:	4b27      	ldr	r3, [pc, #156]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c10:	4b23      	ldr	r3, [pc, #140]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c16:	4a22      	ldr	r2, [pc, #136]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c20:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca0 <HAL_SPI_MspInit+0x120>)
 8002c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002c2e:	2306      	movs	r3, #6
 8002c30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c40:	2300      	movs	r3, #0
 8002c42:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c46:	2305      	movs	r3, #5
 8002c48:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4814      	ldr	r0, [pc, #80]	@ (8002ca4 <HAL_SPI_MspInit+0x124>)
 8002c54:	f002 fc36 	bl	80054c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c60:	2302      	movs	r3, #2
 8002c62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c72:	2305      	movs	r3, #5
 8002c74:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c78:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	480a      	ldr	r0, [pc, #40]	@ (8002ca8 <HAL_SPI_MspInit+0x128>)
 8002c80:	f002 fc20 	bl	80054c4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2105      	movs	r1, #5
 8002c88:	2024      	movs	r0, #36	@ 0x24
 8002c8a:	f000 fc47 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002c8e:	2024      	movs	r0, #36	@ 0x24
 8002c90:	f000 fc5e 	bl	8003550 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002c94:	bf00      	nop
 8002c96:	37e8      	adds	r7, #232	@ 0xe8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40003800 	.word	0x40003800
 8002ca0:	58024400 	.word	0x58024400
 8002ca4:	58020800 	.word	0x58020800
 8002ca8:	58020400 	.word	0x58020400

08002cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce4 <HAL_MspInit+0x38>)
 8002cb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <HAL_MspInit+0x38>)
 8002cba:	f043 0302 	orr.w	r3, r3, #2
 8002cbe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002cc2:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <HAL_MspInit+0x38>)
 8002cc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	210f      	movs	r1, #15
 8002cd4:	f06f 0001 	mvn.w	r0, #1
 8002cd8:	f000 fc20 	bl	800351c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	58024400 	.word	0x58024400

08002ce8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b08e      	sub	sp, #56	@ 0x38
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b0f      	cmp	r3, #15
 8002cf4:	d844      	bhi.n	8002d80 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	20a1      	movs	r0, #161	@ 0xa1
 8002cfc:	f000 fc0e 	bl	800351c <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8002d00:	20a1      	movs	r0, #161	@ 0xa1
 8002d02:	f000 fc25 	bl	8003550 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002d06:	4a24      	ldr	r2, [pc, #144]	@ (8002d98 <HAL_InitTick+0xb0>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 8002d0c:	4b23      	ldr	r3, [pc, #140]	@ (8002d9c <HAL_InitTick+0xb4>)
 8002d0e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002d12:	4a22      	ldr	r2, [pc, #136]	@ (8002d9c <HAL_InitTick+0xb4>)
 8002d14:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002d9c <HAL_InitTick+0xb4>)
 8002d1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002d22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d2a:	f107 020c 	add.w	r2, r7, #12
 8002d2e:	f107 0310 	add.w	r3, r7, #16
 8002d32:	4611      	mov	r1, r2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f003 fd27 	bl	8006788 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002d3a:	f003 fd0f 	bl	800675c <HAL_RCC_GetPCLK2Freq>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d46:	4a16      	ldr	r2, [pc, #88]	@ (8002da0 <HAL_InitTick+0xb8>)
 8002d48:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4c:	0c9b      	lsrs	r3, r3, #18
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 8002d52:	4b14      	ldr	r3, [pc, #80]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d54:	4a14      	ldr	r2, [pc, #80]	@ (8002da8 <HAL_InitTick+0xc0>)
 8002d56:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d5a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d5e:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 8002d60:	4a10      	ldr	r2, [pc, #64]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d64:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 8002d66:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 8002d72:	480c      	ldr	r0, [pc, #48]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d74:	f006 fa6d 	bl	8009252 <HAL_TIM_Base_Init>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d107      	bne.n	8002d8e <HAL_InitTick+0xa6>
 8002d7e:	e001      	b.n	8002d84 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e005      	b.n	8002d90 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 8002d84:	4807      	ldr	r0, [pc, #28]	@ (8002da4 <HAL_InitTick+0xbc>)
 8002d86:	f006 fac5 	bl	8009314 <HAL_TIM_Base_Start_IT>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	e000      	b.n	8002d90 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3738      	adds	r7, #56	@ 0x38
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	24000044 	.word	0x24000044
 8002d9c:	58024400 	.word	0x58024400
 8002da0:	431bde83 	.word	0x431bde83
 8002da4:	24001574 	.word	0x24001574
 8002da8:	4000e000 	.word	0x4000e000

08002dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002db0:	bf00      	nop
 8002db2:	e7fd      	b.n	8002db0 <NMI_Handler+0x4>

08002db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002db8:	bf00      	nop
 8002dba:	e7fd      	b.n	8002db8 <HardFault_Handler+0x4>

08002dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dc0:	bf00      	nop
 8002dc2:	e7fd      	b.n	8002dc0 <MemManage_Handler+0x4>

08002dc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dc8:	bf00      	nop
 8002dca:	e7fd      	b.n	8002dc8 <BusFault_Handler+0x4>

08002dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd0:	bf00      	nop
 8002dd2:	e7fd      	b.n	8002dd0 <UsageFault_Handler+0x4>

08002dd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
	...

08002de4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002de8:	4802      	ldr	r0, [pc, #8]	@ (8002df4 <FDCAN1_IT0_IRQHandler+0x10>)
 8002dea:	f001 fe5d 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	24000104 	.word	0x24000104

08002df8 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002dfc:	4802      	ldr	r0, [pc, #8]	@ (8002e08 <FDCAN2_IT0_IRQHandler+0x10>)
 8002dfe:	f001 fe53 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	240001a4 	.word	0x240001a4

08002e0c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002e10:	4802      	ldr	r0, [pc, #8]	@ (8002e1c <FDCAN1_IT1_IRQHandler+0x10>)
 8002e12:	f001 fe49 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	24000104 	.word	0x24000104

08002e20 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002e24:	4802      	ldr	r0, [pc, #8]	@ (8002e30 <FDCAN2_IT1_IRQHandler+0x10>)
 8002e26:	f001 fe3f 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	240001a4 	.word	0x240001a4

08002e34 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002e38:	4802      	ldr	r0, [pc, #8]	@ (8002e44 <SPI2_IRQHandler+0x10>)
 8002e3a:	f005 ff07 	bl	8008c4c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	240014ec 	.word	0x240014ec

08002e48 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8002e4c:	4802      	ldr	r0, [pc, #8]	@ (8002e58 <USART10_IRQHandler+0x10>)
 8002e4e:	f007 fc37 	bl	800a6c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	2400160c 	.word	0x2400160c

08002e5c <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002e60:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <FDCAN3_IT0_IRQHandler+0x10>)
 8002e62:	f001 fe21 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	24000244 	.word	0x24000244

08002e70 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002e74:	4802      	ldr	r0, [pc, #8]	@ (8002e80 <FDCAN3_IT1_IRQHandler+0x10>)
 8002e76:	f001 fe17 	bl	8004aa8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	24000244 	.word	0x24000244

08002e84 <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 8002e88:	4802      	ldr	r0, [pc, #8]	@ (8002e94 <TIM23_IRQHandler+0x10>)
 8002e8a:	f006 fc3d 	bl	8009708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	24001574 	.word	0x24001574

08002e98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e9c:	4b32      	ldr	r3, [pc, #200]	@ (8002f68 <SystemInit+0xd0>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea2:	4a31      	ldr	r2, [pc, #196]	@ (8002f68 <SystemInit+0xd0>)
 8002ea4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ea8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002eac:	4b2f      	ldr	r3, [pc, #188]	@ (8002f6c <SystemInit+0xd4>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 030f 	and.w	r3, r3, #15
 8002eb4:	2b06      	cmp	r3, #6
 8002eb6:	d807      	bhi.n	8002ec8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002eb8:	4b2c      	ldr	r3, [pc, #176]	@ (8002f6c <SystemInit+0xd4>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f023 030f 	bic.w	r3, r3, #15
 8002ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8002f6c <SystemInit+0xd4>)
 8002ec2:	f043 0307 	orr.w	r3, r3, #7
 8002ec6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ec8:	4b29      	ldr	r3, [pc, #164]	@ (8002f70 <SystemInit+0xd8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a28      	ldr	r2, [pc, #160]	@ (8002f70 <SystemInit+0xd8>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ed4:	4b26      	ldr	r3, [pc, #152]	@ (8002f70 <SystemInit+0xd8>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002eda:	4b25      	ldr	r3, [pc, #148]	@ (8002f70 <SystemInit+0xd8>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	4924      	ldr	r1, [pc, #144]	@ (8002f70 <SystemInit+0xd8>)
 8002ee0:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <SystemInit+0xdc>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ee6:	4b21      	ldr	r3, [pc, #132]	@ (8002f6c <SystemInit+0xd4>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d007      	beq.n	8002f02 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f6c <SystemInit+0xd4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f023 030f 	bic.w	r3, r3, #15
 8002efa:	4a1c      	ldr	r2, [pc, #112]	@ (8002f6c <SystemInit+0xd4>)
 8002efc:	f043 0307 	orr.w	r3, r3, #7
 8002f00:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002f02:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <SystemInit+0xd8>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002f08:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <SystemInit+0xd8>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002f0e:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <SystemInit+0xd8>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002f14:	4b16      	ldr	r3, [pc, #88]	@ (8002f70 <SystemInit+0xd8>)
 8002f16:	4a18      	ldr	r2, [pc, #96]	@ (8002f78 <SystemInit+0xe0>)
 8002f18:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002f1a:	4b15      	ldr	r3, [pc, #84]	@ (8002f70 <SystemInit+0xd8>)
 8002f1c:	4a17      	ldr	r2, [pc, #92]	@ (8002f7c <SystemInit+0xe4>)
 8002f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002f20:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <SystemInit+0xd8>)
 8002f22:	4a17      	ldr	r2, [pc, #92]	@ (8002f80 <SystemInit+0xe8>)
 8002f24:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002f26:	4b12      	ldr	r3, [pc, #72]	@ (8002f70 <SystemInit+0xd8>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002f2c:	4b10      	ldr	r3, [pc, #64]	@ (8002f70 <SystemInit+0xd8>)
 8002f2e:	4a14      	ldr	r2, [pc, #80]	@ (8002f80 <SystemInit+0xe8>)
 8002f30:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002f32:	4b0f      	ldr	r3, [pc, #60]	@ (8002f70 <SystemInit+0xd8>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002f38:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <SystemInit+0xd8>)
 8002f3a:	4a11      	ldr	r2, [pc, #68]	@ (8002f80 <SystemInit+0xe8>)
 8002f3c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f70 <SystemInit+0xd8>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f44:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <SystemInit+0xd8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a09      	ldr	r2, [pc, #36]	@ (8002f70 <SystemInit+0xd8>)
 8002f4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f4e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f50:	4b07      	ldr	r3, [pc, #28]	@ (8002f70 <SystemInit+0xd8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f56:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <SystemInit+0xec>)
 8002f58:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f5c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f5e:	bf00      	nop
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000ed00 	.word	0xe000ed00
 8002f6c:	52002000 	.word	0x52002000
 8002f70:	58024400 	.word	0x58024400
 8002f74:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f78:	02020200 	.word	0x02020200
 8002f7c:	01ff0000 	.word	0x01ff0000
 8002f80:	01010280 	.word	0x01010280
 8002f84:	52004000 	.word	0x52004000

08002f88 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	@ 0x28
 8002f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8e:	f107 031c 	add.w	r3, r7, #28
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	605a      	str	r2, [r3, #4]
 8002f98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
 8002fa6:	611a      	str	r2, [r3, #16]
 8002fa8:	615a      	str	r2, [r3, #20]
 8002faa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002fac:	4b22      	ldr	r3, [pc, #136]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fae:	4a23      	ldr	r2, [pc, #140]	@ (800303c <MX_TIM12_Init+0xb4>)
 8002fb0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 8002fb2:	4b21      	ldr	r3, [pc, #132]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fb4:	2217      	movs	r2, #23
 8002fb6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 8002fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fc0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002fc4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002fd2:	4819      	ldr	r0, [pc, #100]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002fd4:	f006 fa24 	bl	8009420 <HAL_TIM_PWM_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8002fde:	f7ff fd71 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8002fea:	f107 031c 	add.w	r3, r7, #28
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4811      	ldr	r0, [pc, #68]	@ (8003038 <MX_TIM12_Init+0xb0>)
 8002ff2:	f007 f97b 	bl	800a2ec <HAL_TIMEx_MasterConfigSynchronization>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8002ffc:	f7ff fd62 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003000:	2360      	movs	r3, #96	@ 0x60
 8003002:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8003004:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003008:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800300e:	2300      	movs	r3, #0
 8003010:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003012:	463b      	mov	r3, r7
 8003014:	2204      	movs	r2, #4
 8003016:	4619      	mov	r1, r3
 8003018:	4807      	ldr	r0, [pc, #28]	@ (8003038 <MX_TIM12_Init+0xb0>)
 800301a:	f006 fc7d 	bl	8009918 <HAL_TIM_PWM_ConfigChannel>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 8003024:	f7ff fd4e 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003028:	4803      	ldr	r0, [pc, #12]	@ (8003038 <MX_TIM12_Init+0xb0>)
 800302a:	f000 f82b 	bl	8003084 <HAL_TIM_MspPostInit>

}
 800302e:	bf00      	nop
 8003030:	3728      	adds	r7, #40	@ 0x28
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	240015c0 	.word	0x240015c0
 800303c:	40001800 	.word	0x40001800

08003040 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <HAL_TIM_PWM_MspInit+0x3c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d10e      	bne.n	8003070 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003052:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_TIM_PWM_MspInit+0x40>)
 8003054:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003058:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <HAL_TIM_PWM_MspInit+0x40>)
 800305a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800305e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003062:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_TIM_PWM_MspInit+0x40>)
 8003064:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003070:	bf00      	nop
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	40001800 	.word	0x40001800
 8003080:	58024400 	.word	0x58024400

08003084 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308c:	f107 030c 	add.w	r3, r7, #12
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a13      	ldr	r2, [pc, #76]	@ (80030f0 <HAL_TIM_MspPostInit+0x6c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d11f      	bne.n	80030e6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a6:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <HAL_TIM_MspPostInit+0x70>)
 80030a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030ac:	4a11      	ldr	r2, [pc, #68]	@ (80030f4 <HAL_TIM_MspPostInit+0x70>)
 80030ae:	f043 0302 	orr.w	r3, r3, #2
 80030b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030b6:	4b0f      	ldr	r3, [pc, #60]	@ (80030f4 <HAL_TIM_MspPostInit+0x70>)
 80030b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80030c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ca:	2302      	movs	r3, #2
 80030cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 80030d6:	2302      	movs	r3, #2
 80030d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030da:	f107 030c 	add.w	r3, r7, #12
 80030de:	4619      	mov	r1, r3
 80030e0:	4805      	ldr	r0, [pc, #20]	@ (80030f8 <HAL_TIM_MspPostInit+0x74>)
 80030e2:	f002 f9ef 	bl	80054c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80030e6:	bf00      	nop
 80030e8:	3720      	adds	r7, #32
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40001800 	.word	0x40001800
 80030f4:	58024400 	.word	0x58024400
 80030f8:	58020400 	.word	0x58020400

080030fc <MX_USART10_UART_Init>:
UART_HandleTypeDef huart10;

/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8003100:	4b22      	ldr	r3, [pc, #136]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003102:	4a23      	ldr	r2, [pc, #140]	@ (8003190 <MX_USART10_UART_Init+0x94>)
 8003104:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8003106:	4b21      	ldr	r3, [pc, #132]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003108:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800310c:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 800310e:	4b1f      	ldr	r3, [pc, #124]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8003114:	4b1d      	ldr	r3, [pc, #116]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 800311a:	4b1c      	ldr	r3, [pc, #112]	@ (800318c <MX_USART10_UART_Init+0x90>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8003120:	4b1a      	ldr	r3, [pc, #104]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003122:	220c      	movs	r2, #12
 8003124:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003126:	4b19      	ldr	r3, [pc, #100]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003128:	2200      	movs	r2, #0
 800312a:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 800312c:	4b17      	ldr	r3, [pc, #92]	@ (800318c <MX_USART10_UART_Init+0x90>)
 800312e:	2200      	movs	r2, #0
 8003130:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003132:	4b16      	ldr	r3, [pc, #88]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003134:	2200      	movs	r2, #0
 8003136:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003138:	4b14      	ldr	r3, [pc, #80]	@ (800318c <MX_USART10_UART_Init+0x90>)
 800313a:	2200      	movs	r2, #0
 800313c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800313e:	4b13      	ldr	r3, [pc, #76]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003140:	2200      	movs	r2, #0
 8003142:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8003144:	4811      	ldr	r0, [pc, #68]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003146:	f007 f98b 	bl	800a460 <HAL_UART_Init>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8003150:	f7ff fcb8 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003154:	2100      	movs	r1, #0
 8003156:	480d      	ldr	r0, [pc, #52]	@ (800318c <MX_USART10_UART_Init+0x90>)
 8003158:	f009 ff7b 	bl	800d052 <HAL_UARTEx_SetTxFifoThreshold>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8003162:	f7ff fcaf 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003166:	2100      	movs	r1, #0
 8003168:	4808      	ldr	r0, [pc, #32]	@ (800318c <MX_USART10_UART_Init+0x90>)
 800316a:	f009 ffb0 	bl	800d0ce <HAL_UARTEx_SetRxFifoThreshold>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8003174:	f7ff fca6 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8003178:	4804      	ldr	r0, [pc, #16]	@ (800318c <MX_USART10_UART_Init+0x90>)
 800317a:	f009 ff31 	bl	800cfe0 <HAL_UARTEx_DisableFifoMode>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8003184:	f7ff fc9e 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8003188:	bf00      	nop
 800318a:	bd80      	pop	{r7, pc}
 800318c:	2400160c 	.word	0x2400160c
 8003190:	40011c00 	.word	0x40011c00

08003194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b0b8      	sub	sp, #224	@ 0xe0
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031ac:	f107 0310 	add.w	r3, r7, #16
 80031b0:	22b8      	movs	r2, #184	@ 0xb8
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f00d fc11 	bl	80109dc <memset>
  if(uartHandle->Instance==USART10)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a35      	ldr	r2, [pc, #212]	@ (8003294 <HAL_UART_MspInit+0x100>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d162      	bne.n	800328a <HAL_UART_MspInit+0xf6>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80031c4:	f04f 0201 	mov.w	r2, #1
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031d6:	f107 0310 	add.w	r3, r7, #16
 80031da:	4618      	mov	r0, r3
 80031dc:	f003 fb16 	bl	800680c <HAL_RCCEx_PeriphCLKConfig>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80031e6:	f7ff fc6d 	bl	8002ac4 <Error_Handler>
    }

    /* USART10 clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 80031ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003298 <HAL_UART_MspInit+0x104>)
 80031ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031f0:	4a29      	ldr	r2, [pc, #164]	@ (8003298 <HAL_UART_MspInit+0x104>)
 80031f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80031fa:	4b27      	ldr	r3, [pc, #156]	@ (8003298 <HAL_UART_MspInit+0x104>)
 80031fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003208:	4b23      	ldr	r3, [pc, #140]	@ (8003298 <HAL_UART_MspInit+0x104>)
 800320a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800320e:	4a22      	ldr	r2, [pc, #136]	@ (8003298 <HAL_UART_MspInit+0x104>)
 8003210:	f043 0310 	orr.w	r3, r3, #16
 8003214:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003218:	4b1f      	ldr	r3, [pc, #124]	@ (8003298 <HAL_UART_MspInit+0x104>)
 800321a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800321e:	f003 0310 	and.w	r3, r3, #16
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PE2     ------> USART10_RX
    PE3     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003226:	2304      	movs	r3, #4
 8003228:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322c:	2302      	movs	r3, #2
 800322e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003238:	2300      	movs	r3, #0
 800323a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800323e:	2304      	movs	r3, #4
 8003240:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003244:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003248:	4619      	mov	r1, r3
 800324a:	4814      	ldr	r0, [pc, #80]	@ (800329c <HAL_UART_MspInit+0x108>)
 800324c:	f002 f93a 	bl	80054c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003250:	2308      	movs	r3, #8
 8003252:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003256:	2302      	movs	r3, #2
 8003258:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003262:	2300      	movs	r3, #0
 8003264:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8003268:	230b      	movs	r3, #11
 800326a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800326e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003272:	4619      	mov	r1, r3
 8003274:	4809      	ldr	r0, [pc, #36]	@ (800329c <HAL_UART_MspInit+0x108>)
 8003276:	f002 f925 	bl	80054c4 <HAL_GPIO_Init>

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 800327a:	2200      	movs	r2, #0
 800327c:	2105      	movs	r1, #5
 800327e:	209c      	movs	r0, #156	@ 0x9c
 8003280:	f000 f94c 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8003284:	209c      	movs	r0, #156	@ 0x9c
 8003286:	f000 f963 	bl	8003550 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 800328a:	bf00      	nop
 800328c:	37e0      	adds	r7, #224	@ 0xe0
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40011c00 	.word	0x40011c00
 8003298:	58024400 	.word	0x58024400
 800329c:	58021000 	.word	0x58021000

080032a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80032a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80032a4:	f7ff fdf8 	bl	8002e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032a8:	480c      	ldr	r0, [pc, #48]	@ (80032dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032aa:	490d      	ldr	r1, [pc, #52]	@ (80032e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032ac:	4a0d      	ldr	r2, [pc, #52]	@ (80032e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032b0:	e002      	b.n	80032b8 <LoopCopyDataInit>

080032b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032b6:	3304      	adds	r3, #4

080032b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032bc:	d3f9      	bcc.n	80032b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032be:	4a0a      	ldr	r2, [pc, #40]	@ (80032e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032c0:	4c0a      	ldr	r4, [pc, #40]	@ (80032ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80032c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032c4:	e001      	b.n	80032ca <LoopFillZerobss>

080032c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032c8:	3204      	adds	r2, #4

080032ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032cc:	d3fb      	bcc.n	80032c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ce:	f00d fbf1 	bl	8010ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032d2:	f7ff faf5 	bl	80028c0 <main>
  bx  lr
 80032d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032d8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80032dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80032e0:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 80032e4:	08011780 	.word	0x08011780
  ldr r2, =_sbss
 80032e8:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 80032ec:	24005ab8 	.word	0x24005ab8

080032f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032f0:	e7fe      	b.n	80032f0 <ADC3_IRQHandler>
	...

080032f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032fa:	2003      	movs	r0, #3
 80032fc:	f000 f903 	bl	8003506 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003300:	f003 f86c 	bl	80063dc <HAL_RCC_GetSysClockFreq>
 8003304:	4602      	mov	r2, r0
 8003306:	4b15      	ldr	r3, [pc, #84]	@ (800335c <HAL_Init+0x68>)
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	f003 030f 	and.w	r3, r3, #15
 8003310:	4913      	ldr	r1, [pc, #76]	@ (8003360 <HAL_Init+0x6c>)
 8003312:	5ccb      	ldrb	r3, [r1, r3]
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
 800331c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800331e:	4b0f      	ldr	r3, [pc, #60]	@ (800335c <HAL_Init+0x68>)
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	4a0e      	ldr	r2, [pc, #56]	@ (8003360 <HAL_Init+0x6c>)
 8003328:	5cd3      	ldrb	r3, [r2, r3]
 800332a:	f003 031f 	and.w	r3, r3, #31
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
 8003334:	4a0b      	ldr	r2, [pc, #44]	@ (8003364 <HAL_Init+0x70>)
 8003336:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003338:	4a0b      	ldr	r2, [pc, #44]	@ (8003368 <HAL_Init+0x74>)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800333e:	200f      	movs	r0, #15
 8003340:	f7ff fcd2 	bl	8002ce8 <HAL_InitTick>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e002      	b.n	8003354 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800334e:	f7ff fcad 	bl	8002cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003352:	2300      	movs	r3, #0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	58024400 	.word	0x58024400
 8003360:	080115a8 	.word	0x080115a8
 8003364:	24000040 	.word	0x24000040
 8003368:	2400003c 	.word	0x2400003c

0800336c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003370:	4b06      	ldr	r3, [pc, #24]	@ (800338c <HAL_IncTick+0x20>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	461a      	mov	r2, r3
 8003376:	4b06      	ldr	r3, [pc, #24]	@ (8003390 <HAL_IncTick+0x24>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4413      	add	r3, r2
 800337c:	4a04      	ldr	r2, [pc, #16]	@ (8003390 <HAL_IncTick+0x24>)
 800337e:	6013      	str	r3, [r2, #0]
}
 8003380:	bf00      	nop
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	24000048 	.word	0x24000048
 8003390:	240016a0 	.word	0x240016a0

08003394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  return uwTick;
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <HAL_GetTick+0x14>)
 800339a:	681b      	ldr	r3, [r3, #0]
}
 800339c:	4618      	mov	r0, r3
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	240016a0 	.word	0x240016a0

080033ac <__NVIC_SetPriorityGrouping>:
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033bc:	4b0b      	ldr	r3, [pc, #44]	@ (80033ec <__NVIC_SetPriorityGrouping+0x40>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c8:	4013      	ands	r3, r2
 80033ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033d4:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033da:	4a04      	ldr	r2, [pc, #16]	@ (80033ec <__NVIC_SetPriorityGrouping+0x40>)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	60d3      	str	r3, [r2, #12]
}
 80033e0:	bf00      	nop
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	e000ed00 	.word	0xe000ed00
 80033f0:	05fa0000 	.word	0x05fa0000

080033f4 <__NVIC_GetPriorityGrouping>:
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f8:	4b04      	ldr	r3, [pc, #16]	@ (800340c <__NVIC_GetPriorityGrouping+0x18>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 0307 	and.w	r3, r3, #7
}
 8003402:	4618      	mov	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_EnableIRQ>:
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800341a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800341e:	2b00      	cmp	r3, #0
 8003420:	db0b      	blt.n	800343a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003422:	88fb      	ldrh	r3, [r7, #6]
 8003424:	f003 021f 	and.w	r2, r3, #31
 8003428:	4907      	ldr	r1, [pc, #28]	@ (8003448 <__NVIC_EnableIRQ+0x38>)
 800342a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	2001      	movs	r0, #1
 8003432:	fa00 f202 	lsl.w	r2, r0, r2
 8003436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	e000e100 	.word	0xe000e100

0800344c <__NVIC_SetPriority>:
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	@ (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	@ (800349c <__NVIC_SetPriority+0x50>)
 800347c:	88fb      	ldrh	r3, [r7, #6]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	@ 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ff4c 	bl	80033ac <__NVIC_SetPriorityGrouping>
}
 8003514:	bf00      	nop
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800352a:	f7ff ff63 	bl	80033f4 <__NVIC_GetPriorityGrouping>
 800352e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	6978      	ldr	r0, [r7, #20]
 8003536:	f7ff ffb3 	bl	80034a0 <NVIC_EncodePriority>
 800353a:	4602      	mov	r2, r0
 800353c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003540:	4611      	mov	r1, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff ff82 	bl	800344c <__NVIC_SetPriority>
}
 8003548:	bf00      	nop
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800355a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff ff56 	bl	8003410 <__NVIC_EnableIRQ>
}
 8003564:	bf00      	nop
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003574:	f7ff ff0e 	bl	8003394 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e2dc      	b.n	8003b3e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d008      	beq.n	80035a2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2280      	movs	r2, #128	@ 0x80
 8003594:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e2cd      	b.n	8003b3e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a76      	ldr	r2, [pc, #472]	@ (8003780 <HAL_DMA_Abort+0x214>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d04a      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a74      	ldr	r2, [pc, #464]	@ (8003784 <HAL_DMA_Abort+0x218>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d045      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a73      	ldr	r2, [pc, #460]	@ (8003788 <HAL_DMA_Abort+0x21c>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d040      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a71      	ldr	r2, [pc, #452]	@ (800378c <HAL_DMA_Abort+0x220>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d03b      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a70      	ldr	r2, [pc, #448]	@ (8003790 <HAL_DMA_Abort+0x224>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d036      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003794 <HAL_DMA_Abort+0x228>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d031      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a6d      	ldr	r2, [pc, #436]	@ (8003798 <HAL_DMA_Abort+0x22c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d02c      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a6b      	ldr	r2, [pc, #428]	@ (800379c <HAL_DMA_Abort+0x230>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d027      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a6a      	ldr	r2, [pc, #424]	@ (80037a0 <HAL_DMA_Abort+0x234>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d022      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a68      	ldr	r2, [pc, #416]	@ (80037a4 <HAL_DMA_Abort+0x238>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01d      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a67      	ldr	r2, [pc, #412]	@ (80037a8 <HAL_DMA_Abort+0x23c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d018      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a65      	ldr	r2, [pc, #404]	@ (80037ac <HAL_DMA_Abort+0x240>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d013      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a64      	ldr	r2, [pc, #400]	@ (80037b0 <HAL_DMA_Abort+0x244>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d00e      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a62      	ldr	r2, [pc, #392]	@ (80037b4 <HAL_DMA_Abort+0x248>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d009      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a61      	ldr	r2, [pc, #388]	@ (80037b8 <HAL_DMA_Abort+0x24c>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d004      	beq.n	8003642 <HAL_DMA_Abort+0xd6>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a5f      	ldr	r2, [pc, #380]	@ (80037bc <HAL_DMA_Abort+0x250>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d101      	bne.n	8003646 <HAL_DMA_Abort+0xda>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <HAL_DMA_Abort+0xdc>
 8003646:	2300      	movs	r3, #0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 021e 	bic.w	r2, r2, #30
 800365a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800366a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e00a      	b.n	800368a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 020e 	bic.w	r2, r2, #14
 8003682:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a3c      	ldr	r2, [pc, #240]	@ (8003780 <HAL_DMA_Abort+0x214>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d072      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a3a      	ldr	r2, [pc, #232]	@ (8003784 <HAL_DMA_Abort+0x218>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d06d      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a39      	ldr	r2, [pc, #228]	@ (8003788 <HAL_DMA_Abort+0x21c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d068      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a37      	ldr	r2, [pc, #220]	@ (800378c <HAL_DMA_Abort+0x220>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d063      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a36      	ldr	r2, [pc, #216]	@ (8003790 <HAL_DMA_Abort+0x224>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d05e      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a34      	ldr	r2, [pc, #208]	@ (8003794 <HAL_DMA_Abort+0x228>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d059      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a33      	ldr	r2, [pc, #204]	@ (8003798 <HAL_DMA_Abort+0x22c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d054      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a31      	ldr	r2, [pc, #196]	@ (800379c <HAL_DMA_Abort+0x230>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d04f      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a30      	ldr	r2, [pc, #192]	@ (80037a0 <HAL_DMA_Abort+0x234>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d04a      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a2e      	ldr	r2, [pc, #184]	@ (80037a4 <HAL_DMA_Abort+0x238>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d045      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a2d      	ldr	r2, [pc, #180]	@ (80037a8 <HAL_DMA_Abort+0x23c>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d040      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a2b      	ldr	r2, [pc, #172]	@ (80037ac <HAL_DMA_Abort+0x240>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d03b      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a2a      	ldr	r2, [pc, #168]	@ (80037b0 <HAL_DMA_Abort+0x244>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d036      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a28      	ldr	r2, [pc, #160]	@ (80037b4 <HAL_DMA_Abort+0x248>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d031      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a27      	ldr	r2, [pc, #156]	@ (80037b8 <HAL_DMA_Abort+0x24c>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d02c      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a25      	ldr	r2, [pc, #148]	@ (80037bc <HAL_DMA_Abort+0x250>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d027      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a24      	ldr	r2, [pc, #144]	@ (80037c0 <HAL_DMA_Abort+0x254>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d022      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a22      	ldr	r2, [pc, #136]	@ (80037c4 <HAL_DMA_Abort+0x258>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d01d      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a21      	ldr	r2, [pc, #132]	@ (80037c8 <HAL_DMA_Abort+0x25c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d018      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a1f      	ldr	r2, [pc, #124]	@ (80037cc <HAL_DMA_Abort+0x260>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d013      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1e      	ldr	r2, [pc, #120]	@ (80037d0 <HAL_DMA_Abort+0x264>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00e      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1c      	ldr	r2, [pc, #112]	@ (80037d4 <HAL_DMA_Abort+0x268>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d009      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1b      	ldr	r2, [pc, #108]	@ (80037d8 <HAL_DMA_Abort+0x26c>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d004      	beq.n	800377a <HAL_DMA_Abort+0x20e>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a19      	ldr	r2, [pc, #100]	@ (80037dc <HAL_DMA_Abort+0x270>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d132      	bne.n	80037e0 <HAL_DMA_Abort+0x274>
 800377a:	2301      	movs	r3, #1
 800377c:	e031      	b.n	80037e2 <HAL_DMA_Abort+0x276>
 800377e:	bf00      	nop
 8003780:	40020010 	.word	0x40020010
 8003784:	40020028 	.word	0x40020028
 8003788:	40020040 	.word	0x40020040
 800378c:	40020058 	.word	0x40020058
 8003790:	40020070 	.word	0x40020070
 8003794:	40020088 	.word	0x40020088
 8003798:	400200a0 	.word	0x400200a0
 800379c:	400200b8 	.word	0x400200b8
 80037a0:	40020410 	.word	0x40020410
 80037a4:	40020428 	.word	0x40020428
 80037a8:	40020440 	.word	0x40020440
 80037ac:	40020458 	.word	0x40020458
 80037b0:	40020470 	.word	0x40020470
 80037b4:	40020488 	.word	0x40020488
 80037b8:	400204a0 	.word	0x400204a0
 80037bc:	400204b8 	.word	0x400204b8
 80037c0:	58025408 	.word	0x58025408
 80037c4:	5802541c 	.word	0x5802541c
 80037c8:	58025430 	.word	0x58025430
 80037cc:	58025444 	.word	0x58025444
 80037d0:	58025458 	.word	0x58025458
 80037d4:	5802546c 	.word	0x5802546c
 80037d8:	58025480 	.word	0x58025480
 80037dc:	58025494 	.word	0x58025494
 80037e0:	2300      	movs	r3, #0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d007      	beq.n	80037f6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a6d      	ldr	r2, [pc, #436]	@ (80039b0 <HAL_DMA_Abort+0x444>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d04a      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a6b      	ldr	r2, [pc, #428]	@ (80039b4 <HAL_DMA_Abort+0x448>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d045      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a6a      	ldr	r2, [pc, #424]	@ (80039b8 <HAL_DMA_Abort+0x44c>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d040      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a68      	ldr	r2, [pc, #416]	@ (80039bc <HAL_DMA_Abort+0x450>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d03b      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a67      	ldr	r2, [pc, #412]	@ (80039c0 <HAL_DMA_Abort+0x454>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d036      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a65      	ldr	r2, [pc, #404]	@ (80039c4 <HAL_DMA_Abort+0x458>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d031      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a64      	ldr	r2, [pc, #400]	@ (80039c8 <HAL_DMA_Abort+0x45c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d02c      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a62      	ldr	r2, [pc, #392]	@ (80039cc <HAL_DMA_Abort+0x460>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d027      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a61      	ldr	r2, [pc, #388]	@ (80039d0 <HAL_DMA_Abort+0x464>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d022      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a5f      	ldr	r2, [pc, #380]	@ (80039d4 <HAL_DMA_Abort+0x468>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d01d      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a5e      	ldr	r2, [pc, #376]	@ (80039d8 <HAL_DMA_Abort+0x46c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d018      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a5c      	ldr	r2, [pc, #368]	@ (80039dc <HAL_DMA_Abort+0x470>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d013      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a5b      	ldr	r2, [pc, #364]	@ (80039e0 <HAL_DMA_Abort+0x474>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00e      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a59      	ldr	r2, [pc, #356]	@ (80039e4 <HAL_DMA_Abort+0x478>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d009      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a58      	ldr	r2, [pc, #352]	@ (80039e8 <HAL_DMA_Abort+0x47c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d004      	beq.n	8003896 <HAL_DMA_Abort+0x32a>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a56      	ldr	r2, [pc, #344]	@ (80039ec <HAL_DMA_Abort+0x480>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d108      	bne.n	80038a8 <HAL_DMA_Abort+0x33c>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0201 	bic.w	r2, r2, #1
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	e007      	b.n	80038b8 <HAL_DMA_Abort+0x34c>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0201 	bic.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80038b8:	e013      	b.n	80038e2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038ba:	f7ff fd6b 	bl	8003394 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b05      	cmp	r3, #5
 80038c6:	d90c      	bls.n	80038e2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2220      	movs	r2, #32
 80038cc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2203      	movs	r2, #3
 80038d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e12d      	b.n	8003b3e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1e5      	bne.n	80038ba <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a2f      	ldr	r2, [pc, #188]	@ (80039b0 <HAL_DMA_Abort+0x444>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d04a      	beq.n	800398e <HAL_DMA_Abort+0x422>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a2d      	ldr	r2, [pc, #180]	@ (80039b4 <HAL_DMA_Abort+0x448>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d045      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a2c      	ldr	r2, [pc, #176]	@ (80039b8 <HAL_DMA_Abort+0x44c>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d040      	beq.n	800398e <HAL_DMA_Abort+0x422>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a2a      	ldr	r2, [pc, #168]	@ (80039bc <HAL_DMA_Abort+0x450>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d03b      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a29      	ldr	r2, [pc, #164]	@ (80039c0 <HAL_DMA_Abort+0x454>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d036      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a27      	ldr	r2, [pc, #156]	@ (80039c4 <HAL_DMA_Abort+0x458>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d031      	beq.n	800398e <HAL_DMA_Abort+0x422>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a26      	ldr	r2, [pc, #152]	@ (80039c8 <HAL_DMA_Abort+0x45c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d02c      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a24      	ldr	r2, [pc, #144]	@ (80039cc <HAL_DMA_Abort+0x460>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d027      	beq.n	800398e <HAL_DMA_Abort+0x422>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a23      	ldr	r2, [pc, #140]	@ (80039d0 <HAL_DMA_Abort+0x464>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d022      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a21      	ldr	r2, [pc, #132]	@ (80039d4 <HAL_DMA_Abort+0x468>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01d      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a20      	ldr	r2, [pc, #128]	@ (80039d8 <HAL_DMA_Abort+0x46c>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d018      	beq.n	800398e <HAL_DMA_Abort+0x422>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a1e      	ldr	r2, [pc, #120]	@ (80039dc <HAL_DMA_Abort+0x470>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d013      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a1d      	ldr	r2, [pc, #116]	@ (80039e0 <HAL_DMA_Abort+0x474>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d00e      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a1b      	ldr	r2, [pc, #108]	@ (80039e4 <HAL_DMA_Abort+0x478>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d009      	beq.n	800398e <HAL_DMA_Abort+0x422>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a1a      	ldr	r2, [pc, #104]	@ (80039e8 <HAL_DMA_Abort+0x47c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d004      	beq.n	800398e <HAL_DMA_Abort+0x422>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a18      	ldr	r2, [pc, #96]	@ (80039ec <HAL_DMA_Abort+0x480>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d101      	bne.n	8003992 <HAL_DMA_Abort+0x426>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_DMA_Abort+0x428>
 8003992:	2300      	movs	r3, #0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d02b      	beq.n	80039f0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a2:	f003 031f 	and.w	r3, r3, #31
 80039a6:	223f      	movs	r2, #63	@ 0x3f
 80039a8:	409a      	lsls	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	609a      	str	r2, [r3, #8]
 80039ae:	e02a      	b.n	8003a06 <HAL_DMA_Abort+0x49a>
 80039b0:	40020010 	.word	0x40020010
 80039b4:	40020028 	.word	0x40020028
 80039b8:	40020040 	.word	0x40020040
 80039bc:	40020058 	.word	0x40020058
 80039c0:	40020070 	.word	0x40020070
 80039c4:	40020088 	.word	0x40020088
 80039c8:	400200a0 	.word	0x400200a0
 80039cc:	400200b8 	.word	0x400200b8
 80039d0:	40020410 	.word	0x40020410
 80039d4:	40020428 	.word	0x40020428
 80039d8:	40020440 	.word	0x40020440
 80039dc:	40020458 	.word	0x40020458
 80039e0:	40020470 	.word	0x40020470
 80039e4:	40020488 	.word	0x40020488
 80039e8:	400204a0 	.word	0x400204a0
 80039ec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	f003 031f 	and.w	r3, r3, #31
 80039fe:	2201      	movs	r2, #1
 8003a00:	409a      	lsls	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a4f      	ldr	r2, [pc, #316]	@ (8003b48 <HAL_DMA_Abort+0x5dc>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d072      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a4d      	ldr	r2, [pc, #308]	@ (8003b4c <HAL_DMA_Abort+0x5e0>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d06d      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a4c      	ldr	r2, [pc, #304]	@ (8003b50 <HAL_DMA_Abort+0x5e4>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d068      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a4a      	ldr	r2, [pc, #296]	@ (8003b54 <HAL_DMA_Abort+0x5e8>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d063      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a49      	ldr	r2, [pc, #292]	@ (8003b58 <HAL_DMA_Abort+0x5ec>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d05e      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a47      	ldr	r2, [pc, #284]	@ (8003b5c <HAL_DMA_Abort+0x5f0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d059      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a46      	ldr	r2, [pc, #280]	@ (8003b60 <HAL_DMA_Abort+0x5f4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d054      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a44      	ldr	r2, [pc, #272]	@ (8003b64 <HAL_DMA_Abort+0x5f8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d04f      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a43      	ldr	r2, [pc, #268]	@ (8003b68 <HAL_DMA_Abort+0x5fc>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d04a      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a41      	ldr	r2, [pc, #260]	@ (8003b6c <HAL_DMA_Abort+0x600>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d045      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a40      	ldr	r2, [pc, #256]	@ (8003b70 <HAL_DMA_Abort+0x604>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d040      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a3e      	ldr	r2, [pc, #248]	@ (8003b74 <HAL_DMA_Abort+0x608>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d03b      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a3d      	ldr	r2, [pc, #244]	@ (8003b78 <HAL_DMA_Abort+0x60c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d036      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b7c <HAL_DMA_Abort+0x610>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d031      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a3a      	ldr	r2, [pc, #232]	@ (8003b80 <HAL_DMA_Abort+0x614>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d02c      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a38      	ldr	r2, [pc, #224]	@ (8003b84 <HAL_DMA_Abort+0x618>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d027      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a37      	ldr	r2, [pc, #220]	@ (8003b88 <HAL_DMA_Abort+0x61c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d022      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a35      	ldr	r2, [pc, #212]	@ (8003b8c <HAL_DMA_Abort+0x620>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01d      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a34      	ldr	r2, [pc, #208]	@ (8003b90 <HAL_DMA_Abort+0x624>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d018      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a32      	ldr	r2, [pc, #200]	@ (8003b94 <HAL_DMA_Abort+0x628>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d013      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a31      	ldr	r2, [pc, #196]	@ (8003b98 <HAL_DMA_Abort+0x62c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d00e      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a2f      	ldr	r2, [pc, #188]	@ (8003b9c <HAL_DMA_Abort+0x630>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d009      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba0 <HAL_DMA_Abort+0x634>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d004      	beq.n	8003af6 <HAL_DMA_Abort+0x58a>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2c      	ldr	r2, [pc, #176]	@ (8003ba4 <HAL_DMA_Abort+0x638>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d101      	bne.n	8003afa <HAL_DMA_Abort+0x58e>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <HAL_DMA_Abort+0x590>
 8003afa:	2300      	movs	r3, #0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d015      	beq.n	8003b2c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b08:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00c      	beq.n	8003b2c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b20:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b2a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40020010 	.word	0x40020010
 8003b4c:	40020028 	.word	0x40020028
 8003b50:	40020040 	.word	0x40020040
 8003b54:	40020058 	.word	0x40020058
 8003b58:	40020070 	.word	0x40020070
 8003b5c:	40020088 	.word	0x40020088
 8003b60:	400200a0 	.word	0x400200a0
 8003b64:	400200b8 	.word	0x400200b8
 8003b68:	40020410 	.word	0x40020410
 8003b6c:	40020428 	.word	0x40020428
 8003b70:	40020440 	.word	0x40020440
 8003b74:	40020458 	.word	0x40020458
 8003b78:	40020470 	.word	0x40020470
 8003b7c:	40020488 	.word	0x40020488
 8003b80:	400204a0 	.word	0x400204a0
 8003b84:	400204b8 	.word	0x400204b8
 8003b88:	58025408 	.word	0x58025408
 8003b8c:	5802541c 	.word	0x5802541c
 8003b90:	58025430 	.word	0x58025430
 8003b94:	58025444 	.word	0x58025444
 8003b98:	58025458 	.word	0x58025458
 8003b9c:	5802546c 	.word	0x5802546c
 8003ba0:	58025480 	.word	0x58025480
 8003ba4:	58025494 	.word	0x58025494

08003ba8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e237      	b.n	800402a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d004      	beq.n	8003bd0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2280      	movs	r2, #128	@ 0x80
 8003bca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e22c      	b.n	800402a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a5c      	ldr	r2, [pc, #368]	@ (8003d48 <HAL_DMA_Abort_IT+0x1a0>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d04a      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a5b      	ldr	r2, [pc, #364]	@ (8003d4c <HAL_DMA_Abort_IT+0x1a4>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d045      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a59      	ldr	r2, [pc, #356]	@ (8003d50 <HAL_DMA_Abort_IT+0x1a8>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d040      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a58      	ldr	r2, [pc, #352]	@ (8003d54 <HAL_DMA_Abort_IT+0x1ac>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d03b      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a56      	ldr	r2, [pc, #344]	@ (8003d58 <HAL_DMA_Abort_IT+0x1b0>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d036      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a55      	ldr	r2, [pc, #340]	@ (8003d5c <HAL_DMA_Abort_IT+0x1b4>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d031      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a53      	ldr	r2, [pc, #332]	@ (8003d60 <HAL_DMA_Abort_IT+0x1b8>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d02c      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a52      	ldr	r2, [pc, #328]	@ (8003d64 <HAL_DMA_Abort_IT+0x1bc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d027      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a50      	ldr	r2, [pc, #320]	@ (8003d68 <HAL_DMA_Abort_IT+0x1c0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d022      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a4f      	ldr	r2, [pc, #316]	@ (8003d6c <HAL_DMA_Abort_IT+0x1c4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d01d      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a4d      	ldr	r2, [pc, #308]	@ (8003d70 <HAL_DMA_Abort_IT+0x1c8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d018      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a4c      	ldr	r2, [pc, #304]	@ (8003d74 <HAL_DMA_Abort_IT+0x1cc>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d013      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8003d78 <HAL_DMA_Abort_IT+0x1d0>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d00e      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a49      	ldr	r2, [pc, #292]	@ (8003d7c <HAL_DMA_Abort_IT+0x1d4>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d009      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a47      	ldr	r2, [pc, #284]	@ (8003d80 <HAL_DMA_Abort_IT+0x1d8>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d004      	beq.n	8003c70 <HAL_DMA_Abort_IT+0xc8>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a46      	ldr	r2, [pc, #280]	@ (8003d84 <HAL_DMA_Abort_IT+0x1dc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d101      	bne.n	8003c74 <HAL_DMA_Abort_IT+0xcc>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <HAL_DMA_Abort_IT+0xce>
 8003c74:	2300      	movs	r3, #0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 8086 	beq.w	8003d88 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2204      	movs	r2, #4
 8003c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a2f      	ldr	r2, [pc, #188]	@ (8003d48 <HAL_DMA_Abort_IT+0x1a0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d04a      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a2e      	ldr	r2, [pc, #184]	@ (8003d4c <HAL_DMA_Abort_IT+0x1a4>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d045      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8003d50 <HAL_DMA_Abort_IT+0x1a8>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d040      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8003d54 <HAL_DMA_Abort_IT+0x1ac>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d03b      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a29      	ldr	r2, [pc, #164]	@ (8003d58 <HAL_DMA_Abort_IT+0x1b0>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d036      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a28      	ldr	r2, [pc, #160]	@ (8003d5c <HAL_DMA_Abort_IT+0x1b4>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d031      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a26      	ldr	r2, [pc, #152]	@ (8003d60 <HAL_DMA_Abort_IT+0x1b8>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d02c      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a25      	ldr	r2, [pc, #148]	@ (8003d64 <HAL_DMA_Abort_IT+0x1bc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d027      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a23      	ldr	r2, [pc, #140]	@ (8003d68 <HAL_DMA_Abort_IT+0x1c0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d022      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a22      	ldr	r2, [pc, #136]	@ (8003d6c <HAL_DMA_Abort_IT+0x1c4>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d01d      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a20      	ldr	r2, [pc, #128]	@ (8003d70 <HAL_DMA_Abort_IT+0x1c8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d018      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d74 <HAL_DMA_Abort_IT+0x1cc>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d013      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a1d      	ldr	r2, [pc, #116]	@ (8003d78 <HAL_DMA_Abort_IT+0x1d0>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d00e      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003d7c <HAL_DMA_Abort_IT+0x1d4>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d009      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a1a      	ldr	r2, [pc, #104]	@ (8003d80 <HAL_DMA_Abort_IT+0x1d8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d004      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x17c>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a19      	ldr	r2, [pc, #100]	@ (8003d84 <HAL_DMA_Abort_IT+0x1dc>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d108      	bne.n	8003d36 <HAL_DMA_Abort_IT+0x18e>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	e178      	b.n	8004028 <HAL_DMA_Abort_IT+0x480>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0201 	bic.w	r2, r2, #1
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	e16f      	b.n	8004028 <HAL_DMA_Abort_IT+0x480>
 8003d48:	40020010 	.word	0x40020010
 8003d4c:	40020028 	.word	0x40020028
 8003d50:	40020040 	.word	0x40020040
 8003d54:	40020058 	.word	0x40020058
 8003d58:	40020070 	.word	0x40020070
 8003d5c:	40020088 	.word	0x40020088
 8003d60:	400200a0 	.word	0x400200a0
 8003d64:	400200b8 	.word	0x400200b8
 8003d68:	40020410 	.word	0x40020410
 8003d6c:	40020428 	.word	0x40020428
 8003d70:	40020440 	.word	0x40020440
 8003d74:	40020458 	.word	0x40020458
 8003d78:	40020470 	.word	0x40020470
 8003d7c:	40020488 	.word	0x40020488
 8003d80:	400204a0 	.word	0x400204a0
 8003d84:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 020e 	bic.w	r2, r2, #14
 8003d96:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a6c      	ldr	r2, [pc, #432]	@ (8003f50 <HAL_DMA_Abort_IT+0x3a8>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d04a      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a6b      	ldr	r2, [pc, #428]	@ (8003f54 <HAL_DMA_Abort_IT+0x3ac>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d045      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a69      	ldr	r2, [pc, #420]	@ (8003f58 <HAL_DMA_Abort_IT+0x3b0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d040      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a68      	ldr	r2, [pc, #416]	@ (8003f5c <HAL_DMA_Abort_IT+0x3b4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d03b      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a66      	ldr	r2, [pc, #408]	@ (8003f60 <HAL_DMA_Abort_IT+0x3b8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d036      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a65      	ldr	r2, [pc, #404]	@ (8003f64 <HAL_DMA_Abort_IT+0x3bc>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d031      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a63      	ldr	r2, [pc, #396]	@ (8003f68 <HAL_DMA_Abort_IT+0x3c0>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d02c      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a62      	ldr	r2, [pc, #392]	@ (8003f6c <HAL_DMA_Abort_IT+0x3c4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d027      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a60      	ldr	r2, [pc, #384]	@ (8003f70 <HAL_DMA_Abort_IT+0x3c8>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d022      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a5f      	ldr	r2, [pc, #380]	@ (8003f74 <HAL_DMA_Abort_IT+0x3cc>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d01d      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a5d      	ldr	r2, [pc, #372]	@ (8003f78 <HAL_DMA_Abort_IT+0x3d0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d018      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a5c      	ldr	r2, [pc, #368]	@ (8003f7c <HAL_DMA_Abort_IT+0x3d4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d013      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a5a      	ldr	r2, [pc, #360]	@ (8003f80 <HAL_DMA_Abort_IT+0x3d8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00e      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a59      	ldr	r2, [pc, #356]	@ (8003f84 <HAL_DMA_Abort_IT+0x3dc>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d009      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a57      	ldr	r2, [pc, #348]	@ (8003f88 <HAL_DMA_Abort_IT+0x3e0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d004      	beq.n	8003e38 <HAL_DMA_Abort_IT+0x290>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a56      	ldr	r2, [pc, #344]	@ (8003f8c <HAL_DMA_Abort_IT+0x3e4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d108      	bne.n	8003e4a <HAL_DMA_Abort_IT+0x2a2>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0201 	bic.w	r2, r2, #1
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	e007      	b.n	8003e5a <HAL_DMA_Abort_IT+0x2b2>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 0201 	bic.w	r2, r2, #1
 8003e58:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a3c      	ldr	r2, [pc, #240]	@ (8003f50 <HAL_DMA_Abort_IT+0x3a8>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d072      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a3a      	ldr	r2, [pc, #232]	@ (8003f54 <HAL_DMA_Abort_IT+0x3ac>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d06d      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a39      	ldr	r2, [pc, #228]	@ (8003f58 <HAL_DMA_Abort_IT+0x3b0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d068      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a37      	ldr	r2, [pc, #220]	@ (8003f5c <HAL_DMA_Abort_IT+0x3b4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d063      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a36      	ldr	r2, [pc, #216]	@ (8003f60 <HAL_DMA_Abort_IT+0x3b8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d05e      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a34      	ldr	r2, [pc, #208]	@ (8003f64 <HAL_DMA_Abort_IT+0x3bc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d059      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a33      	ldr	r2, [pc, #204]	@ (8003f68 <HAL_DMA_Abort_IT+0x3c0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d054      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a31      	ldr	r2, [pc, #196]	@ (8003f6c <HAL_DMA_Abort_IT+0x3c4>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d04f      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a30      	ldr	r2, [pc, #192]	@ (8003f70 <HAL_DMA_Abort_IT+0x3c8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d04a      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8003f74 <HAL_DMA_Abort_IT+0x3cc>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d045      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a2d      	ldr	r2, [pc, #180]	@ (8003f78 <HAL_DMA_Abort_IT+0x3d0>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d040      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8003f7c <HAL_DMA_Abort_IT+0x3d4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d03b      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a2a      	ldr	r2, [pc, #168]	@ (8003f80 <HAL_DMA_Abort_IT+0x3d8>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d036      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a28      	ldr	r2, [pc, #160]	@ (8003f84 <HAL_DMA_Abort_IT+0x3dc>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d031      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a27      	ldr	r2, [pc, #156]	@ (8003f88 <HAL_DMA_Abort_IT+0x3e0>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d02c      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a25      	ldr	r2, [pc, #148]	@ (8003f8c <HAL_DMA_Abort_IT+0x3e4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d027      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a24      	ldr	r2, [pc, #144]	@ (8003f90 <HAL_DMA_Abort_IT+0x3e8>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d022      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a22      	ldr	r2, [pc, #136]	@ (8003f94 <HAL_DMA_Abort_IT+0x3ec>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01d      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a21      	ldr	r2, [pc, #132]	@ (8003f98 <HAL_DMA_Abort_IT+0x3f0>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d018      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f9c <HAL_DMA_Abort_IT+0x3f4>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d013      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a1e      	ldr	r2, [pc, #120]	@ (8003fa0 <HAL_DMA_Abort_IT+0x3f8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00e      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa4 <HAL_DMA_Abort_IT+0x3fc>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d009      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fa8 <HAL_DMA_Abort_IT+0x400>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d004      	beq.n	8003f4a <HAL_DMA_Abort_IT+0x3a2>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a19      	ldr	r2, [pc, #100]	@ (8003fac <HAL_DMA_Abort_IT+0x404>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d132      	bne.n	8003fb0 <HAL_DMA_Abort_IT+0x408>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e031      	b.n	8003fb2 <HAL_DMA_Abort_IT+0x40a>
 8003f4e:	bf00      	nop
 8003f50:	40020010 	.word	0x40020010
 8003f54:	40020028 	.word	0x40020028
 8003f58:	40020040 	.word	0x40020040
 8003f5c:	40020058 	.word	0x40020058
 8003f60:	40020070 	.word	0x40020070
 8003f64:	40020088 	.word	0x40020088
 8003f68:	400200a0 	.word	0x400200a0
 8003f6c:	400200b8 	.word	0x400200b8
 8003f70:	40020410 	.word	0x40020410
 8003f74:	40020428 	.word	0x40020428
 8003f78:	40020440 	.word	0x40020440
 8003f7c:	40020458 	.word	0x40020458
 8003f80:	40020470 	.word	0x40020470
 8003f84:	40020488 	.word	0x40020488
 8003f88:	400204a0 	.word	0x400204a0
 8003f8c:	400204b8 	.word	0x400204b8
 8003f90:	58025408 	.word	0x58025408
 8003f94:	5802541c 	.word	0x5802541c
 8003f98:	58025430 	.word	0x58025430
 8003f9c:	58025444 	.word	0x58025444
 8003fa0:	58025458 	.word	0x58025458
 8003fa4:	5802546c 	.word	0x5802546c
 8003fa8:	58025480 	.word	0x58025480
 8003fac:	58025494 	.word	0x58025494
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d028      	beq.n	8004008 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fc4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd0:	f003 031f 	and.w	r3, r3, #31
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	409a      	lsls	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003fe4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00c      	beq.n	8004008 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ff8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ffc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004006:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop

08004034 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b098      	sub	sp, #96	@ 0x60
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800403c:	4a84      	ldr	r2, [pc, #528]	@ (8004250 <HAL_FDCAN_Init+0x21c>)
 800403e:	f107 030c 	add.w	r3, r7, #12
 8004042:	4611      	mov	r1, r2
 8004044:	224c      	movs	r2, #76	@ 0x4c
 8004046:	4618      	mov	r0, r3
 8004048:	f00c fd5a 	bl	8010b00 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e1c6      	b.n	80043e4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a7e      	ldr	r2, [pc, #504]	@ (8004254 <HAL_FDCAN_Init+0x220>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d106      	bne.n	800406e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004068:	461a      	mov	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fe f93a 	bl	80022fc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699a      	ldr	r2, [r3, #24]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0210 	bic.w	r2, r2, #16
 8004096:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004098:	f7ff f97c 	bl	8003394 <HAL_GetTick>
 800409c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800409e:	e014      	b.n	80040ca <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80040a0:	f7ff f978 	bl	8003394 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b0a      	cmp	r3, #10
 80040ac:	d90d      	bls.n	80040ca <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040b4:	f043 0201 	orr.w	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2203      	movs	r2, #3
 80040c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e18c      	b.n	80043e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f003 0308 	and.w	r3, r3, #8
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d0e3      	beq.n	80040a0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	699a      	ldr	r2, [r3, #24]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0201 	orr.w	r2, r2, #1
 80040e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040e8:	f7ff f954 	bl	8003394 <HAL_GetTick>
 80040ec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80040ee:	e014      	b.n	800411a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80040f0:	f7ff f950 	bl	8003394 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b0a      	cmp	r3, #10
 80040fc:	d90d      	bls.n	800411a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004104:	f043 0201 	orr.w	r2, r3, #1
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2203      	movs	r2, #3
 8004112:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e164      	b.n	80043e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0e3      	beq.n	80040f0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699a      	ldr	r2, [r3, #24]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0202 	orr.w	r2, r2, #2
 8004136:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	7c1b      	ldrb	r3, [r3, #16]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d108      	bne.n	8004152 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699a      	ldr	r2, [r3, #24]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800414e:	619a      	str	r2, [r3, #24]
 8004150:	e007      	b.n	8004162 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699a      	ldr	r2, [r3, #24]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004160:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	7c5b      	ldrb	r3, [r3, #17]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d108      	bne.n	800417c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	699a      	ldr	r2, [r3, #24]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004178:	619a      	str	r2, [r3, #24]
 800417a:	e007      	b.n	800418c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699a      	ldr	r2, [r3, #24]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800418a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	7c9b      	ldrb	r3, [r3, #18]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d108      	bne.n	80041a6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699a      	ldr	r2, [r3, #24]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041a2:	619a      	str	r2, [r3, #24]
 80041a4:	e007      	b.n	80041b6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699a      	ldr	r2, [r3, #24]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041b4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80041da:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0210 	bic.w	r2, r2, #16
 80041ea:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d108      	bne.n	8004206 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0204 	orr.w	r2, r2, #4
 8004202:	619a      	str	r2, [r3, #24]
 8004204:	e030      	b.n	8004268 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d02c      	beq.n	8004268 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d020      	beq.n	8004258 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699a      	ldr	r2, [r3, #24]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004224:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f042 0210 	orr.w	r2, r2, #16
 8004234:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	2b03      	cmp	r3, #3
 800423c:	d114      	bne.n	8004268 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	699a      	ldr	r2, [r3, #24]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f042 0220 	orr.w	r2, r2, #32
 800424c:	619a      	str	r2, [r3, #24]
 800424e:	e00b      	b.n	8004268 <HAL_FDCAN_Init+0x234>
 8004250:	0801152c 	.word	0x0801152c
 8004254:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	699a      	ldr	r2, [r3, #24]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0220 	orr.w	r2, r2, #32
 8004266:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	3b01      	subs	r3, #1
 800426e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	3b01      	subs	r3, #1
 8004276:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004278:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004280:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	3b01      	subs	r3, #1
 800428a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004290:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004292:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800429c:	d115      	bne.n	80042ca <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	3b01      	subs	r3, #1
 80042aa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042ac:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b2:	3b01      	subs	r3, #1
 80042b4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042b6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	3b01      	subs	r3, #1
 80042c0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042c6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042c8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00a      	beq.n	80042e8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f0:	4413      	add	r3, r2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d011      	beq.n	800431a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80042fe:	f023 0107 	bic.w	r1, r3, #7
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	3360      	adds	r3, #96	@ 0x60
 800430a:	443b      	add	r3, r7
 800430c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431e:	2b00      	cmp	r3, #0
 8004320:	d011      	beq.n	8004346 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800432a:	f023 0107 	bic.w	r1, r3, #7
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	3360      	adds	r3, #96	@ 0x60
 8004336:	443b      	add	r3, r7
 8004338:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	430a      	orrs	r2, r1
 8004342:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800434a:	2b00      	cmp	r3, #0
 800434c:	d012      	beq.n	8004374 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004356:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	3360      	adds	r3, #96	@ 0x60
 8004362:	443b      	add	r3, r7
 8004364:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004368:	011a      	lsls	r2, r3, #4
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004378:	2b00      	cmp	r3, #0
 800437a:	d012      	beq.n	80043a2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004384:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	3360      	adds	r3, #96	@ 0x60
 8004390:	443b      	add	r3, r7
 8004392:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004396:	021a      	lsls	r2, r3, #8
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a11      	ldr	r2, [pc, #68]	@ (80043ec <HAL_FDCAN_Init+0x3b8>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d107      	bne.n	80043bc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f022 0203 	bic.w	r2, r2, #3
 80043ba:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fe71 	bl	80050bc <FDCAN_CalcultateRamBlockAddresses>
 80043da:	4603      	mov	r3, r0
 80043dc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80043e0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3760      	adds	r7, #96	@ 0x60
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	4000a000 	.word	0x4000a000

080043f0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004400:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d002      	beq.n	800440e <HAL_FDCAN_ConfigFilter+0x1e>
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	2b02      	cmp	r3, #2
 800440c:	d157      	bne.n	80044be <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d12b      	bne.n	800446e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	2b07      	cmp	r3, #7
 800441c:	d10d      	bne.n	800443a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800442a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004430:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004432:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	e00e      	b.n	8004458 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004446:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800444e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004454:	4313      	orrs	r3, r2
 8004456:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	e025      	b.n	80044ba <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	075a      	lsls	r2, r3, #29
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b07      	cmp	r3, #7
 8004482:	d103      	bne.n	800448c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	613b      	str	r3, [r7, #16]
 800448a:	e006      	b.n	800449a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	079a      	lsls	r2, r3, #30
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	4313      	orrs	r3, r2
 8004498:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	4413      	add	r3, r2
 80044a6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	3304      	adds	r3, #4
 80044b2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80044ba:	2300      	movs	r3, #0
 80044bc:	e008      	b.n	80044d0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044c4:	f043 0202 	orr.w	r2, r3, #2
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
  }
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d110      	bne.n	8004518 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80044fe:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004504:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004510:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004514:	2300      	movs	r3, #0
 8004516:	e008      	b.n	800452a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800451e:	f043 0204 	orr.w	r2, r3, #4
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
  }
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8004536:	b480      	push	{r7}
 8004538:	b085      	sub	sp, #20
 800453a:	af00      	add	r7, sp, #0
 800453c:	60f8      	str	r0, [r7, #12]
 800453e:	60b9      	str	r1, [r7, #8]
 8004540:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b01      	cmp	r3, #1
 800454c:	d130      	bne.n	80045b0 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10d      	bne.n	8004570 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800455c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	061a      	lsls	r2, r3, #24
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800456e:	e01d      	b.n	80045ac <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d10d      	bne.n	8004592 <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800457e:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	061a      	lsls	r2, r3, #24
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8004590:	e00c      	b.n	80045ac <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800459a:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	061a      	lsls	r2, r3, #24
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e008      	b.n	80045c2 <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045b6:	f043 0204 	orr.w	r2, r3, #4
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
  }
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d111      	bne.n	8004606 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	699a      	ldr	r2, [r3, #24]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	e008      	b.n	8004618 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800460c:	f043 0204 	orr.w	r2, r3, #4
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
  }
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d141      	bne.n	80046c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004644:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d109      	bne.n	8004660 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004652:	f043 0220 	orr.w	r2, r3, #32
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e038      	b.n	80046d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d009      	beq.n	8004684 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004676:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e026      	b.n	80046d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800468c:	0c1b      	lsrs	r3, r3, #16
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 fe94 	bl	80053c8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2101      	movs	r1, #1
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	fa01 f202 	lsl.w	r2, r1, r2
 80046ac:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80046b0:	2201      	movs	r2, #1
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	409a      	lsls	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80046bc:	2300      	movs	r3, #0
 80046be:	e008      	b.n	80046d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046c6:	f043 0208 	orr.w	r2, r3, #8
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
  }
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80046dc:	b480      	push	{r7}
 80046de:	b08b      	sub	sp, #44	@ 0x2c
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80046ea:	2300      	movs	r3, #0
 80046ec:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80046f4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80046f6:	7efb      	ldrb	r3, [r7, #27]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	f040 8149 	bne.w	8004990 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2b40      	cmp	r3, #64	@ 0x40
 8004702:	d14c      	bne.n	800479e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800470c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d109      	bne.n	8004728 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800471a:	f043 0220 	orr.w	r2, r3, #32
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e13c      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004730:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004734:	2b00      	cmp	r3, #0
 8004736:	d109      	bne.n	800474c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800473e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e12a      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004758:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800475c:	d10a      	bne.n	8004774 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004766:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800476a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800476e:	d101      	bne.n	8004774 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004770:	2301      	movs	r3, #1
 8004772:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800477c:	0a1b      	lsrs	r3, r3, #8
 800477e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004782:	69fa      	ldr	r2, [r7, #28]
 8004784:	4413      	add	r3, r2
 8004786:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004790:	69f9      	ldr	r1, [r7, #28]
 8004792:	fb01 f303 	mul.w	r3, r1, r3
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24
 800479c:	e068      	b.n	8004870 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b41      	cmp	r3, #65	@ 0x41
 80047a2:	d14c      	bne.n	800483e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047ac:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0ec      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d109      	bne.n	80047ec <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0da      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047fc:	d10a      	bne.n	8004814 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004806:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800480a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800480e:	d101      	bne.n	8004814 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004810:	2301      	movs	r3, #1
 8004812:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800481c:	0a1b      	lsrs	r3, r3, #8
 800481e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	4413      	add	r3, r2
 8004826:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004830:	69f9      	ldr	r1, [r7, #28]
 8004832:	fb01 f303 	mul.w	r3, r1, r3
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24
 800483c:	e018      	b.n	8004870 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	429a      	cmp	r2, r3
 8004846:	d309      	bcc.n	800485c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800484e:	f043 0220 	orr.w	r2, r3, #32
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e0a2      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	fb01 f303 	mul.w	r3, r1, r3
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4413      	add	r3, r2
 800486e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d107      	bne.n	8004894 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	0c9b      	lsrs	r3, r3, #18
 800488a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	e005      	b.n	80048a0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	3304      	adds	r3, #4
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	0c1b      	lsrs	r3, r3, #16
 80048ce:	f003 020f 	and.w	r2, r3, #15
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80048e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	0e1b      	lsrs	r3, r3, #24
 80048f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	0fda      	lsrs	r2, r3, #31
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	3304      	adds	r3, #4
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004910:	2300      	movs	r3, #0
 8004912:	623b      	str	r3, [r7, #32]
 8004914:	e00a      	b.n	800492c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	6a3b      	ldr	r3, [r7, #32]
 800491a:	441a      	add	r2, r3
 800491c:	6839      	ldr	r1, [r7, #0]
 800491e:	6a3b      	ldr	r3, [r7, #32]
 8004920:	440b      	add	r3, r1
 8004922:	7812      	ldrb	r2, [r2, #0]
 8004924:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	3301      	adds	r3, #1
 800492a:	623b      	str	r3, [r7, #32]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	4a1f      	ldr	r2, [pc, #124]	@ (80049b0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8004932:	5cd3      	ldrb	r3, [r2, r3]
 8004934:	461a      	mov	r2, r3
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	4293      	cmp	r3, r2
 800493a:	d3ec      	bcc.n	8004916 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b40      	cmp	r3, #64	@ 0x40
 8004940:	d105      	bne.n	800494e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69fa      	ldr	r2, [r7, #28]
 8004948:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800494c:	e01e      	b.n	800498c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2b41      	cmp	r3, #65	@ 0x41
 8004952:	d105      	bne.n	8004960 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	69fa      	ldr	r2, [r7, #28]
 800495a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800495e:	e015      	b.n	800498c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b1f      	cmp	r3, #31
 8004964:	d808      	bhi.n	8004978 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2101      	movs	r1, #1
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	fa01 f202 	lsl.w	r2, r1, r2
 8004972:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004976:	e009      	b.n	800498c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f003 021f 	and.w	r2, r3, #31
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2101      	movs	r1, #1
 8004984:	fa01 f202 	lsl.w	r2, r1, r2
 8004988:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	e008      	b.n	80049a2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004996:	f043 0208 	orr.w	r2, r3, #8
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
  }
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	372c      	adds	r7, #44	@ 0x2c
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	080115b8 	.word	0x080115b8

080049b4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80049c6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80049c8:	7dfb      	ldrb	r3, [r7, #23]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d002      	beq.n	80049d4 <HAL_FDCAN_ActivateNotification+0x20>
 80049ce:	7dfb      	ldrb	r3, [r7, #23]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d155      	bne.n	8004a80 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	4013      	ands	r3, r2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d108      	bne.n	80049f4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f042 0201 	orr.w	r2, r2, #1
 80049f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049f2:	e014      	b.n	8004a1e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4013      	ands	r3, r2
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d108      	bne.n	8004a16 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0202 	orr.w	r2, r2, #2
 8004a12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a14:	e003      	b.n	8004a1e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2203      	movs	r2, #3
 8004a1c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d009      	beq.n	8004a3c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d009      	beq.n	8004a5a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa0 <HAL_FDCAN_ActivateNotification+0xec>)
 8004a64:	4013      	ands	r3, r2
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	6812      	ldr	r2, [r2, #0]
 8004a6a:	430b      	orrs	r3, r1
 8004a6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004a70:	695a      	ldr	r2, [r3, #20]
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	0f9b      	lsrs	r3, r3, #30
 8004a76:	490b      	ldr	r1, [pc, #44]	@ (8004aa4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e008      	b.n	8004a92 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a86:	f043 0202 	orr.w	r2, r3, #2
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
  }
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	3fcfffff 	.word	0x3fcfffff
 8004aa4:	4000a800 	.word	0x4000a800

08004aa8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b096      	sub	sp, #88	@ 0x58
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004ab0:	4b9a      	ldr	r3, [pc, #616]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	079b      	lsls	r3, r3, #30
 8004ab6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004ab8:	4b98      	ldr	r3, [pc, #608]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	079b      	lsls	r3, r3, #30
 8004abe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aca:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004ace:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004ad8:	4013      	ands	r3, r2
 8004ada:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae2:	f003 030f 	and.w	r3, r3, #15
 8004ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004af0:	4013      	ands	r3, r2
 8004af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004afe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b08:	4013      	ands	r3, r2
 8004b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b12:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004b16:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b20:	4013      	ands	r3, r2
 8004b22:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b2a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004b2e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b38:	4013      	ands	r3, r2
 8004b3a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b4a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b4e:	0a1b      	lsrs	r3, r3, #8
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d010      	beq.n	8004b7a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5a:	0a1b      	lsrs	r3, r3, #8
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b6c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b6e:	4b6b      	ldr	r3, [pc, #428]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fa54 	bl	8005022 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b7c:	0a9b      	lsrs	r3, r3, #10
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d01d      	beq.n	8004bc2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b88:	0a9b      	lsrs	r3, r3, #10
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d017      	beq.n	8004bc2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b9a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ba4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bb4:	4b59      	ldr	r3, [pc, #356]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004bba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fa07 	bl	8004fd0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00d      	beq.n	8004be4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bce:	4b54      	ldr	r3, [pc, #336]	@ (8004d20 <HAL_FDCAN_IRQHandler+0x278>)
 8004bd0:	400b      	ands	r3, r1
 8004bd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bd4:	4a51      	ldr	r2, [pc, #324]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004bd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bd8:	0f9b      	lsrs	r3, r3, #30
 8004bda:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004bdc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f9c0 	bl	8004f64 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004be4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00d      	beq.n	8004c06 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8004d20 <HAL_FDCAN_IRQHandler+0x278>)
 8004bf2:	400b      	ands	r3, r1
 8004bf4:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bf6:	4a49      	ldr	r2, [pc, #292]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bfa:	0f9b      	lsrs	r3, r3, #30
 8004bfc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004bfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f9ba 	bl	8004f7a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00d      	beq.n	8004c28 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004c12:	4b43      	ldr	r3, [pc, #268]	@ (8004d20 <HAL_FDCAN_IRQHandler+0x278>)
 8004c14:	400b      	ands	r3, r1
 8004c16:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c18:	4a40      	ldr	r2, [pc, #256]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c1c:	0f9b      	lsrs	r3, r3, #30
 8004c1e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004c20:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fc fe32 	bl	800188c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004c34:	4b3a      	ldr	r3, [pc, #232]	@ (8004d20 <HAL_FDCAN_IRQHandler+0x278>)
 8004c36:	400b      	ands	r3, r1
 8004c38:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c3a:	4a38      	ldr	r2, [pc, #224]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c3e:	0f9b      	lsrs	r3, r3, #30
 8004c40:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004c42:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f9a3 	bl	8004f90 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8004c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c4c:	0adb      	lsrs	r3, r3, #11
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d010      	beq.n	8004c78 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8004c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c58:	0adb      	lsrs	r3, r3, #11
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f997 	bl	8004fa6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7a:	0a5b      	lsrs	r3, r3, #9
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01d      	beq.n	8004cc0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	0a5b      	lsrs	r3, r3, #9
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d017      	beq.n	8004cc0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c98:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004cb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f97d 	bl	8004fba <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cc2:	0cdb      	lsrs	r3, r3, #19
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d010      	beq.n	8004cee <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cce:	0cdb      	lsrs	r3, r3, #19
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004ce0:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f97c 	bl	8004fe6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf0:	0c1b      	lsrs	r3, r3, #16
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d016      	beq.n	8004d28 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfc:	0c1b      	lsrs	r3, r3, #16
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d010      	beq.n	8004d28 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004d0e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d10:	4b02      	ldr	r3, [pc, #8]	@ (8004d1c <HAL_FDCAN_IRQHandler+0x274>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	e004      	b.n	8004d24 <HAL_FDCAN_IRQHandler+0x27c>
 8004d1a:	bf00      	nop
 8004d1c:	4000a800 	.word	0x4000a800
 8004d20:	3fcfffff 	.word	0x3fcfffff
 8004d24:	f000 f969 	bl	8004ffa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d2a:	0c9b      	lsrs	r3, r3, #18
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d010      	beq.n	8004d56 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d36:	0c9b      	lsrs	r3, r3, #18
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00a      	beq.n	8004d56 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004d48:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d4a:	4b83      	ldr	r3, [pc, #524]	@ (8004f58 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f95c 	bl	800500e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8004d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d58:	0c5b      	lsrs	r3, r3, #17
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d015      	beq.n	8004d8e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d64:	0c5b      	lsrs	r3, r3, #17
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00f      	beq.n	8004d8e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d76:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d78:	4b77      	ldr	r3, [pc, #476]	@ (8004f58 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00d      	beq.n	8004db0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d9a:	4b70      	ldr	r3, [pc, #448]	@ (8004f5c <HAL_FDCAN_IRQHandler+0x4b4>)
 8004d9c:	400b      	ands	r3, r1
 8004d9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004da0:	4a6d      	ldr	r2, [pc, #436]	@ (8004f58 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da4:	0f9b      	lsrs	r3, r3, #30
 8004da6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004da8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 f94d 	bl	800504a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d011      	beq.n	8004dda <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004dbc:	4b67      	ldr	r3, [pc, #412]	@ (8004f5c <HAL_FDCAN_IRQHandler+0x4b4>)
 8004dbe:	400b      	ands	r3, r1
 8004dc0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dc2:	4a65      	ldr	r2, [pc, #404]	@ (8004f58 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dc6:	0f9b      	lsrs	r3, r3, #30
 8004dc8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a60      	ldr	r2, [pc, #384]	@ (8004f60 <HAL_FDCAN_IRQHandler+0x4b8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	f040 80ac 	bne.w	8004f3e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 80a4 	beq.w	8004f3e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	f003 030f 	and.w	r3, r3, #15
 8004e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e18:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e22:	4013      	ands	r3, r2
 8004e24:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004e30:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8004e48:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e50:	6a3a      	ldr	r2, [r7, #32]
 8004e52:	4013      	ands	r3, r2
 8004e54:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8004e60:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	69fa      	ldr	r2, [r7, #28]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8004e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e8a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004e8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 f8e6 	bl	8005060 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8004e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d007      	beq.n	8004eaa <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ea0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8004ea2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f8e6 	bl	8005076 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	099b      	lsrs	r3, r3, #6
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d01a      	beq.n	8004eec <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	099b      	lsrs	r3, r3, #6
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d014      	beq.n	8004eec <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	0c1b      	lsrs	r3, r3, #16
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ed8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2240      	movs	r2, #64	@ 0x40
 8004ee0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	6939      	ldr	r1, [r7, #16]
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f8d0 	bl	800508c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8004efa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f8d1 	bl	80050a4 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8004f02:	6a3b      	ldr	r3, [r7, #32]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00b      	beq.n	8004f20 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	6a3a      	ldr	r2, [r7, #32]
 8004f0e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	69fa      	ldr	r2, [r7, #28]
 8004f2c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d002      	beq.n	8004f4e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f874 	bl	8005036 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004f4e:	bf00      	nop
 8004f50:	3758      	adds	r7, #88	@ 0x58
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	4000a800 	.word	0x4000a800
 8004f5c:	3fcfffff 	.word	0x3fcfffff
 8004f60:	4000a000 	.word	0x4000a000

08004f64 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8004f6e:	bf00      	nop
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
 8004fc2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800504a:	b480      	push	{r7}
 800504c:	b083      	sub	sp, #12
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
 8005052:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr

08005076 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005076:	b480      	push	{r7}
 8005078:	b083      	sub	sp, #12
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80050ae:	bf00      	nop
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
	...

080050bc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80050d2:	4ba7      	ldr	r3, [pc, #668]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	0091      	lsls	r1, r2, #2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	430b      	orrs	r3, r1
 80050e0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050ec:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f4:	041a      	lsls	r2, r3, #16
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	4413      	add	r3, r2
 8005108:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005112:	4b97      	ldr	r3, [pc, #604]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005114:	4013      	ands	r3, r2
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	0091      	lsls	r1, r2, #2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	430b      	orrs	r3, r1
 8005120:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800512c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005134:	041a      	lsls	r2, r3, #16
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	4413      	add	r3, r2
 800514a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005154:	4b86      	ldr	r3, [pc, #536]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005156:	4013      	ands	r3, r2
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	0091      	lsls	r1, r2, #2
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6812      	ldr	r2, [r2, #0]
 8005160:	430b      	orrs	r3, r1
 8005162:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800516e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005176:	041a      	lsls	r2, r3, #16
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800518a:	fb02 f303 	mul.w	r3, r2, r3
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	4413      	add	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800519c:	4b74      	ldr	r3, [pc, #464]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800519e:	4013      	ands	r3, r2
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	0091      	lsls	r1, r2, #2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	430b      	orrs	r3, r1
 80051aa:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051b6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051be:	041a      	lsls	r2, r3, #16
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80051d2:	fb02 f303 	mul.w	r3, r2, r3
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	4413      	add	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80051e4:	4b62      	ldr	r3, [pc, #392]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80051e6:	4013      	ands	r3, r2
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	0091      	lsls	r1, r2, #2
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	6812      	ldr	r2, [r2, #0]
 80051f0:	430b      	orrs	r3, r1
 80051f2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005210:	4b57      	ldr	r3, [pc, #348]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005212:	4013      	ands	r3, r2
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	0091      	lsls	r1, r2, #2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	6812      	ldr	r2, [r2, #0]
 800521c:	430b      	orrs	r3, r1
 800521e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800522a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005232:	041a      	lsls	r2, r3, #16
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	4413      	add	r3, r2
 8005248:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005252:	4b47      	ldr	r3, [pc, #284]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005254:	4013      	ands	r3, r2
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	0091      	lsls	r1, r2, #2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	430b      	orrs	r3, r1
 8005260:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800526c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005274:	041a      	lsls	r2, r3, #16
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005288:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005290:	061a      	lsls	r2, r3, #24
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052a0:	4b34      	ldr	r3, [pc, #208]	@ (8005374 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80052a2:	4413      	add	r3, r2
 80052a4:	009a      	lsls	r2, r3, #2
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	441a      	add	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	441a      	add	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80052d6:	fb01 f303 	mul.w	r3, r1, r3
 80052da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80052dc:	441a      	add	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ea:	6879      	ldr	r1, [r7, #4]
 80052ec:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80052ee:	fb01 f303 	mul.w	r3, r1, r3
 80052f2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80052f4:	441a      	add	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005306:	fb01 f303 	mul.w	r3, r1, r3
 800530a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800530c:	441a      	add	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	441a      	add	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005332:	6879      	ldr	r1, [r7, #4]
 8005334:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005336:	fb01 f303 	mul.w	r3, r1, r3
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	441a      	add	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800534e:	6879      	ldr	r1, [r7, #4]
 8005350:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005352:	fb01 f303 	mul.w	r3, r1, r3
 8005356:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005358:	441a      	add	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005366:	4a04      	ldr	r2, [pc, #16]	@ (8005378 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d915      	bls.n	8005398 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800536c:	e006      	b.n	800537c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800536e:	bf00      	nop
 8005370:	ffff0003 	.word	0xffff0003
 8005374:	10002b00 	.word	0x10002b00
 8005378:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005382:	f043 0220 	orr.w	r2, r3, #32
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2203      	movs	r2, #3
 8005390:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e010      	b.n	80053ba <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	e005      	b.n	80053ac <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3304      	adds	r3, #4
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d3f3      	bcc.n	80053a0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop

080053c8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b089      	sub	sp, #36	@ 0x24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
 80053d4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10a      	bne.n	80053f4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80053e6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80053ee:	4313      	orrs	r3, r2
 80053f0:	61fb      	str	r3, [r7, #28]
 80053f2:	e00a      	b.n	800540a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80053fc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005402:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005404:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005408:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005414:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800541a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005420:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005436:	6839      	ldr	r1, [r7, #0]
 8005438:	fb01 f303 	mul.w	r3, r1, r3
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	4413      	add	r3, r2
 8005440:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	69fa      	ldr	r2, [r7, #28]
 8005446:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	3304      	adds	r3, #4
 800544c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	3304      	adds	r3, #4
 8005458:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	e020      	b.n	80054a2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	3303      	adds	r3, #3
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	4413      	add	r3, r2
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	3302      	adds	r3, #2
 8005470:	6879      	ldr	r1, [r7, #4]
 8005472:	440b      	add	r3, r1
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005478:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	3301      	adds	r3, #1
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	440b      	add	r3, r1
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005486:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	440a      	add	r2, r1
 800548e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005490:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	3304      	adds	r3, #4
 800549a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	3304      	adds	r3, #4
 80054a0:	617b      	str	r3, [r7, #20]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	4a06      	ldr	r2, [pc, #24]	@ (80054c0 <FDCAN_CopyMessageToRAM+0xf8>)
 80054a8:	5cd3      	ldrb	r3, [r2, r3]
 80054aa:	461a      	mov	r2, r3
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d3d6      	bcc.n	8005460 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	3724      	adds	r7, #36	@ 0x24
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	080115b8 	.word	0x080115b8

080054c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b089      	sub	sp, #36	@ 0x24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80054d2:	4b86      	ldr	r3, [pc, #536]	@ (80056ec <HAL_GPIO_Init+0x228>)
 80054d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80054d6:	e18c      	b.n	80057f2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	2101      	movs	r1, #1
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	4013      	ands	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 817e 	beq.w	80057ec <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f003 0303 	and.w	r3, r3, #3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d005      	beq.n	8005508 <HAL_GPIO_Init+0x44>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f003 0303 	and.w	r3, r3, #3
 8005504:	2b02      	cmp	r3, #2
 8005506:	d130      	bne.n	800556a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	2203      	movs	r2, #3
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	43db      	mvns	r3, r3
 800551a:	69ba      	ldr	r2, [r7, #24]
 800551c:	4013      	ands	r3, r2
 800551e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	68da      	ldr	r2, [r3, #12]
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	4313      	orrs	r3, r2
 8005530:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800553e:	2201      	movs	r2, #1
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	fa02 f303 	lsl.w	r3, r2, r3
 8005546:	43db      	mvns	r3, r3
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	4013      	ands	r3, r2
 800554c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	091b      	lsrs	r3, r3, #4
 8005554:	f003 0201 	and.w	r2, r3, #1
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	fa02 f303 	lsl.w	r3, r2, r3
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	4313      	orrs	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f003 0303 	and.w	r3, r3, #3
 8005572:	2b03      	cmp	r3, #3
 8005574:	d017      	beq.n	80055a6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	2203      	movs	r2, #3
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43db      	mvns	r3, r3
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	4013      	ands	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4313      	orrs	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d123      	bne.n	80055fa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	08da      	lsrs	r2, r3, #3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	3208      	adds	r2, #8
 80055ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	220f      	movs	r2, #15
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
 80055ce:	43db      	mvns	r3, r3
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	4013      	ands	r3, r2
 80055d4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	691a      	ldr	r2, [r3, #16]
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	f003 0307 	and.w	r3, r3, #7
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	fa02 f303 	lsl.w	r3, r2, r3
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	08da      	lsrs	r2, r3, #3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3208      	adds	r2, #8
 80055f4:	69b9      	ldr	r1, [r7, #24]
 80055f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	2203      	movs	r2, #3
 8005606:	fa02 f303 	lsl.w	r3, r2, r3
 800560a:	43db      	mvns	r3, r3
 800560c:	69ba      	ldr	r2, [r7, #24]
 800560e:	4013      	ands	r3, r2
 8005610:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f003 0203 	and.w	r2, r3, #3
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	fa02 f303 	lsl.w	r3, r2, r3
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	4313      	orrs	r3, r2
 8005626:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 80d8 	beq.w	80057ec <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800563c:	4b2c      	ldr	r3, [pc, #176]	@ (80056f0 <HAL_GPIO_Init+0x22c>)
 800563e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005642:	4a2b      	ldr	r2, [pc, #172]	@ (80056f0 <HAL_GPIO_Init+0x22c>)
 8005644:	f043 0302 	orr.w	r3, r3, #2
 8005648:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800564c:	4b28      	ldr	r3, [pc, #160]	@ (80056f0 <HAL_GPIO_Init+0x22c>)
 800564e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	60fb      	str	r3, [r7, #12]
 8005658:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800565a:	4a26      	ldr	r2, [pc, #152]	@ (80056f4 <HAL_GPIO_Init+0x230>)
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	089b      	lsrs	r3, r3, #2
 8005660:	3302      	adds	r3, #2
 8005662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005666:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f003 0303 	and.w	r3, r3, #3
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	220f      	movs	r2, #15
 8005672:	fa02 f303 	lsl.w	r3, r2, r3
 8005676:	43db      	mvns	r3, r3
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	4013      	ands	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a1d      	ldr	r2, [pc, #116]	@ (80056f8 <HAL_GPIO_Init+0x234>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d04a      	beq.n	800571c <HAL_GPIO_Init+0x258>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a1c      	ldr	r2, [pc, #112]	@ (80056fc <HAL_GPIO_Init+0x238>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d02b      	beq.n	80056e6 <HAL_GPIO_Init+0x222>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a1b      	ldr	r2, [pc, #108]	@ (8005700 <HAL_GPIO_Init+0x23c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d025      	beq.n	80056e2 <HAL_GPIO_Init+0x21e>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a1a      	ldr	r2, [pc, #104]	@ (8005704 <HAL_GPIO_Init+0x240>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d01f      	beq.n	80056de <HAL_GPIO_Init+0x21a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a19      	ldr	r2, [pc, #100]	@ (8005708 <HAL_GPIO_Init+0x244>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d019      	beq.n	80056da <HAL_GPIO_Init+0x216>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a18      	ldr	r2, [pc, #96]	@ (800570c <HAL_GPIO_Init+0x248>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d013      	beq.n	80056d6 <HAL_GPIO_Init+0x212>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a17      	ldr	r2, [pc, #92]	@ (8005710 <HAL_GPIO_Init+0x24c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d00d      	beq.n	80056d2 <HAL_GPIO_Init+0x20e>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a16      	ldr	r2, [pc, #88]	@ (8005714 <HAL_GPIO_Init+0x250>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d007      	beq.n	80056ce <HAL_GPIO_Init+0x20a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a15      	ldr	r2, [pc, #84]	@ (8005718 <HAL_GPIO_Init+0x254>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d101      	bne.n	80056ca <HAL_GPIO_Init+0x206>
 80056c6:	2309      	movs	r3, #9
 80056c8:	e029      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056ca:	230a      	movs	r3, #10
 80056cc:	e027      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056ce:	2307      	movs	r3, #7
 80056d0:	e025      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056d2:	2306      	movs	r3, #6
 80056d4:	e023      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056d6:	2305      	movs	r3, #5
 80056d8:	e021      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056da:	2304      	movs	r3, #4
 80056dc:	e01f      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056de:	2303      	movs	r3, #3
 80056e0:	e01d      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e01b      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056e6:	2301      	movs	r3, #1
 80056e8:	e019      	b.n	800571e <HAL_GPIO_Init+0x25a>
 80056ea:	bf00      	nop
 80056ec:	58000080 	.word	0x58000080
 80056f0:	58024400 	.word	0x58024400
 80056f4:	58000400 	.word	0x58000400
 80056f8:	58020000 	.word	0x58020000
 80056fc:	58020400 	.word	0x58020400
 8005700:	58020800 	.word	0x58020800
 8005704:	58020c00 	.word	0x58020c00
 8005708:	58021000 	.word	0x58021000
 800570c:	58021400 	.word	0x58021400
 8005710:	58021800 	.word	0x58021800
 8005714:	58021c00 	.word	0x58021c00
 8005718:	58022400 	.word	0x58022400
 800571c:	2300      	movs	r3, #0
 800571e:	69fa      	ldr	r2, [r7, #28]
 8005720:	f002 0203 	and.w	r2, r2, #3
 8005724:	0092      	lsls	r2, r2, #2
 8005726:	4093      	lsls	r3, r2
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	4313      	orrs	r3, r2
 800572c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800572e:	4938      	ldr	r1, [pc, #224]	@ (8005810 <HAL_GPIO_Init+0x34c>)
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	089b      	lsrs	r3, r3, #2
 8005734:	3302      	adds	r3, #2
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800573c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	43db      	mvns	r3, r3
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4013      	ands	r3, r2
 800574c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005762:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800576a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	43db      	mvns	r3, r3
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4013      	ands	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005788:	69ba      	ldr	r2, [r7, #24]
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005790:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	43db      	mvns	r3, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4013      	ands	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	43db      	mvns	r3, r3
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	4013      	ands	r3, r2
 80057d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	3301      	adds	r3, #1
 80057f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	fa22 f303 	lsr.w	r3, r2, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f47f ae6b 	bne.w	80054d8 <HAL_GPIO_Init+0x14>
  }
}
 8005802:	bf00      	nop
 8005804:	bf00      	nop
 8005806:	3724      	adds	r7, #36	@ 0x24
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	58000400 	.word	0x58000400

08005814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	807b      	strh	r3, [r7, #2]
 8005820:	4613      	mov	r3, r2
 8005822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005824:	787b      	ldrb	r3, [r7, #1]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800582a:	887a      	ldrh	r2, [r7, #2]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005830:	e003      	b.n	800583a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005832:	887b      	ldrh	r3, [r7, #2]
 8005834:	041a      	lsls	r2, r3, #16
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	619a      	str	r2, [r3, #24]
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
	...

08005848 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005850:	4b19      	ldr	r3, [pc, #100]	@ (80058b8 <HAL_PWREx_ConfigSupply+0x70>)
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b04      	cmp	r3, #4
 800585a:	d00a      	beq.n	8005872 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800585c:	4b16      	ldr	r3, [pc, #88]	@ (80058b8 <HAL_PWREx_ConfigSupply+0x70>)
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	429a      	cmp	r2, r3
 8005868:	d001      	beq.n	800586e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e01f      	b.n	80058ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	e01d      	b.n	80058ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005872:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <HAL_PWREx_ConfigSupply+0x70>)
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	f023 0207 	bic.w	r2, r3, #7
 800587a:	490f      	ldr	r1, [pc, #60]	@ (80058b8 <HAL_PWREx_ConfigSupply+0x70>)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4313      	orrs	r3, r2
 8005880:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005882:	f7fd fd87 	bl	8003394 <HAL_GetTick>
 8005886:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005888:	e009      	b.n	800589e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800588a:	f7fd fd83 	bl	8003394 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005898:	d901      	bls.n	800589e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e007      	b.n	80058ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <HAL_PWREx_ConfigSupply+0x70>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058aa:	d1ee      	bne.n	800588a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	58024800 	.word	0x58024800

080058bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08c      	sub	sp, #48	@ 0x30
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e3c8      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 8087 	beq.w	80059ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058dc:	4b88      	ldr	r3, [pc, #544]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058e6:	4b86      	ldr	r3, [pc, #536]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 80058e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80058ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ee:	2b10      	cmp	r3, #16
 80058f0:	d007      	beq.n	8005902 <HAL_RCC_OscConfig+0x46>
 80058f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f4:	2b18      	cmp	r3, #24
 80058f6:	d110      	bne.n	800591a <HAL_RCC_OscConfig+0x5e>
 80058f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fa:	f003 0303 	and.w	r3, r3, #3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d10b      	bne.n	800591a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005902:	4b7f      	ldr	r3, [pc, #508]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d06c      	beq.n	80059e8 <HAL_RCC_OscConfig+0x12c>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d168      	bne.n	80059e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e3a2      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005922:	d106      	bne.n	8005932 <HAL_RCC_OscConfig+0x76>
 8005924:	4b76      	ldr	r3, [pc, #472]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a75      	ldr	r2, [pc, #468]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800592a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	e02e      	b.n	8005990 <HAL_RCC_OscConfig+0xd4>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10c      	bne.n	8005954 <HAL_RCC_OscConfig+0x98>
 800593a:	4b71      	ldr	r3, [pc, #452]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a70      	ldr	r2, [pc, #448]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005940:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	4b6e      	ldr	r3, [pc, #440]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a6d      	ldr	r2, [pc, #436]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800594c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005950:	6013      	str	r3, [r2, #0]
 8005952:	e01d      	b.n	8005990 <HAL_RCC_OscConfig+0xd4>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800595c:	d10c      	bne.n	8005978 <HAL_RCC_OscConfig+0xbc>
 800595e:	4b68      	ldr	r3, [pc, #416]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a67      	ldr	r2, [pc, #412]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	4b65      	ldr	r3, [pc, #404]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a64      	ldr	r2, [pc, #400]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005974:	6013      	str	r3, [r2, #0]
 8005976:	e00b      	b.n	8005990 <HAL_RCC_OscConfig+0xd4>
 8005978:	4b61      	ldr	r3, [pc, #388]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a60      	ldr	r2, [pc, #384]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800597e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	4b5e      	ldr	r3, [pc, #376]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a5d      	ldr	r2, [pc, #372]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 800598a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800598e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d013      	beq.n	80059c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005998:	f7fd fcfc 	bl	8003394 <HAL_GetTick>
 800599c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800599e:	e008      	b.n	80059b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059a0:	f7fd fcf8 	bl	8003394 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b64      	cmp	r3, #100	@ 0x64
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e356      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80059b2:	4b53      	ldr	r3, [pc, #332]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0f0      	beq.n	80059a0 <HAL_RCC_OscConfig+0xe4>
 80059be:	e014      	b.n	80059ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c0:	f7fd fce8 	bl	8003394 <HAL_GetTick>
 80059c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059c8:	f7fd fce4 	bl	8003394 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b64      	cmp	r3, #100	@ 0x64
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e342      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80059da:	4b49      	ldr	r3, [pc, #292]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1f0      	bne.n	80059c8 <HAL_RCC_OscConfig+0x10c>
 80059e6:	e000      	b.n	80059ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 808c 	beq.w	8005b10 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059f8:	4b41      	ldr	r3, [pc, #260]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a00:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a02:	4b3f      	ldr	r3, [pc, #252]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a06:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <HAL_RCC_OscConfig+0x162>
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	2b18      	cmp	r3, #24
 8005a12:	d137      	bne.n	8005a84 <HAL_RCC_OscConfig+0x1c8>
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d132      	bne.n	8005a84 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a1e:	4b38      	ldr	r3, [pc, #224]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0304 	and.w	r3, r3, #4
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <HAL_RCC_OscConfig+0x17a>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e314      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005a36:	4b32      	ldr	r3, [pc, #200]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f023 0219 	bic.w	r2, r3, #25
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	492f      	ldr	r1, [pc, #188]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a48:	f7fd fca4 	bl	8003394 <HAL_GetTick>
 8005a4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a50:	f7fd fca0 	bl	8003394 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e2fe      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a62:	4b27      	ldr	r3, [pc, #156]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0f0      	beq.n	8005a50 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a6e:	4b24      	ldr	r3, [pc, #144]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	061b      	lsls	r3, r3, #24
 8005a7c:	4920      	ldr	r1, [pc, #128]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a82:	e045      	b.n	8005b10 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d026      	beq.n	8005ada <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f023 0219 	bic.w	r2, r3, #25
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	4919      	ldr	r1, [pc, #100]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9e:	f7fd fc79 	bl	8003394 <HAL_GetTick>
 8005aa2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005aa4:	e008      	b.n	8005ab8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005aa6:	f7fd fc75 	bl	8003394 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e2d3      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ab8:	4b11      	ldr	r3, [pc, #68]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0f0      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	061b      	lsls	r3, r3, #24
 8005ad2:	490b      	ldr	r1, [pc, #44]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	604b      	str	r3, [r1, #4]
 8005ad8:	e01a      	b.n	8005b10 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ada:	4b09      	ldr	r3, [pc, #36]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a08      	ldr	r2, [pc, #32]	@ (8005b00 <HAL_RCC_OscConfig+0x244>)
 8005ae0:	f023 0301 	bic.w	r3, r3, #1
 8005ae4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae6:	f7fd fc55 	bl	8003394 <HAL_GetTick>
 8005aea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005aec:	e00a      	b.n	8005b04 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005aee:	f7fd fc51 	bl	8003394 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d903      	bls.n	8005b04 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e2af      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
 8005b00:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005b04:	4b96      	ldr	r3, [pc, #600]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1ee      	bne.n	8005aee <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0310 	and.w	r3, r3, #16
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d06a      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b1c:	4b90      	ldr	r3, [pc, #576]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b24:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b26:	4b8e      	ldr	r3, [pc, #568]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	2b08      	cmp	r3, #8
 8005b30:	d007      	beq.n	8005b42 <HAL_RCC_OscConfig+0x286>
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	2b18      	cmp	r3, #24
 8005b36:	d11b      	bne.n	8005b70 <HAL_RCC_OscConfig+0x2b4>
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d116      	bne.n	8005b70 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b42:	4b87      	ldr	r3, [pc, #540]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d005      	beq.n	8005b5a <HAL_RCC_OscConfig+0x29e>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	2b80      	cmp	r3, #128	@ 0x80
 8005b54:	d001      	beq.n	8005b5a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e282      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b5a:	4b81      	ldr	r3, [pc, #516]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	061b      	lsls	r3, r3, #24
 8005b68:	497d      	ldr	r1, [pc, #500]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b6e:	e040      	b.n	8005bf2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d023      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005b78:	4b79      	ldr	r3, [pc, #484]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a78      	ldr	r2, [pc, #480]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005b7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b84:	f7fd fc06 	bl	8003394 <HAL_GetTick>
 8005b88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005b8c:	f7fd fc02 	bl	8003394 <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e260      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b9e:	4b70      	ldr	r3, [pc, #448]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0f0      	beq.n	8005b8c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005baa:	4b6d      	ldr	r3, [pc, #436]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	061b      	lsls	r3, r3, #24
 8005bb8:	4969      	ldr	r1, [pc, #420]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60cb      	str	r3, [r1, #12]
 8005bbe:	e018      	b.n	8005bf2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005bc0:	4b67      	ldr	r3, [pc, #412]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a66      	ldr	r2, [pc, #408]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bcc:	f7fd fbe2 	bl	8003394 <HAL_GetTick>
 8005bd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005bd4:	f7fd fbde 	bl	8003394 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e23c      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005be6:	4b5e      	ldr	r3, [pc, #376]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1f0      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0308 	and.w	r3, r3, #8
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d036      	beq.n	8005c6c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d019      	beq.n	8005c3a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c06:	4b56      	ldr	r3, [pc, #344]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c0a:	4a55      	ldr	r2, [pc, #340]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c0c:	f043 0301 	orr.w	r3, r3, #1
 8005c10:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c12:	f7fd fbbf 	bl	8003394 <HAL_GetTick>
 8005c16:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c1a:	f7fd fbbb 	bl	8003394 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e219      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0f0      	beq.n	8005c1a <HAL_RCC_OscConfig+0x35e>
 8005c38:	e018      	b.n	8005c6c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c3a:	4b49      	ldr	r3, [pc, #292]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c3e:	4a48      	ldr	r2, [pc, #288]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c40:	f023 0301 	bic.w	r3, r3, #1
 8005c44:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c46:	f7fd fba5 	bl	8003394 <HAL_GetTick>
 8005c4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c4e:	f7fd fba1 	bl	8003394 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e1ff      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c60:	4b3f      	ldr	r3, [pc, #252]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c64:	f003 0302 	and.w	r3, r3, #2
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f0      	bne.n	8005c4e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d036      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d019      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c80:	4b37      	ldr	r3, [pc, #220]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a36      	ldr	r2, [pc, #216]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005c86:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c8a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c8c:	f7fd fb82 	bl	8003394 <HAL_GetTick>
 8005c90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c92:	e008      	b.n	8005ca6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c94:	f7fd fb7e 	bl	8003394 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d901      	bls.n	8005ca6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e1dc      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d0f0      	beq.n	8005c94 <HAL_RCC_OscConfig+0x3d8>
 8005cb2:	e018      	b.n	8005ce6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a29      	ldr	r2, [pc, #164]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005cba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cbe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005cc0:	f7fd fb68 	bl	8003394 <HAL_GetTick>
 8005cc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cc8:	f7fd fb64 	bl	8003394 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e1c2      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005cda:	4b21      	ldr	r3, [pc, #132]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0304 	and.w	r3, r3, #4
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 8086 	beq.w	8005e00 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8005d64 <HAL_RCC_OscConfig+0x4a8>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d64 <HAL_RCC_OscConfig+0x4a8>)
 8005cfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cfe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d00:	f7fd fb48 	bl	8003394 <HAL_GetTick>
 8005d04:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d06:	e008      	b.n	8005d1a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d08:	f7fd fb44 	bl	8003394 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	2b64      	cmp	r3, #100	@ 0x64
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e1a2      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d1a:	4b12      	ldr	r3, [pc, #72]	@ (8005d64 <HAL_RCC_OscConfig+0x4a8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0f0      	beq.n	8005d08 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d106      	bne.n	8005d3c <HAL_RCC_OscConfig+0x480>
 8005d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d32:	4a0b      	ldr	r2, [pc, #44]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d34:	f043 0301 	orr.w	r3, r3, #1
 8005d38:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d3a:	e032      	b.n	8005da2 <HAL_RCC_OscConfig+0x4e6>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d111      	bne.n	8005d68 <HAL_RCC_OscConfig+0x4ac>
 8005d44:	4b06      	ldr	r3, [pc, #24]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d48:	4a05      	ldr	r2, [pc, #20]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d4a:	f023 0301 	bic.w	r3, r3, #1
 8005d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d50:	4b03      	ldr	r3, [pc, #12]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d54:	4a02      	ldr	r2, [pc, #8]	@ (8005d60 <HAL_RCC_OscConfig+0x4a4>)
 8005d56:	f023 0304 	bic.w	r3, r3, #4
 8005d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d5c:	e021      	b.n	8005da2 <HAL_RCC_OscConfig+0x4e6>
 8005d5e:	bf00      	nop
 8005d60:	58024400 	.word	0x58024400
 8005d64:	58024800 	.word	0x58024800
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	2b05      	cmp	r3, #5
 8005d6e:	d10c      	bne.n	8005d8a <HAL_RCC_OscConfig+0x4ce>
 8005d70:	4b83      	ldr	r3, [pc, #524]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d74:	4a82      	ldr	r2, [pc, #520]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d76:	f043 0304 	orr.w	r3, r3, #4
 8005d7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d7c:	4b80      	ldr	r3, [pc, #512]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d80:	4a7f      	ldr	r2, [pc, #508]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d82:	f043 0301 	orr.w	r3, r3, #1
 8005d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d88:	e00b      	b.n	8005da2 <HAL_RCC_OscConfig+0x4e6>
 8005d8a:	4b7d      	ldr	r3, [pc, #500]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8e:	4a7c      	ldr	r2, [pc, #496]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d90:	f023 0301 	bic.w	r3, r3, #1
 8005d94:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d96:	4b7a      	ldr	r3, [pc, #488]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d9a:	4a79      	ldr	r2, [pc, #484]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005d9c:	f023 0304 	bic.w	r3, r3, #4
 8005da0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d015      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005daa:	f7fd faf3 	bl	8003394 <HAL_GetTick>
 8005dae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005db0:	e00a      	b.n	8005dc8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005db2:	f7fd faef 	bl	8003394 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d901      	bls.n	8005dc8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e14b      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dc8:	4b6d      	ldr	r3, [pc, #436]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dcc:	f003 0302 	and.w	r3, r3, #2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d0ee      	beq.n	8005db2 <HAL_RCC_OscConfig+0x4f6>
 8005dd4:	e014      	b.n	8005e00 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd6:	f7fd fadd 	bl	8003394 <HAL_GetTick>
 8005dda:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ddc:	e00a      	b.n	8005df4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dde:	f7fd fad9 	bl	8003394 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d901      	bls.n	8005df4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e135      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005df4:	4b62      	ldr	r3, [pc, #392]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1ee      	bne.n	8005dde <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 812a 	beq.w	800605e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e12:	2b18      	cmp	r3, #24
 8005e14:	f000 80ba 	beq.w	8005f8c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	f040 8095 	bne.w	8005f4c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e22:	4b57      	ldr	r3, [pc, #348]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a56      	ldr	r2, [pc, #344]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e2e:	f7fd fab1 	bl	8003394 <HAL_GetTick>
 8005e32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e34:	e008      	b.n	8005e48 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e36:	f7fd faad 	bl	8003394 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d901      	bls.n	8005e48 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e10b      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e48:	4b4d      	ldr	r3, [pc, #308]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1f0      	bne.n	8005e36 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e54:	4b4a      	ldr	r3, [pc, #296]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e58:	4b4a      	ldr	r3, [pc, #296]	@ (8005f84 <HAL_RCC_OscConfig+0x6c8>)
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e64:	0112      	lsls	r2, r2, #4
 8005e66:	430a      	orrs	r2, r1
 8005e68:	4945      	ldr	r1, [pc, #276]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e72:	3b01      	subs	r3, #1
 8005e74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	025b      	lsls	r3, r3, #9
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	041b      	lsls	r3, r3, #16
 8005e8c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e90:	431a      	orrs	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e96:	3b01      	subs	r3, #1
 8005e98:	061b      	lsls	r3, r3, #24
 8005e9a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005e9e:	4938      	ldr	r1, [pc, #224]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005ea4:	4b36      	ldr	r3, [pc, #216]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea8:	4a35      	ldr	r2, [pc, #212]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005eaa:	f023 0301 	bic.w	r3, r3, #1
 8005eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005eb0:	4b33      	ldr	r3, [pc, #204]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005eb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005eb4:	4b34      	ldr	r3, [pc, #208]	@ (8005f88 <HAL_RCC_OscConfig+0x6cc>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005ebc:	00d2      	lsls	r2, r2, #3
 8005ebe:	4930      	ldr	r1, [pc, #192]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec8:	f023 020c 	bic.w	r2, r3, #12
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed0:	492b      	ldr	r1, [pc, #172]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	f023 0202 	bic.w	r2, r3, #2
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ee2:	4927      	ldr	r1, [pc, #156]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ee8:	4b25      	ldr	r3, [pc, #148]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eec:	4a24      	ldr	r2, [pc, #144]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ef2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ef4:	4b22      	ldr	r3, [pc, #136]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef8:	4a21      	ldr	r2, [pc, #132]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005efa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005efe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005f00:	4b1f      	ldr	r3, [pc, #124]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f04:	4a1e      	ldr	r2, [pc, #120]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f10:	4a1b      	ldr	r2, [pc, #108]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f12:	f043 0301 	orr.w	r3, r3, #1
 8005f16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f18:	4b19      	ldr	r3, [pc, #100]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a18      	ldr	r2, [pc, #96]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f24:	f7fd fa36 	bl	8003394 <HAL_GetTick>
 8005f28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f2c:	f7fd fa32 	bl	8003394 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e090      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f3e:	4b10      	ldr	r3, [pc, #64]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0f0      	beq.n	8005f2c <HAL_RCC_OscConfig+0x670>
 8005f4a:	e088      	b.n	800605e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a0b      	ldr	r2, [pc, #44]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f58:	f7fd fa1c 	bl	8003394 <HAL_GetTick>
 8005f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f60:	f7fd fa18 	bl	8003394 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e076      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f72:	4b03      	ldr	r3, [pc, #12]	@ (8005f80 <HAL_RCC_OscConfig+0x6c4>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a4>
 8005f7e:	e06e      	b.n	800605e <HAL_RCC_OscConfig+0x7a2>
 8005f80:	58024400 	.word	0x58024400
 8005f84:	fffffc0c 	.word	0xfffffc0c
 8005f88:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005f8c:	4b36      	ldr	r3, [pc, #216]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8005f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f92:	4b35      	ldr	r3, [pc, #212]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8005f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d031      	beq.n	8006004 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	f003 0203 	and.w	r2, r3, #3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d12a      	bne.n	8006004 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	091b      	lsrs	r3, r3, #4
 8005fb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d122      	bne.n	8006004 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d11a      	bne.n	8006004 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	0a5b      	lsrs	r3, r3, #9
 8005fd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d111      	bne.n	8006004 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	0c1b      	lsrs	r3, r3, #16
 8005fe4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d108      	bne.n	8006004 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	0e1b      	lsrs	r3, r3, #24
 8005ff6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ffe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006000:	429a      	cmp	r2, r3
 8006002:	d001      	beq.n	8006008 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e02b      	b.n	8006060 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006008:	4b17      	ldr	r3, [pc, #92]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 800600a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800600c:	08db      	lsrs	r3, r3, #3
 800600e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006012:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	429a      	cmp	r2, r3
 800601c:	d01f      	beq.n	800605e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800601e:	4b12      	ldr	r3, [pc, #72]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8006020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006022:	4a11      	ldr	r2, [pc, #68]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8006024:	f023 0301 	bic.w	r3, r3, #1
 8006028:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800602a:	f7fd f9b3 	bl	8003394 <HAL_GetTick>
 800602e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006030:	bf00      	nop
 8006032:	f7fd f9af 	bl	8003394 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800603a:	4293      	cmp	r3, r2
 800603c:	d0f9      	beq.n	8006032 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800603e:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8006040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006042:	4b0a      	ldr	r3, [pc, #40]	@ (800606c <HAL_RCC_OscConfig+0x7b0>)
 8006044:	4013      	ands	r3, r2
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800604a:	00d2      	lsls	r2, r2, #3
 800604c:	4906      	ldr	r1, [pc, #24]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 800604e:	4313      	orrs	r3, r2
 8006050:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006052:	4b05      	ldr	r3, [pc, #20]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8006054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006056:	4a04      	ldr	r2, [pc, #16]	@ (8006068 <HAL_RCC_OscConfig+0x7ac>)
 8006058:	f043 0301 	orr.w	r3, r3, #1
 800605c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3730      	adds	r7, #48	@ 0x30
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	58024400 	.word	0x58024400
 800606c:	ffff0007 	.word	0xffff0007

08006070 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d101      	bne.n	8006084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e19c      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006084:	4b8a      	ldr	r3, [pc, #552]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 030f 	and.w	r3, r3, #15
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d910      	bls.n	80060b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006092:	4b87      	ldr	r3, [pc, #540]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f023 020f 	bic.w	r2, r3, #15
 800609a:	4985      	ldr	r1, [pc, #532]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	4313      	orrs	r3, r2
 80060a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060a2:	4b83      	ldr	r3, [pc, #524]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 030f 	and.w	r3, r3, #15
 80060aa:	683a      	ldr	r2, [r7, #0]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d001      	beq.n	80060b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e184      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0304 	and.w	r3, r3, #4
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d010      	beq.n	80060e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	691a      	ldr	r2, [r3, #16]
 80060c4:	4b7b      	ldr	r3, [pc, #492]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d908      	bls.n	80060e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80060d0:	4b78      	ldr	r3, [pc, #480]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	4975      	ldr	r1, [pc, #468]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0308 	and.w	r3, r3, #8
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d010      	beq.n	8006110 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	695a      	ldr	r2, [r3, #20]
 80060f2:	4b70      	ldr	r3, [pc, #448]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d908      	bls.n	8006110 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80060fe:	4b6d      	ldr	r3, [pc, #436]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	496a      	ldr	r1, [pc, #424]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800610c:	4313      	orrs	r3, r2
 800610e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0310 	and.w	r3, r3, #16
 8006118:	2b00      	cmp	r3, #0
 800611a:	d010      	beq.n	800613e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	699a      	ldr	r2, [r3, #24]
 8006120:	4b64      	ldr	r3, [pc, #400]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006128:	429a      	cmp	r2, r3
 800612a:	d908      	bls.n	800613e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800612c:	4b61      	ldr	r3, [pc, #388]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800612e:	69db      	ldr	r3, [r3, #28]
 8006130:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	495e      	ldr	r1, [pc, #376]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800613a:	4313      	orrs	r3, r2
 800613c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0320 	and.w	r3, r3, #32
 8006146:	2b00      	cmp	r3, #0
 8006148:	d010      	beq.n	800616c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69da      	ldr	r2, [r3, #28]
 800614e:	4b59      	ldr	r3, [pc, #356]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006156:	429a      	cmp	r2, r3
 8006158:	d908      	bls.n	800616c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800615a:	4b56      	ldr	r3, [pc, #344]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	4953      	ldr	r1, [pc, #332]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006168:	4313      	orrs	r3, r2
 800616a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d010      	beq.n	800619a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	4b4d      	ldr	r3, [pc, #308]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	f003 030f 	and.w	r3, r3, #15
 8006184:	429a      	cmp	r2, r3
 8006186:	d908      	bls.n	800619a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006188:	4b4a      	ldr	r3, [pc, #296]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	f023 020f 	bic.w	r2, r3, #15
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	4947      	ldr	r1, [pc, #284]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006196:	4313      	orrs	r3, r2
 8006198:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0301 	and.w	r3, r3, #1
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d055      	beq.n	8006252 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80061a6:	4b43      	ldr	r3, [pc, #268]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	4940      	ldr	r1, [pc, #256]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d107      	bne.n	80061d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80061c0:	4b3c      	ldr	r3, [pc, #240]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d121      	bne.n	8006210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e0f6      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	2b03      	cmp	r3, #3
 80061d6:	d107      	bne.n	80061e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061d8:	4b36      	ldr	r3, [pc, #216]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d115      	bne.n	8006210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e0ea      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d107      	bne.n	8006200 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061f0:	4b30      	ldr	r3, [pc, #192]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d109      	bne.n	8006210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e0de      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006200:	4b2c      	ldr	r3, [pc, #176]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0304 	and.w	r3, r3, #4
 8006208:	2b00      	cmp	r3, #0
 800620a:	d101      	bne.n	8006210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e0d6      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006210:	4b28      	ldr	r3, [pc, #160]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	f023 0207 	bic.w	r2, r3, #7
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4925      	ldr	r1, [pc, #148]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800621e:	4313      	orrs	r3, r2
 8006220:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006222:	f7fd f8b7 	bl	8003394 <HAL_GetTick>
 8006226:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006228:	e00a      	b.n	8006240 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800622a:	f7fd f8b3 	bl	8003394 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006238:	4293      	cmp	r3, r2
 800623a:	d901      	bls.n	8006240 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e0be      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006240:	4b1c      	ldr	r3, [pc, #112]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	00db      	lsls	r3, r3, #3
 800624e:	429a      	cmp	r2, r3
 8006250:	d1eb      	bne.n	800622a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d010      	beq.n	8006280 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68da      	ldr	r2, [r3, #12]
 8006262:	4b14      	ldr	r3, [pc, #80]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	429a      	cmp	r2, r3
 800626c:	d208      	bcs.n	8006280 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800626e:	4b11      	ldr	r3, [pc, #68]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	f023 020f 	bic.w	r2, r3, #15
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	490e      	ldr	r1, [pc, #56]	@ (80062b4 <HAL_RCC_ClockConfig+0x244>)
 800627c:	4313      	orrs	r3, r2
 800627e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006280:	4b0b      	ldr	r3, [pc, #44]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 030f 	and.w	r3, r3, #15
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d214      	bcs.n	80062b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800628e:	4b08      	ldr	r3, [pc, #32]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f023 020f 	bic.w	r2, r3, #15
 8006296:	4906      	ldr	r1, [pc, #24]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	4313      	orrs	r3, r2
 800629c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800629e:	4b04      	ldr	r3, [pc, #16]	@ (80062b0 <HAL_RCC_ClockConfig+0x240>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e086      	b.n	80063be <HAL_RCC_ClockConfig+0x34e>
 80062b0:	52002000 	.word	0x52002000
 80062b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d010      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	691a      	ldr	r2, [r3, #16]
 80062c8:	4b3f      	ldr	r3, [pc, #252]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d208      	bcs.n	80062e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80062d4:	4b3c      	ldr	r3, [pc, #240]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	4939      	ldr	r1, [pc, #228]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0308 	and.w	r3, r3, #8
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d010      	beq.n	8006314 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	695a      	ldr	r2, [r3, #20]
 80062f6:	4b34      	ldr	r3, [pc, #208]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 80062f8:	69db      	ldr	r3, [r3, #28]
 80062fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062fe:	429a      	cmp	r2, r3
 8006300:	d208      	bcs.n	8006314 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006302:	4b31      	ldr	r3, [pc, #196]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	492e      	ldr	r1, [pc, #184]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006310:	4313      	orrs	r3, r2
 8006312:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0310 	and.w	r3, r3, #16
 800631c:	2b00      	cmp	r3, #0
 800631e:	d010      	beq.n	8006342 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	699a      	ldr	r2, [r3, #24]
 8006324:	4b28      	ldr	r3, [pc, #160]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800632c:	429a      	cmp	r2, r3
 800632e:	d208      	bcs.n	8006342 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006330:	4b25      	ldr	r3, [pc, #148]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	4922      	ldr	r1, [pc, #136]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 800633e:	4313      	orrs	r3, r2
 8006340:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d010      	beq.n	8006370 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	69da      	ldr	r2, [r3, #28]
 8006352:	4b1d      	ldr	r3, [pc, #116]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800635a:	429a      	cmp	r2, r3
 800635c:	d208      	bcs.n	8006370 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800635e:	4b1a      	ldr	r3, [pc, #104]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	4917      	ldr	r1, [pc, #92]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 800636c:	4313      	orrs	r3, r2
 800636e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006370:	f000 f834 	bl	80063dc <HAL_RCC_GetSysClockFreq>
 8006374:	4602      	mov	r2, r0
 8006376:	4b14      	ldr	r3, [pc, #80]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	0a1b      	lsrs	r3, r3, #8
 800637c:	f003 030f 	and.w	r3, r3, #15
 8006380:	4912      	ldr	r1, [pc, #72]	@ (80063cc <HAL_RCC_ClockConfig+0x35c>)
 8006382:	5ccb      	ldrb	r3, [r1, r3]
 8006384:	f003 031f 	and.w	r3, r3, #31
 8006388:	fa22 f303 	lsr.w	r3, r2, r3
 800638c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800638e:	4b0e      	ldr	r3, [pc, #56]	@ (80063c8 <HAL_RCC_ClockConfig+0x358>)
 8006390:	699b      	ldr	r3, [r3, #24]
 8006392:	f003 030f 	and.w	r3, r3, #15
 8006396:	4a0d      	ldr	r2, [pc, #52]	@ (80063cc <HAL_RCC_ClockConfig+0x35c>)
 8006398:	5cd3      	ldrb	r3, [r2, r3]
 800639a:	f003 031f 	and.w	r3, r3, #31
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	fa22 f303 	lsr.w	r3, r2, r3
 80063a4:	4a0a      	ldr	r2, [pc, #40]	@ (80063d0 <HAL_RCC_ClockConfig+0x360>)
 80063a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80063a8:	4a0a      	ldr	r2, [pc, #40]	@ (80063d4 <HAL_RCC_ClockConfig+0x364>)
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80063ae:	4b0a      	ldr	r3, [pc, #40]	@ (80063d8 <HAL_RCC_ClockConfig+0x368>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fc fc98 	bl	8002ce8 <HAL_InitTick>
 80063b8:	4603      	mov	r3, r0
 80063ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3718      	adds	r7, #24
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	58024400 	.word	0x58024400
 80063cc:	080115a8 	.word	0x080115a8
 80063d0:	24000040 	.word	0x24000040
 80063d4:	2400003c 	.word	0x2400003c
 80063d8:	24000044 	.word	0x24000044

080063dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	b089      	sub	sp, #36	@ 0x24
 80063e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063e2:	4bb3      	ldr	r3, [pc, #716]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063ea:	2b18      	cmp	r3, #24
 80063ec:	f200 8155 	bhi.w	800669a <HAL_RCC_GetSysClockFreq+0x2be>
 80063f0:	a201      	add	r2, pc, #4	@ (adr r2, 80063f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80063f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f6:	bf00      	nop
 80063f8:	0800645d 	.word	0x0800645d
 80063fc:	0800669b 	.word	0x0800669b
 8006400:	0800669b 	.word	0x0800669b
 8006404:	0800669b 	.word	0x0800669b
 8006408:	0800669b 	.word	0x0800669b
 800640c:	0800669b 	.word	0x0800669b
 8006410:	0800669b 	.word	0x0800669b
 8006414:	0800669b 	.word	0x0800669b
 8006418:	08006483 	.word	0x08006483
 800641c:	0800669b 	.word	0x0800669b
 8006420:	0800669b 	.word	0x0800669b
 8006424:	0800669b 	.word	0x0800669b
 8006428:	0800669b 	.word	0x0800669b
 800642c:	0800669b 	.word	0x0800669b
 8006430:	0800669b 	.word	0x0800669b
 8006434:	0800669b 	.word	0x0800669b
 8006438:	08006489 	.word	0x08006489
 800643c:	0800669b 	.word	0x0800669b
 8006440:	0800669b 	.word	0x0800669b
 8006444:	0800669b 	.word	0x0800669b
 8006448:	0800669b 	.word	0x0800669b
 800644c:	0800669b 	.word	0x0800669b
 8006450:	0800669b 	.word	0x0800669b
 8006454:	0800669b 	.word	0x0800669b
 8006458:	0800648f 	.word	0x0800648f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800645c:	4b94      	ldr	r3, [pc, #592]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0320 	and.w	r3, r3, #32
 8006464:	2b00      	cmp	r3, #0
 8006466:	d009      	beq.n	800647c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006468:	4b91      	ldr	r3, [pc, #580]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	08db      	lsrs	r3, r3, #3
 800646e:	f003 0303 	and.w	r3, r3, #3
 8006472:	4a90      	ldr	r2, [pc, #576]	@ (80066b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006474:	fa22 f303 	lsr.w	r3, r2, r3
 8006478:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800647a:	e111      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800647c:	4b8d      	ldr	r3, [pc, #564]	@ (80066b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800647e:	61bb      	str	r3, [r7, #24]
      break;
 8006480:	e10e      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006482:	4b8d      	ldr	r3, [pc, #564]	@ (80066b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006484:	61bb      	str	r3, [r7, #24]
      break;
 8006486:	e10b      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006488:	4b8c      	ldr	r3, [pc, #560]	@ (80066bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800648a:	61bb      	str	r3, [r7, #24]
      break;
 800648c:	e108      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800648e:	4b88      	ldr	r3, [pc, #544]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	f003 0303 	and.w	r3, r3, #3
 8006496:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006498:	4b85      	ldr	r3, [pc, #532]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800649a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649c:	091b      	lsrs	r3, r3, #4
 800649e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80064a4:	4b82      	ldr	r3, [pc, #520]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80064ae:	4b80      	ldr	r3, [pc, #512]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064b2:	08db      	lsrs	r3, r3, #3
 80064b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	fb02 f303 	mul.w	r3, r2, r3
 80064be:	ee07 3a90 	vmov	s15, r3
 80064c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 80e1 	beq.w	8006694 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	f000 8083 	beq.w	80065e0 <HAL_RCC_GetSysClockFreq+0x204>
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2b02      	cmp	r3, #2
 80064de:	f200 80a1 	bhi.w	8006624 <HAL_RCC_GetSysClockFreq+0x248>
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <HAL_RCC_GetSysClockFreq+0x114>
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d056      	beq.n	800659c <HAL_RCC_GetSysClockFreq+0x1c0>
 80064ee:	e099      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064f0:	4b6f      	ldr	r3, [pc, #444]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d02d      	beq.n	8006558 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064fc:	4b6c      	ldr	r3, [pc, #432]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	08db      	lsrs	r3, r3, #3
 8006502:	f003 0303 	and.w	r3, r3, #3
 8006506:	4a6b      	ldr	r2, [pc, #428]	@ (80066b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006508:	fa22 f303 	lsr.w	r3, r2, r3
 800650c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	ee07 3a90 	vmov	s15, r3
 8006514:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	ee07 3a90 	vmov	s15, r3
 800651e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006526:	4b62      	ldr	r3, [pc, #392]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006536:	ed97 6a02 	vldr	s12, [r7, #8]
 800653a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80066c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800653e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800654a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800654e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006552:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006556:	e087      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006562:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80066c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800656a:	4b51      	ldr	r3, [pc, #324]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800656c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800656e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006572:	ee07 3a90 	vmov	s15, r3
 8006576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800657a:	ed97 6a02 	vldr	s12, [r7, #8]
 800657e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80066c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800658a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800658e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800659a:	e065      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80066c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80065aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ae:	4b40      	ldr	r3, [pc, #256]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b6:	ee07 3a90 	vmov	s15, r3
 80065ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065be:	ed97 6a02 	vldr	s12, [r7, #8]
 80065c2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80066c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80065c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80065de:	e043      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80066cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80065ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065f2:	4b2f      	ldr	r3, [pc, #188]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065fa:	ee07 3a90 	vmov	s15, r3
 80065fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006602:	ed97 6a02 	vldr	s12, [r7, #8]
 8006606:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80066c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800660a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800660e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800661a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800661e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006622:	e021      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	ee07 3a90 	vmov	s15, r3
 800662a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800662e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80066c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006636:	4b1e      	ldr	r3, [pc, #120]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800663e:	ee07 3a90 	vmov	s15, r3
 8006642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006646:	ed97 6a02 	vldr	s12, [r7, #8]
 800664a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80066c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800664e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800665a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800665e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006662:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006666:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006668:	4b11      	ldr	r3, [pc, #68]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800666a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666c:	0a5b      	lsrs	r3, r3, #9
 800666e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006672:	3301      	adds	r3, #1
 8006674:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	ee07 3a90 	vmov	s15, r3
 800667c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006680:	edd7 6a07 	vldr	s13, [r7, #28]
 8006684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800668c:	ee17 3a90 	vmov	r3, s15
 8006690:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006692:	e005      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	61bb      	str	r3, [r7, #24]
      break;
 8006698:	e002      	b.n	80066a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800669a:	4b07      	ldr	r3, [pc, #28]	@ (80066b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800669c:	61bb      	str	r3, [r7, #24]
      break;
 800669e:	bf00      	nop
  }

  return sysclockfreq;
 80066a0:	69bb      	ldr	r3, [r7, #24]
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3724      	adds	r7, #36	@ 0x24
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	58024400 	.word	0x58024400
 80066b4:	03d09000 	.word	0x03d09000
 80066b8:	003d0900 	.word	0x003d0900
 80066bc:	016e3600 	.word	0x016e3600
 80066c0:	46000000 	.word	0x46000000
 80066c4:	4c742400 	.word	0x4c742400
 80066c8:	4a742400 	.word	0x4a742400
 80066cc:	4bb71b00 	.word	0x4bb71b00

080066d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80066d6:	f7ff fe81 	bl	80063dc <HAL_RCC_GetSysClockFreq>
 80066da:	4602      	mov	r2, r0
 80066dc:	4b10      	ldr	r3, [pc, #64]	@ (8006720 <HAL_RCC_GetHCLKFreq+0x50>)
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	0a1b      	lsrs	r3, r3, #8
 80066e2:	f003 030f 	and.w	r3, r3, #15
 80066e6:	490f      	ldr	r1, [pc, #60]	@ (8006724 <HAL_RCC_GetHCLKFreq+0x54>)
 80066e8:	5ccb      	ldrb	r3, [r1, r3]
 80066ea:	f003 031f 	and.w	r3, r3, #31
 80066ee:	fa22 f303 	lsr.w	r3, r2, r3
 80066f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006720 <HAL_RCC_GetHCLKFreq+0x50>)
 80066f6:	699b      	ldr	r3, [r3, #24]
 80066f8:	f003 030f 	and.w	r3, r3, #15
 80066fc:	4a09      	ldr	r2, [pc, #36]	@ (8006724 <HAL_RCC_GetHCLKFreq+0x54>)
 80066fe:	5cd3      	ldrb	r3, [r2, r3]
 8006700:	f003 031f 	and.w	r3, r3, #31
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	fa22 f303 	lsr.w	r3, r2, r3
 800670a:	4a07      	ldr	r2, [pc, #28]	@ (8006728 <HAL_RCC_GetHCLKFreq+0x58>)
 800670c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800670e:	4a07      	ldr	r2, [pc, #28]	@ (800672c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006714:	4b04      	ldr	r3, [pc, #16]	@ (8006728 <HAL_RCC_GetHCLKFreq+0x58>)
 8006716:	681b      	ldr	r3, [r3, #0]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3708      	adds	r7, #8
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	58024400 	.word	0x58024400
 8006724:	080115a8 	.word	0x080115a8
 8006728:	24000040 	.word	0x24000040
 800672c:	2400003c 	.word	0x2400003c

08006730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006734:	f7ff ffcc 	bl	80066d0 <HAL_RCC_GetHCLKFreq>
 8006738:	4602      	mov	r2, r0
 800673a:	4b06      	ldr	r3, [pc, #24]	@ (8006754 <HAL_RCC_GetPCLK1Freq+0x24>)
 800673c:	69db      	ldr	r3, [r3, #28]
 800673e:	091b      	lsrs	r3, r3, #4
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	4904      	ldr	r1, [pc, #16]	@ (8006758 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006746:	5ccb      	ldrb	r3, [r1, r3]
 8006748:	f003 031f 	and.w	r3, r3, #31
 800674c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006750:	4618      	mov	r0, r3
 8006752:	bd80      	pop	{r7, pc}
 8006754:	58024400 	.word	0x58024400
 8006758:	080115a8 	.word	0x080115a8

0800675c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006760:	f7ff ffb6 	bl	80066d0 <HAL_RCC_GetHCLKFreq>
 8006764:	4602      	mov	r2, r0
 8006766:	4b06      	ldr	r3, [pc, #24]	@ (8006780 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	0a1b      	lsrs	r3, r3, #8
 800676c:	f003 0307 	and.w	r3, r3, #7
 8006770:	4904      	ldr	r1, [pc, #16]	@ (8006784 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006772:	5ccb      	ldrb	r3, [r1, r3]
 8006774:	f003 031f 	and.w	r3, r3, #31
 8006778:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800677c:	4618      	mov	r0, r3
 800677e:	bd80      	pop	{r7, pc}
 8006780:	58024400 	.word	0x58024400
 8006784:	080115a8 	.word	0x080115a8

08006788 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	223f      	movs	r2, #63	@ 0x3f
 8006796:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006798:	4b1a      	ldr	r3, [pc, #104]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	f003 0207 	and.w	r2, r3, #7
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80067a4:	4b17      	ldr	r3, [pc, #92]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80067b0:	4b14      	ldr	r3, [pc, #80]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	f003 020f 	and.w	r2, r3, #15
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80067bc:	4b11      	ldr	r3, [pc, #68]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80067c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067ca:	69db      	ldr	r3, [r3, #28]
 80067cc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80067d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80067e0:	4b08      	ldr	r3, [pc, #32]	@ (8006804 <HAL_RCC_GetClockConfig+0x7c>)
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80067ec:	4b06      	ldr	r3, [pc, #24]	@ (8006808 <HAL_RCC_GetClockConfig+0x80>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 020f 	and.w	r2, r3, #15
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	601a      	str	r2, [r3, #0]
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	58024400 	.word	0x58024400
 8006808:	52002000 	.word	0x52002000

0800680c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800680c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006810:	b0c6      	sub	sp, #280	@ 0x118
 8006812:	af00      	add	r7, sp, #0
 8006814:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006818:	2300      	movs	r3, #0
 800681a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800681e:	2300      	movs	r3, #0
 8006820:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006830:	2500      	movs	r5, #0
 8006832:	ea54 0305 	orrs.w	r3, r4, r5
 8006836:	d049      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800683c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800683e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006842:	d02f      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006844:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006848:	d828      	bhi.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800684a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800684e:	d01a      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006850:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006854:	d822      	bhi.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800685a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800685e:	d007      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006860:	e01c      	b.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006862:	4bab      	ldr	r3, [pc, #684]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006866:	4aaa      	ldr	r2, [pc, #680]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800686c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800686e:	e01a      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006874:	3308      	adds	r3, #8
 8006876:	2102      	movs	r1, #2
 8006878:	4618      	mov	r0, r3
 800687a:	f001 fc25 	bl	80080c8 <RCCEx_PLL2_Config>
 800687e:	4603      	mov	r3, r0
 8006880:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006884:	e00f      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800688a:	3328      	adds	r3, #40	@ 0x28
 800688c:	2102      	movs	r1, #2
 800688e:	4618      	mov	r0, r3
 8006890:	f001 fccc 	bl	800822c <RCCEx_PLL3_Config>
 8006894:	4603      	mov	r3, r0
 8006896:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800689a:	e004      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068a2:	e000      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80068a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10a      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80068ae:	4b98      	ldr	r3, [pc, #608]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80068b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80068b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068bc:	4a94      	ldr	r2, [pc, #592]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80068be:	430b      	orrs	r3, r1
 80068c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80068c2:	e003      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80068cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80068d8:	f04f 0900 	mov.w	r9, #0
 80068dc:	ea58 0309 	orrs.w	r3, r8, r9
 80068e0:	d047      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80068e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d82a      	bhi.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80068ec:	a201      	add	r2, pc, #4	@ (adr r2, 80068f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80068ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f2:	bf00      	nop
 80068f4:	08006909 	.word	0x08006909
 80068f8:	08006917 	.word	0x08006917
 80068fc:	0800692d 	.word	0x0800692d
 8006900:	0800694b 	.word	0x0800694b
 8006904:	0800694b 	.word	0x0800694b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006908:	4b81      	ldr	r3, [pc, #516]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800690a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690c:	4a80      	ldr	r2, [pc, #512]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800690e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006912:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006914:	e01a      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800691a:	3308      	adds	r3, #8
 800691c:	2100      	movs	r1, #0
 800691e:	4618      	mov	r0, r3
 8006920:	f001 fbd2 	bl	80080c8 <RCCEx_PLL2_Config>
 8006924:	4603      	mov	r3, r0
 8006926:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800692a:	e00f      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800692c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006930:	3328      	adds	r3, #40	@ 0x28
 8006932:	2100      	movs	r1, #0
 8006934:	4618      	mov	r0, r3
 8006936:	f001 fc79 	bl	800822c <RCCEx_PLL3_Config>
 800693a:	4603      	mov	r3, r0
 800693c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006940:	e004      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006948:	e000      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800694a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800694c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10a      	bne.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006954:	4b6e      	ldr	r3, [pc, #440]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006958:	f023 0107 	bic.w	r1, r3, #7
 800695c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006962:	4a6b      	ldr	r2, [pc, #428]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006964:	430b      	orrs	r3, r1
 8006966:	6513      	str	r3, [r2, #80]	@ 0x50
 8006968:	e003      	b.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800696a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800696e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800697e:	f04f 0b00 	mov.w	fp, #0
 8006982:	ea5a 030b 	orrs.w	r3, sl, fp
 8006986:	d05b      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800698c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006990:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006994:	d03b      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006996:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800699a:	d834      	bhi.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800699c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80069a0:	d037      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80069a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80069a6:	d82e      	bhi.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80069a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80069ac:	d033      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80069ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80069b2:	d828      	bhi.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80069b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069b8:	d01a      	beq.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80069ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069be:	d822      	bhi.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d003      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80069c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069c8:	d007      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80069ca:	e01c      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069cc:	4b50      	ldr	r3, [pc, #320]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d0:	4a4f      	ldr	r2, [pc, #316]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069d8:	e01e      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069de:	3308      	adds	r3, #8
 80069e0:	2100      	movs	r1, #0
 80069e2:	4618      	mov	r0, r3
 80069e4:	f001 fb70 	bl	80080c8 <RCCEx_PLL2_Config>
 80069e8:	4603      	mov	r3, r0
 80069ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80069ee:	e013      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069f4:	3328      	adds	r3, #40	@ 0x28
 80069f6:	2100      	movs	r1, #0
 80069f8:	4618      	mov	r0, r3
 80069fa:	f001 fc17 	bl	800822c <RCCEx_PLL3_Config>
 80069fe:	4603      	mov	r3, r0
 8006a00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a04:	e008      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a0c:	e004      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006a0e:	bf00      	nop
 8006a10:	e002      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006a12:	bf00      	nop
 8006a14:	e000      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006a16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10b      	bne.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006a20:	4b3b      	ldr	r3, [pc, #236]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a24:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006a30:	4a37      	ldr	r2, [pc, #220]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a32:	430b      	orrs	r3, r1
 8006a34:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a36:	e003      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a48:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006a4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006a50:	2300      	movs	r3, #0
 8006a52:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006a56:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	d05d      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a64:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006a68:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006a6c:	d03b      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006a6e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006a72:	d834      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a78:	d037      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006a7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a7e:	d82e      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006a80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a84:	d033      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006a86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a8a:	d828      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006a8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a90:	d01a      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006a92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a96:	d822      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d003      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006a9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aa0:	d007      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006aa2:	e01c      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa8:	4a19      	ldr	r2, [pc, #100]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ab0:	e01e      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab6:	3308      	adds	r3, #8
 8006ab8:	2100      	movs	r1, #0
 8006aba:	4618      	mov	r0, r3
 8006abc:	f001 fb04 	bl	80080c8 <RCCEx_PLL2_Config>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006ac6:	e013      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006acc:	3328      	adds	r3, #40	@ 0x28
 8006ace:	2100      	movs	r1, #0
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f001 fbab 	bl	800822c <RCCEx_PLL3_Config>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006adc:	e008      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ae4:	e004      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006ae6:	bf00      	nop
 8006ae8:	e002      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006aea:	bf00      	nop
 8006aec:	e000      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006aee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006af0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10d      	bne.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006af8:	4b05      	ldr	r3, [pc, #20]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006afc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006b08:	4a01      	ldr	r2, [pc, #4]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b0e:	e005      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006b10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006b28:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b32:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006b36:	460b      	mov	r3, r1
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	d03a      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b42:	2b30      	cmp	r3, #48	@ 0x30
 8006b44:	d01f      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006b46:	2b30      	cmp	r3, #48	@ 0x30
 8006b48:	d819      	bhi.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006b4a:	2b20      	cmp	r3, #32
 8006b4c:	d00c      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	d815      	bhi.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d019      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006b56:	2b10      	cmp	r3, #16
 8006b58:	d111      	bne.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b5a:	4baa      	ldr	r3, [pc, #680]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	4aa9      	ldr	r2, [pc, #676]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006b66:	e011      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	2102      	movs	r1, #2
 8006b70:	4618      	mov	r0, r3
 8006b72:	f001 faa9 	bl	80080c8 <RCCEx_PLL2_Config>
 8006b76:	4603      	mov	r3, r0
 8006b78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006b7c:	e006      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b84:	e002      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006b86:	bf00      	nop
 8006b88:	e000      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006b8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10a      	bne.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006b94:	4b9b      	ldr	r3, [pc, #620]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b98:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba2:	4a98      	ldr	r2, [pc, #608]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ba4:	430b      	orrs	r3, r1
 8006ba6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ba8:	e003      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006baa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006bae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bba:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006bbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006bc8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006bcc:	460b      	mov	r3, r1
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	d051      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bdc:	d035      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006bde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006be2:	d82e      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006be4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006be8:	d031      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006bea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bee:	d828      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bf4:	d01a      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bfa:	d822      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d003      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006c00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c04:	d007      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006c06:	e01c      	b.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c08:	4b7e      	ldr	r3, [pc, #504]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0c:	4a7d      	ldr	r2, [pc, #500]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006c14:	e01c      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f001 fa52 	bl	80080c8 <RCCEx_PLL2_Config>
 8006c24:	4603      	mov	r3, r0
 8006c26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006c2a:	e011      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c30:	3328      	adds	r3, #40	@ 0x28
 8006c32:	2100      	movs	r1, #0
 8006c34:	4618      	mov	r0, r3
 8006c36:	f001 faf9 	bl	800822c <RCCEx_PLL3_Config>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006c40:	e006      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c48:	e002      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006c4a:	bf00      	nop
 8006c4c:	e000      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006c4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d10a      	bne.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006c58:	4b6a      	ldr	r3, [pc, #424]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c5c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c66:	4a67      	ldr	r2, [pc, #412]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c68:	430b      	orrs	r3, r1
 8006c6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c6c:	e003      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006c76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006c82:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c86:	2300      	movs	r3, #0
 8006c88:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006c8c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006c90:	460b      	mov	r3, r1
 8006c92:	4313      	orrs	r3, r2
 8006c94:	d053      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ca0:	d033      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006ca2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ca6:	d82c      	bhi.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ca8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cac:	d02f      	beq.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006cae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cb2:	d826      	bhi.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006cb4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006cb8:	d02b      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006cba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006cbe:	d820      	bhi.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cc4:	d012      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006cc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cca:	d81a      	bhi.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d022      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cd4:	d115      	bne.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cda:	3308      	adds	r3, #8
 8006cdc:	2101      	movs	r1, #1
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f001 f9f2 	bl	80080c8 <RCCEx_PLL2_Config>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cea:	e015      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cf0:	3328      	adds	r3, #40	@ 0x28
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f001 fa99 	bl	800822c <RCCEx_PLL3_Config>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006d00:	e00a      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d08:	e006      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006d0a:	bf00      	nop
 8006d0c:	e004      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006d0e:	bf00      	nop
 8006d10:	e002      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006d12:	bf00      	nop
 8006d14:	e000      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d10a      	bne.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006d20:	4b38      	ldr	r3, [pc, #224]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d24:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d2e:	4a35      	ldr	r2, [pc, #212]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d30:	430b      	orrs	r3, r1
 8006d32:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d34:	e003      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d46:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006d4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d54:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d58:	460b      	mov	r3, r1
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	d058      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d6a:	d033      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d70:	d82c      	bhi.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d76:	d02f      	beq.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d7c:	d826      	bhi.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006d7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d82:	d02b      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006d84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d88:	d820      	bhi.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006d8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d8e:	d012      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006d90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d94:	d81a      	bhi.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d022      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006d9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d9e:	d115      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da4:	3308      	adds	r3, #8
 8006da6:	2101      	movs	r1, #1
 8006da8:	4618      	mov	r0, r3
 8006daa:	f001 f98d 	bl	80080c8 <RCCEx_PLL2_Config>
 8006dae:	4603      	mov	r3, r0
 8006db0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006db4:	e015      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dba:	3328      	adds	r3, #40	@ 0x28
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f001 fa34 	bl	800822c <RCCEx_PLL3_Config>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006dca:	e00a      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006dd2:	e006      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006dd4:	bf00      	nop
 8006dd6:	e004      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006dd8:	bf00      	nop
 8006dda:	e002      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006ddc:	bf00      	nop
 8006dde:	e000      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006de2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10e      	bne.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006dea:	4b06      	ldr	r3, [pc, #24]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006dfa:	4a02      	ldr	r2, [pc, #8]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e00:	e006      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006e02:	bf00      	nop
 8006e04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e18:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e20:	2300      	movs	r3, #0
 8006e22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e26:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	d037      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e3a:	d00e      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006e3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e40:	d816      	bhi.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d018      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006e46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e4a:	d111      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e4c:	4bc4      	ldr	r3, [pc, #784]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	4ac3      	ldr	r2, [pc, #780]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e58:	e00f      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e5e:	3308      	adds	r3, #8
 8006e60:	2101      	movs	r1, #1
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 f930 	bl	80080c8 <RCCEx_PLL2_Config>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e6e:	e004      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e76:	e000      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10a      	bne.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006e82:	4bb7      	ldr	r3, [pc, #732]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e86:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e90:	4ab3      	ldr	r2, [pc, #716]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e92:	430b      	orrs	r3, r1
 8006e94:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e96:	e003      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006eac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006eb6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	d039      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d81c      	bhi.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006eca:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006f0d 	.word	0x08006f0d
 8006ed4:	08006ee1 	.word	0x08006ee1
 8006ed8:	08006eef 	.word	0x08006eef
 8006edc:	08006f0d 	.word	0x08006f0d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ee0:	4b9f      	ldr	r3, [pc, #636]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee4:	4a9e      	ldr	r2, [pc, #632]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ee6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006eec:	e00f      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006eee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef2:	3308      	adds	r3, #8
 8006ef4:	2102      	movs	r1, #2
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f001 f8e6 	bl	80080c8 <RCCEx_PLL2_Config>
 8006efc:	4603      	mov	r3, r0
 8006efe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006f02:	e004      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f0a:	e000      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10a      	bne.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006f16:	4b92      	ldr	r3, [pc, #584]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1a:	f023 0103 	bic.w	r1, r3, #3
 8006f1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f24:	4a8e      	ldr	r2, [pc, #568]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f26:	430b      	orrs	r3, r1
 8006f28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f2a:	e003      	b.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006f40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f44:	2300      	movs	r3, #0
 8006f46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f4a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4313      	orrs	r3, r2
 8006f52:	f000 8099 	beq.w	8007088 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f56:	4b83      	ldr	r3, [pc, #524]	@ (8007164 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a82      	ldr	r2, [pc, #520]	@ (8007164 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f62:	f7fc fa17 	bl	8003394 <HAL_GetTick>
 8006f66:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f6a:	e00b      	b.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f6c:	f7fc fa12 	bl	8003394 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	2b64      	cmp	r3, #100	@ 0x64
 8006f7a:	d903      	bls.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f82:	e005      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f84:	4b77      	ldr	r3, [pc, #476]	@ (8007164 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d0ed      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006f90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d173      	bne.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006f98:	4b71      	ldr	r3, [pc, #452]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fa0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006fa4:	4053      	eors	r3, r2
 8006fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d015      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fae:	4b6c      	ldr	r3, [pc, #432]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fb6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fba:	4b69      	ldr	r3, [pc, #420]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fbe:	4a68      	ldr	r2, [pc, #416]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fc4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fc6:	4b66      	ldr	r3, [pc, #408]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fca:	4a65      	ldr	r2, [pc, #404]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fd0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006fd2:	4a63      	ldr	r2, [pc, #396]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fd8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fe6:	d118      	bne.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fe8:	f7fc f9d4 	bl	8003394 <HAL_GetTick>
 8006fec:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ff0:	e00d      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ff2:	f7fc f9cf 	bl	8003394 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006ffc:	1ad2      	subs	r2, r2, r3
 8006ffe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007002:	429a      	cmp	r2, r3
 8007004:	d903      	bls.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800700c:	e005      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800700e:	4b54      	ldr	r3, [pc, #336]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b00      	cmp	r3, #0
 8007018:	d0eb      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800701a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800701e:	2b00      	cmp	r3, #0
 8007020:	d129      	bne.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007026:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800702a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800702e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007032:	d10e      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007034:	4b4a      	ldr	r3, [pc, #296]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800703c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007040:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007044:	091a      	lsrs	r2, r3, #4
 8007046:	4b48      	ldr	r3, [pc, #288]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007048:	4013      	ands	r3, r2
 800704a:	4a45      	ldr	r2, [pc, #276]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800704c:	430b      	orrs	r3, r1
 800704e:	6113      	str	r3, [r2, #16]
 8007050:	e005      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007052:	4b43      	ldr	r3, [pc, #268]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	4a42      	ldr	r2, [pc, #264]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007058:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800705c:	6113      	str	r3, [r2, #16]
 800705e:	4b40      	ldr	r3, [pc, #256]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007060:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007066:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800706a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800706e:	4a3c      	ldr	r2, [pc, #240]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007070:	430b      	orrs	r3, r1
 8007072:	6713      	str	r3, [r2, #112]	@ 0x70
 8007074:	e008      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007076:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800707a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800707e:	e003      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007080:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007084:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	f002 0301 	and.w	r3, r2, #1
 8007094:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007098:	2300      	movs	r3, #0
 800709a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800709e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80070a2:	460b      	mov	r3, r1
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f000 808f 	beq.w	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80070aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070b0:	2b28      	cmp	r3, #40	@ 0x28
 80070b2:	d871      	bhi.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80070b4:	a201      	add	r2, pc, #4	@ (adr r2, 80070bc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80070b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ba:	bf00      	nop
 80070bc:	080071a1 	.word	0x080071a1
 80070c0:	08007199 	.word	0x08007199
 80070c4:	08007199 	.word	0x08007199
 80070c8:	08007199 	.word	0x08007199
 80070cc:	08007199 	.word	0x08007199
 80070d0:	08007199 	.word	0x08007199
 80070d4:	08007199 	.word	0x08007199
 80070d8:	08007199 	.word	0x08007199
 80070dc:	0800716d 	.word	0x0800716d
 80070e0:	08007199 	.word	0x08007199
 80070e4:	08007199 	.word	0x08007199
 80070e8:	08007199 	.word	0x08007199
 80070ec:	08007199 	.word	0x08007199
 80070f0:	08007199 	.word	0x08007199
 80070f4:	08007199 	.word	0x08007199
 80070f8:	08007199 	.word	0x08007199
 80070fc:	08007183 	.word	0x08007183
 8007100:	08007199 	.word	0x08007199
 8007104:	08007199 	.word	0x08007199
 8007108:	08007199 	.word	0x08007199
 800710c:	08007199 	.word	0x08007199
 8007110:	08007199 	.word	0x08007199
 8007114:	08007199 	.word	0x08007199
 8007118:	08007199 	.word	0x08007199
 800711c:	080071a1 	.word	0x080071a1
 8007120:	08007199 	.word	0x08007199
 8007124:	08007199 	.word	0x08007199
 8007128:	08007199 	.word	0x08007199
 800712c:	08007199 	.word	0x08007199
 8007130:	08007199 	.word	0x08007199
 8007134:	08007199 	.word	0x08007199
 8007138:	08007199 	.word	0x08007199
 800713c:	080071a1 	.word	0x080071a1
 8007140:	08007199 	.word	0x08007199
 8007144:	08007199 	.word	0x08007199
 8007148:	08007199 	.word	0x08007199
 800714c:	08007199 	.word	0x08007199
 8007150:	08007199 	.word	0x08007199
 8007154:	08007199 	.word	0x08007199
 8007158:	08007199 	.word	0x08007199
 800715c:	080071a1 	.word	0x080071a1
 8007160:	58024400 	.word	0x58024400
 8007164:	58024800 	.word	0x58024800
 8007168:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800716c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007170:	3308      	adds	r3, #8
 8007172:	2101      	movs	r1, #1
 8007174:	4618      	mov	r0, r3
 8007176:	f000 ffa7 	bl	80080c8 <RCCEx_PLL2_Config>
 800717a:	4603      	mov	r3, r0
 800717c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007180:	e00f      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007186:	3328      	adds	r3, #40	@ 0x28
 8007188:	2101      	movs	r1, #1
 800718a:	4618      	mov	r0, r3
 800718c:	f001 f84e 	bl	800822c <RCCEx_PLL3_Config>
 8007190:	4603      	mov	r3, r0
 8007192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007196:	e004      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800719e:	e000      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80071a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10a      	bne.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80071aa:	4bbf      	ldr	r3, [pc, #764]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80071ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80071b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071b8:	4abb      	ldr	r2, [pc, #748]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80071ba:	430b      	orrs	r3, r1
 80071bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80071be:	e003      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80071c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f002 0302 	and.w	r3, r2, #2
 80071d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071d8:	2300      	movs	r3, #0
 80071da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071de:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80071e2:	460b      	mov	r3, r1
 80071e4:	4313      	orrs	r3, r2
 80071e6:	d041      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80071e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ee:	2b05      	cmp	r3, #5
 80071f0:	d824      	bhi.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80071f2:	a201      	add	r2, pc, #4	@ (adr r2, 80071f8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80071f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f8:	08007245 	.word	0x08007245
 80071fc:	08007211 	.word	0x08007211
 8007200:	08007227 	.word	0x08007227
 8007204:	08007245 	.word	0x08007245
 8007208:	08007245 	.word	0x08007245
 800720c:	08007245 	.word	0x08007245
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007214:	3308      	adds	r3, #8
 8007216:	2101      	movs	r1, #1
 8007218:	4618      	mov	r0, r3
 800721a:	f000 ff55 	bl	80080c8 <RCCEx_PLL2_Config>
 800721e:	4603      	mov	r3, r0
 8007220:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007224:	e00f      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722a:	3328      	adds	r3, #40	@ 0x28
 800722c:	2101      	movs	r1, #1
 800722e:	4618      	mov	r0, r3
 8007230:	f000 fffc 	bl	800822c <RCCEx_PLL3_Config>
 8007234:	4603      	mov	r3, r0
 8007236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800723a:	e004      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007242:	e000      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007246:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10a      	bne.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800724e:	4b96      	ldr	r3, [pc, #600]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007252:	f023 0107 	bic.w	r1, r3, #7
 8007256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800725a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800725c:	4a92      	ldr	r2, [pc, #584]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800725e:	430b      	orrs	r3, r1
 8007260:	6553      	str	r3, [r2, #84]	@ 0x54
 8007262:	e003      	b.n	800726c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007264:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007268:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800726c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	f002 0304 	and.w	r3, r2, #4
 8007278:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800727c:	2300      	movs	r3, #0
 800727e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007282:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007286:	460b      	mov	r3, r1
 8007288:	4313      	orrs	r3, r2
 800728a:	d044      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800728c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007294:	2b05      	cmp	r3, #5
 8007296:	d825      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007298:	a201      	add	r2, pc, #4	@ (adr r2, 80072a0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800729a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800729e:	bf00      	nop
 80072a0:	080072ed 	.word	0x080072ed
 80072a4:	080072b9 	.word	0x080072b9
 80072a8:	080072cf 	.word	0x080072cf
 80072ac:	080072ed 	.word	0x080072ed
 80072b0:	080072ed 	.word	0x080072ed
 80072b4:	080072ed 	.word	0x080072ed
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072bc:	3308      	adds	r3, #8
 80072be:	2101      	movs	r1, #1
 80072c0:	4618      	mov	r0, r3
 80072c2:	f000 ff01 	bl	80080c8 <RCCEx_PLL2_Config>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80072cc:	e00f      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d2:	3328      	adds	r3, #40	@ 0x28
 80072d4:	2101      	movs	r1, #1
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 ffa8 	bl	800822c <RCCEx_PLL3_Config>
 80072dc:	4603      	mov	r3, r0
 80072de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80072e2:	e004      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072ea:	e000      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80072ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10b      	bne.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072f6:	4b6c      	ldr	r3, [pc, #432]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80072f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fa:	f023 0107 	bic.w	r1, r3, #7
 80072fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007306:	4a68      	ldr	r2, [pc, #416]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007308:	430b      	orrs	r3, r1
 800730a:	6593      	str	r3, [r2, #88]	@ 0x58
 800730c:	e003      	b.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800730e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007312:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007316:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731e:	f002 0320 	and.w	r3, r2, #32
 8007322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007326:	2300      	movs	r3, #0
 8007328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800732c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007330:	460b      	mov	r3, r1
 8007332:	4313      	orrs	r3, r2
 8007334:	d055      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800733a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800733e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007342:	d033      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007344:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007348:	d82c      	bhi.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800734a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800734e:	d02f      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007354:	d826      	bhi.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007356:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800735a:	d02b      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800735c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007360:	d820      	bhi.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007362:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007366:	d012      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007368:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800736c:	d81a      	bhi.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800736e:	2b00      	cmp	r3, #0
 8007370:	d022      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007372:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007376:	d115      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737c:	3308      	adds	r3, #8
 800737e:	2100      	movs	r1, #0
 8007380:	4618      	mov	r0, r3
 8007382:	f000 fea1 	bl	80080c8 <RCCEx_PLL2_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800738c:	e015      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800738e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007392:	3328      	adds	r3, #40	@ 0x28
 8007394:	2102      	movs	r1, #2
 8007396:	4618      	mov	r0, r3
 8007398:	f000 ff48 	bl	800822c <RCCEx_PLL3_Config>
 800739c:	4603      	mov	r3, r0
 800739e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80073a2:	e00a      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073aa:	e006      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80073ac:	bf00      	nop
 80073ae:	e004      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80073b0:	bf00      	nop
 80073b2:	e002      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80073b4:	bf00      	nop
 80073b6:	e000      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80073b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10b      	bne.n	80073da <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073c2:	4b39      	ldr	r3, [pc, #228]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80073ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073d2:	4a35      	ldr	r2, [pc, #212]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073d4:	430b      	orrs	r3, r1
 80073d6:	6553      	str	r3, [r2, #84]	@ 0x54
 80073d8:	e003      	b.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80073e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ea:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80073ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073f2:	2300      	movs	r3, #0
 80073f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80073f8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80073fc:	460b      	mov	r3, r1
 80073fe:	4313      	orrs	r3, r2
 8007400:	d058      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007406:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800740a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800740e:	d033      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007410:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007414:	d82c      	bhi.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800741a:	d02f      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800741c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007420:	d826      	bhi.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007422:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007426:	d02b      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007428:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800742c:	d820      	bhi.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800742e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007432:	d012      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007434:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007438:	d81a      	bhi.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800743a:	2b00      	cmp	r3, #0
 800743c:	d022      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800743e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007442:	d115      	bne.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	3308      	adds	r3, #8
 800744a:	2100      	movs	r1, #0
 800744c:	4618      	mov	r0, r3
 800744e:	f000 fe3b 	bl	80080c8 <RCCEx_PLL2_Config>
 8007452:	4603      	mov	r3, r0
 8007454:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007458:	e015      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800745a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800745e:	3328      	adds	r3, #40	@ 0x28
 8007460:	2102      	movs	r1, #2
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fee2 	bl	800822c <RCCEx_PLL3_Config>
 8007468:	4603      	mov	r3, r0
 800746a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800746e:	e00a      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007476:	e006      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007478:	bf00      	nop
 800747a:	e004      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800747c:	bf00      	nop
 800747e:	e002      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007480:	bf00      	nop
 8007482:	e000      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007486:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10e      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800748e:	4b06      	ldr	r3, [pc, #24]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007492:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800749e:	4a02      	ldr	r2, [pc, #8]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80074a0:	430b      	orrs	r3, r1
 80074a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80074a4:	e006      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80074a6:	bf00      	nop
 80074a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80074b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80074c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074c4:	2300      	movs	r3, #0
 80074c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074ca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80074ce:	460b      	mov	r3, r1
 80074d0:	4313      	orrs	r3, r2
 80074d2:	d055      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80074d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074dc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074e0:	d033      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80074e2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074e6:	d82c      	bhi.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80074e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ec:	d02f      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80074ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074f2:	d826      	bhi.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80074f4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074f8:	d02b      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80074fa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074fe:	d820      	bhi.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007500:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007504:	d012      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007506:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800750a:	d81a      	bhi.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800750c:	2b00      	cmp	r3, #0
 800750e:	d022      	beq.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007510:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007514:	d115      	bne.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751a:	3308      	adds	r3, #8
 800751c:	2100      	movs	r1, #0
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fdd2 	bl	80080c8 <RCCEx_PLL2_Config>
 8007524:	4603      	mov	r3, r0
 8007526:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800752a:	e015      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800752c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007530:	3328      	adds	r3, #40	@ 0x28
 8007532:	2102      	movs	r1, #2
 8007534:	4618      	mov	r0, r3
 8007536:	f000 fe79 	bl	800822c <RCCEx_PLL3_Config>
 800753a:	4603      	mov	r3, r0
 800753c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007540:	e00a      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007548:	e006      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800754a:	bf00      	nop
 800754c:	e004      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800754e:	bf00      	nop
 8007550:	e002      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007552:	bf00      	nop
 8007554:	e000      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007556:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007558:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10b      	bne.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007560:	4ba0      	ldr	r3, [pc, #640]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007564:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007568:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007570:	4a9c      	ldr	r2, [pc, #624]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007572:	430b      	orrs	r3, r1
 8007574:	6593      	str	r3, [r2, #88]	@ 0x58
 8007576:	e003      	b.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007578:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800757c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007588:	f002 0308 	and.w	r3, r2, #8
 800758c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007590:	2300      	movs	r3, #0
 8007592:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007596:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800759a:	460b      	mov	r3, r1
 800759c:	4313      	orrs	r3, r2
 800759e:	d01e      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80075a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ac:	d10c      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80075ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b2:	3328      	adds	r3, #40	@ 0x28
 80075b4:	2102      	movs	r1, #2
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fe38 	bl	800822c <RCCEx_PLL3_Config>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80075c8:	4b86      	ldr	r3, [pc, #536]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80075ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80075d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d8:	4a82      	ldr	r2, [pc, #520]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80075da:	430b      	orrs	r3, r1
 80075dc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80075de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	f002 0310 	and.w	r3, r2, #16
 80075ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075ee:	2300      	movs	r3, #0
 80075f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075f4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80075f8:	460b      	mov	r3, r1
 80075fa:	4313      	orrs	r3, r2
 80075fc:	d01e      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80075fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800760a:	d10c      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800760c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007610:	3328      	adds	r3, #40	@ 0x28
 8007612:	2102      	movs	r1, #2
 8007614:	4618      	mov	r0, r3
 8007616:	f000 fe09 	bl	800822c <RCCEx_PLL3_Config>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007626:	4b6f      	ldr	r3, [pc, #444]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800762a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800762e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007636:	4a6b      	ldr	r2, [pc, #428]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007638:	430b      	orrs	r3, r1
 800763a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800763c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007648:	67bb      	str	r3, [r7, #120]	@ 0x78
 800764a:	2300      	movs	r3, #0
 800764c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800764e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007652:	460b      	mov	r3, r1
 8007654:	4313      	orrs	r3, r2
 8007656:	d03e      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800765c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007664:	d022      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007666:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800766a:	d81b      	bhi.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800766c:	2b00      	cmp	r3, #0
 800766e:	d003      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007674:	d00b      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007676:	e015      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	3308      	adds	r3, #8
 800767e:	2100      	movs	r1, #0
 8007680:	4618      	mov	r0, r3
 8007682:	f000 fd21 	bl	80080c8 <RCCEx_PLL2_Config>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800768c:	e00f      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800768e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007692:	3328      	adds	r3, #40	@ 0x28
 8007694:	2102      	movs	r1, #2
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fdc8 	bl	800822c <RCCEx_PLL3_Config>
 800769c:	4603      	mov	r3, r0
 800769e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80076a2:	e004      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076aa:	e000      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80076ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10b      	bne.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80076b6:	4b4b      	ldr	r3, [pc, #300]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80076be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80076c6:	4a47      	ldr	r2, [pc, #284]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80076cc:	e003      	b.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80076d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076de:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80076e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80076e4:	2300      	movs	r3, #0
 80076e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80076e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80076ec:	460b      	mov	r3, r1
 80076ee:	4313      	orrs	r3, r2
 80076f0:	d03b      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80076f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076fe:	d01f      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007700:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007704:	d818      	bhi.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007706:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800770a:	d003      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800770c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007710:	d007      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007712:	e011      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007714:	4b33      	ldr	r3, [pc, #204]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007718:	4a32      	ldr	r2, [pc, #200]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800771a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800771e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007720:	e00f      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007726:	3328      	adds	r3, #40	@ 0x28
 8007728:	2101      	movs	r1, #1
 800772a:	4618      	mov	r0, r3
 800772c:	f000 fd7e 	bl	800822c <RCCEx_PLL3_Config>
 8007730:	4603      	mov	r3, r0
 8007732:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007736:	e004      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800773e:	e000      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007742:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10b      	bne.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800774a:	4b26      	ldr	r3, [pc, #152]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800774c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800774e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007752:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775a:	4a22      	ldr	r2, [pc, #136]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800775c:	430b      	orrs	r3, r1
 800775e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007760:	e003      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007762:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007766:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800776a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007776:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007778:	2300      	movs	r3, #0
 800777a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800777c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007780:	460b      	mov	r3, r1
 8007782:	4313      	orrs	r3, r2
 8007784:	d034      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800778c:	2b00      	cmp	r3, #0
 800778e:	d003      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007794:	d007      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007796:	e011      	b.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007798:	4b12      	ldr	r3, [pc, #72]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779c:	4a11      	ldr	r2, [pc, #68]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800779e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80077a4:	e00e      	b.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077aa:	3308      	adds	r3, #8
 80077ac:	2102      	movs	r1, #2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fc8a 	bl	80080c8 <RCCEx_PLL2_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80077ba:	e003      	b.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10d      	bne.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80077cc:	4b05      	ldr	r3, [pc, #20]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077d0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80077d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077da:	4a02      	ldr	r2, [pc, #8]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077dc:	430b      	orrs	r3, r1
 80077de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077e0:	e006      	b.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80077e2:	bf00      	nop
 80077e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80077f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80077fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80077fe:	2300      	movs	r3, #0
 8007800:	667b      	str	r3, [r7, #100]	@ 0x64
 8007802:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007806:	460b      	mov	r3, r1
 8007808:	4313      	orrs	r3, r2
 800780a:	d00c      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800780c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007810:	3328      	adds	r3, #40	@ 0x28
 8007812:	2102      	movs	r1, #2
 8007814:	4618      	mov	r0, r3
 8007816:	f000 fd09 	bl	800822c <RCCEx_PLL3_Config>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d002      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007832:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007834:	2300      	movs	r3, #0
 8007836:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007838:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800783c:	460b      	mov	r3, r1
 800783e:	4313      	orrs	r3, r2
 8007840:	d036      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007846:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007848:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800784c:	d018      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800784e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007852:	d811      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007858:	d014      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800785a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785e:	d80b      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007860:	2b00      	cmp	r3, #0
 8007862:	d011      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007868:	d106      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800786a:	4bb7      	ldr	r3, [pc, #732]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786e:	4ab6      	ldr	r2, [pc, #728]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007876:	e008      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800787e:	e004      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007880:	bf00      	nop
 8007882:	e002      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007884:	bf00      	nop
 8007886:	e000      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800788a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007892:	4bad      	ldr	r3, [pc, #692]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007896:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800789a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80078a0:	4aa9      	ldr	r2, [pc, #676]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80078a2:	430b      	orrs	r3, r1
 80078a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80078a6:	e003      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80078b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80078bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80078be:	2300      	movs	r3, #0
 80078c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80078c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80078c6:	460b      	mov	r3, r1
 80078c8:	4313      	orrs	r3, r2
 80078ca:	d009      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80078cc:	4b9e      	ldr	r3, [pc, #632]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80078ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80078d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078da:	4a9b      	ldr	r2, [pc, #620]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80078dc:	430b      	orrs	r3, r1
 80078de:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80078e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80078ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ee:	2300      	movs	r3, #0
 80078f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078f2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80078f6:	460b      	mov	r3, r1
 80078f8:	4313      	orrs	r3, r2
 80078fa:	d009      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078fc:	4b92      	ldr	r3, [pc, #584]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80078fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007900:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007908:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800790a:	4a8f      	ldr	r2, [pc, #572]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800790c:	430b      	orrs	r3, r1
 800790e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007910:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007918:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800791c:	643b      	str	r3, [r7, #64]	@ 0x40
 800791e:	2300      	movs	r3, #0
 8007920:	647b      	str	r3, [r7, #68]	@ 0x44
 8007922:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007926:	460b      	mov	r3, r1
 8007928:	4313      	orrs	r3, r2
 800792a:	d00e      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800792c:	4b86      	ldr	r3, [pc, #536]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	4a85      	ldr	r2, [pc, #532]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007932:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007936:	6113      	str	r3, [r2, #16]
 8007938:	4b83      	ldr	r3, [pc, #524]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800793a:	6919      	ldr	r1, [r3, #16]
 800793c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007940:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007944:	4a80      	ldr	r2, [pc, #512]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007946:	430b      	orrs	r3, r1
 8007948:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800794a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800794e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007952:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007956:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007958:	2300      	movs	r3, #0
 800795a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800795c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007960:	460b      	mov	r3, r1
 8007962:	4313      	orrs	r3, r2
 8007964:	d009      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007966:	4b78      	ldr	r3, [pc, #480]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800796a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800796e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007974:	4a74      	ldr	r2, [pc, #464]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007976:	430b      	orrs	r3, r1
 8007978:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800797a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800797e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007982:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007986:	633b      	str	r3, [r7, #48]	@ 0x30
 8007988:	2300      	movs	r3, #0
 800798a:	637b      	str	r3, [r7, #52]	@ 0x34
 800798c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007990:	460b      	mov	r3, r1
 8007992:	4313      	orrs	r3, r2
 8007994:	d00a      	beq.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007996:	4b6c      	ldr	r3, [pc, #432]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800799a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800799e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079a6:	4a68      	ldr	r2, [pc, #416]	@ (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079a8:	430b      	orrs	r3, r1
 80079aa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80079ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b4:	2100      	movs	r1, #0
 80079b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079be:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80079c2:	460b      	mov	r3, r1
 80079c4:	4313      	orrs	r3, r2
 80079c6:	d011      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079cc:	3308      	adds	r3, #8
 80079ce:	2100      	movs	r1, #0
 80079d0:	4618      	mov	r0, r3
 80079d2:	f000 fb79 	bl	80080c8 <RCCEx_PLL2_Config>
 80079d6:	4603      	mov	r3, r0
 80079d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80079dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d003      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80079ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f4:	2100      	movs	r1, #0
 80079f6:	6239      	str	r1, [r7, #32]
 80079f8:	f003 0302 	and.w	r3, r3, #2
 80079fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80079fe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007a02:	460b      	mov	r3, r1
 8007a04:	4313      	orrs	r3, r2
 8007a06:	d011      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a0c:	3308      	adds	r3, #8
 8007a0e:	2101      	movs	r1, #1
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 fb59 	bl	80080c8 <RCCEx_PLL2_Config>
 8007a16:	4603      	mov	r3, r0
 8007a18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007a1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a34:	2100      	movs	r1, #0
 8007a36:	61b9      	str	r1, [r7, #24]
 8007a38:	f003 0304 	and.w	r3, r3, #4
 8007a3c:	61fb      	str	r3, [r7, #28]
 8007a3e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007a42:	460b      	mov	r3, r1
 8007a44:	4313      	orrs	r3, r2
 8007a46:	d011      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	2102      	movs	r1, #2
 8007a50:	4618      	mov	r0, r3
 8007a52:	f000 fb39 	bl	80080c8 <RCCEx_PLL2_Config>
 8007a56:	4603      	mov	r3, r0
 8007a58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007a5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d003      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a68:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a74:	2100      	movs	r1, #0
 8007a76:	6139      	str	r1, [r7, #16]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	617b      	str	r3, [r7, #20]
 8007a7e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007a82:	460b      	mov	r3, r1
 8007a84:	4313      	orrs	r3, r2
 8007a86:	d011      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a8c:	3328      	adds	r3, #40	@ 0x28
 8007a8e:	2100      	movs	r1, #0
 8007a90:	4618      	mov	r0, r3
 8007a92:	f000 fbcb 	bl	800822c <RCCEx_PLL3_Config>
 8007a96:	4603      	mov	r3, r0
 8007a98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007a9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d003      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aa4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007aa8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	60b9      	str	r1, [r7, #8]
 8007ab8:	f003 0310 	and.w	r3, r3, #16
 8007abc:	60fb      	str	r3, [r7, #12]
 8007abe:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	d011      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007acc:	3328      	adds	r3, #40	@ 0x28
 8007ace:	2101      	movs	r1, #1
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 fbab 	bl	800822c <RCCEx_PLL3_Config>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007adc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d003      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ae8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	2100      	movs	r1, #0
 8007af6:	6039      	str	r1, [r7, #0]
 8007af8:	f003 0320 	and.w	r3, r3, #32
 8007afc:	607b      	str	r3, [r7, #4]
 8007afe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007b02:	460b      	mov	r3, r1
 8007b04:	4313      	orrs	r3, r2
 8007b06:	d011      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0c:	3328      	adds	r3, #40	@ 0x28
 8007b0e:	2102      	movs	r1, #2
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fb8b 	bl	800822c <RCCEx_PLL3_Config>
 8007b16:	4603      	mov	r3, r0
 8007b18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007b1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d003      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007b2c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	e000      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007b40:	46bd      	mov	sp, r7
 8007b42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b46:	bf00      	nop
 8007b48:	58024400 	.word	0x58024400

08007b4c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b50:	f7fe fdbe 	bl	80066d0 <HAL_RCC_GetHCLKFreq>
 8007b54:	4602      	mov	r2, r0
 8007b56:	4b06      	ldr	r3, [pc, #24]	@ (8007b70 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007b58:	6a1b      	ldr	r3, [r3, #32]
 8007b5a:	091b      	lsrs	r3, r3, #4
 8007b5c:	f003 0307 	and.w	r3, r3, #7
 8007b60:	4904      	ldr	r1, [pc, #16]	@ (8007b74 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007b62:	5ccb      	ldrb	r3, [r1, r3]
 8007b64:	f003 031f 	and.w	r3, r3, #31
 8007b68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	58024400 	.word	0x58024400
 8007b74:	080115a8 	.word	0x080115a8

08007b78 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b089      	sub	sp, #36	@ 0x24
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b80:	4ba1      	ldr	r3, [pc, #644]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b84:	f003 0303 	and.w	r3, r3, #3
 8007b88:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007b8a:	4b9f      	ldr	r3, [pc, #636]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b8e:	0b1b      	lsrs	r3, r3, #12
 8007b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b94:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b96:	4b9c      	ldr	r3, [pc, #624]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9a:	091b      	lsrs	r3, r3, #4
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007ba2:	4b99      	ldr	r3, [pc, #612]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba6:	08db      	lsrs	r3, r3, #3
 8007ba8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	fb02 f303 	mul.w	r3, r2, r3
 8007bb2:	ee07 3a90 	vmov	s15, r3
 8007bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f000 8111 	beq.w	8007de8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	f000 8083 	beq.w	8007cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	f200 80a1 	bhi.w	8007d18 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d003      	beq.n	8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d056      	beq.n	8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007be2:	e099      	b.n	8007d18 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007be4:	4b88      	ldr	r3, [pc, #544]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0320 	and.w	r3, r3, #32
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d02d      	beq.n	8007c4c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bf0:	4b85      	ldr	r3, [pc, #532]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	08db      	lsrs	r3, r3, #3
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	4a84      	ldr	r2, [pc, #528]	@ (8007e0c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8007c00:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	ee07 3a90 	vmov	s15, r3
 8007c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c22:	ee07 3a90 	vmov	s15, r3
 8007c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c2e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007e10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c46:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007c4a:	e087      	b.n	8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	ee07 3a90 	vmov	s15, r3
 8007c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c56:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c5e:	4b6a      	ldr	r3, [pc, #424]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c66:	ee07 3a90 	vmov	s15, r3
 8007c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c72:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007e10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c8e:	e065      	b.n	8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	ee07 3a90 	vmov	s15, r3
 8007c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007e18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ca2:	4b59      	ldr	r3, [pc, #356]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007caa:	ee07 3a90 	vmov	s15, r3
 8007cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cb6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007e10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cd2:	e043      	b.n	8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	ee07 3a90 	vmov	s15, r3
 8007cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cde:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ce6:	4b48      	ldr	r3, [pc, #288]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cee:	ee07 3a90 	vmov	s15, r3
 8007cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cfa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007e10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d16:	e021      	b.n	8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	ee07 3a90 	vmov	s15, r3
 8007d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d22:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007e18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d2a:	4b37      	ldr	r3, [pc, #220]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d32:	ee07 3a90 	vmov	s15, r3
 8007d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d3e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007e10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d5a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d60:	0a5b      	lsrs	r3, r3, #9
 8007d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d76:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d82:	ee17 2a90 	vmov	r2, s15
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d8e:	0c1b      	lsrs	r3, r3, #16
 8007d90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d94:	ee07 3a90 	vmov	s15, r3
 8007d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007da0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007da4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007da8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007db0:	ee17 2a90 	vmov	r2, s15
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007db8:	4b13      	ldr	r3, [pc, #76]	@ (8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dbc:	0e1b      	lsrs	r3, r3, #24
 8007dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dc2:	ee07 3a90 	vmov	s15, r3
 8007dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007dce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dde:	ee17 2a90 	vmov	r2, s15
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007de6:	e008      	b.n	8007dfa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	609a      	str	r2, [r3, #8]
}
 8007dfa:	bf00      	nop
 8007dfc:	3724      	adds	r7, #36	@ 0x24
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	58024400 	.word	0x58024400
 8007e0c:	03d09000 	.word	0x03d09000
 8007e10:	46000000 	.word	0x46000000
 8007e14:	4c742400 	.word	0x4c742400
 8007e18:	4a742400 	.word	0x4a742400
 8007e1c:	4bb71b00 	.word	0x4bb71b00

08007e20 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b089      	sub	sp, #36	@ 0x24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e28:	4ba1      	ldr	r3, [pc, #644]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2c:	f003 0303 	and.w	r3, r3, #3
 8007e30:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007e32:	4b9f      	ldr	r3, [pc, #636]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e36:	0d1b      	lsrs	r3, r3, #20
 8007e38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e3c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007e3e:	4b9c      	ldr	r3, [pc, #624]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e42:	0a1b      	lsrs	r3, r3, #8
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007e4a:	4b99      	ldr	r3, [pc, #612]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e4e:	08db      	lsrs	r3, r3, #3
 8007e50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	fb02 f303 	mul.w	r3, r2, r3
 8007e5a:	ee07 3a90 	vmov	s15, r3
 8007e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 8111 	beq.w	8008090 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	2b02      	cmp	r3, #2
 8007e72:	f000 8083 	beq.w	8007f7c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	f200 80a1 	bhi.w	8007fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d003      	beq.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d056      	beq.n	8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e8a:	e099      	b.n	8007fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e8c:	4b88      	ldr	r3, [pc, #544]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0320 	and.w	r3, r3, #32
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d02d      	beq.n	8007ef4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e98:	4b85      	ldr	r3, [pc, #532]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	08db      	lsrs	r3, r3, #3
 8007e9e:	f003 0303 	and.w	r3, r3, #3
 8007ea2:	4a84      	ldr	r2, [pc, #528]	@ (80080b4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	ee07 3a90 	vmov	s15, r3
 8007eb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	ee07 3a90 	vmov	s15, r3
 8007eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ebe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ec2:	4b7b      	ldr	r3, [pc, #492]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eca:	ee07 3a90 	vmov	s15, r3
 8007ece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ed2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ed6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80080b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007eda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007ef2:	e087      	b.n	8008004 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	ee07 3a90 	vmov	s15, r3
 8007efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007efe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f06:	4b6a      	ldr	r3, [pc, #424]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f0e:	ee07 3a90 	vmov	s15, r3
 8007f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f16:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f1a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80080b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f36:	e065      	b.n	8008004 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	ee07 3a90 	vmov	s15, r3
 8007f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f42:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80080c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f4a:	4b59      	ldr	r3, [pc, #356]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f52:	ee07 3a90 	vmov	s15, r3
 8007f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f5e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80080b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f7a:	e043      	b.n	8008004 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	ee07 3a90 	vmov	s15, r3
 8007f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f8e:	4b48      	ldr	r3, [pc, #288]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f96:	ee07 3a90 	vmov	s15, r3
 8007f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fa2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80080b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fbe:	e021      	b.n	8008004 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	ee07 3a90 	vmov	s15, r3
 8007fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80080c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fd2:	4b37      	ldr	r3, [pc, #220]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fda:	ee07 3a90 	vmov	s15, r3
 8007fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fe2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fe6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80080b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008002:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008004:	4b2a      	ldr	r3, [pc, #168]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008008:	0a5b      	lsrs	r3, r3, #9
 800800a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800800e:	ee07 3a90 	vmov	s15, r3
 8008012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008016:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800801a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800801e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800802a:	ee17 2a90 	vmov	r2, s15
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008032:	4b1f      	ldr	r3, [pc, #124]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008036:	0c1b      	lsrs	r3, r3, #16
 8008038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800803c:	ee07 3a90 	vmov	s15, r3
 8008040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008044:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008048:	ee37 7a87 	vadd.f32	s14, s15, s14
 800804c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008050:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008054:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008058:	ee17 2a90 	vmov	r2, s15
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008060:	4b13      	ldr	r3, [pc, #76]	@ (80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008064:	0e1b      	lsrs	r3, r3, #24
 8008066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800806a:	ee07 3a90 	vmov	s15, r3
 800806e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008072:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008076:	ee37 7a87 	vadd.f32	s14, s15, s14
 800807a:	edd7 6a07 	vldr	s13, [r7, #28]
 800807e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008082:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008086:	ee17 2a90 	vmov	r2, s15
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800808e:	e008      	b.n	80080a2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	609a      	str	r2, [r3, #8]
}
 80080a2:	bf00      	nop
 80080a4:	3724      	adds	r7, #36	@ 0x24
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	58024400 	.word	0x58024400
 80080b4:	03d09000 	.word	0x03d09000
 80080b8:	46000000 	.word	0x46000000
 80080bc:	4c742400 	.word	0x4c742400
 80080c0:	4a742400 	.word	0x4a742400
 80080c4:	4bb71b00 	.word	0x4bb71b00

080080c8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080d2:	2300      	movs	r3, #0
 80080d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080d6:	4b53      	ldr	r3, [pc, #332]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80080d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	2b03      	cmp	r3, #3
 80080e0:	d101      	bne.n	80080e6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e099      	b.n	800821a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80080e6:	4b4f      	ldr	r3, [pc, #316]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a4e      	ldr	r2, [pc, #312]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80080ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080f2:	f7fb f94f 	bl	8003394 <HAL_GetTick>
 80080f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080f8:	e008      	b.n	800810c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80080fa:	f7fb f94b 	bl	8003394 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	2b02      	cmp	r3, #2
 8008106:	d901      	bls.n	800810c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e086      	b.n	800821a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800810c:	4b45      	ldr	r3, [pc, #276]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1f0      	bne.n	80080fa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008118:	4b42      	ldr	r3, [pc, #264]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 800811a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	031b      	lsls	r3, r3, #12
 8008126:	493f      	ldr	r1, [pc, #252]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008128:	4313      	orrs	r3, r2
 800812a:	628b      	str	r3, [r1, #40]	@ 0x28
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	3b01      	subs	r3, #1
 8008132:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	3b01      	subs	r3, #1
 800813c:	025b      	lsls	r3, r3, #9
 800813e:	b29b      	uxth	r3, r3
 8008140:	431a      	orrs	r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	3b01      	subs	r3, #1
 8008148:	041b      	lsls	r3, r3, #16
 800814a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800814e:	431a      	orrs	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	3b01      	subs	r3, #1
 8008156:	061b      	lsls	r3, r3, #24
 8008158:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800815c:	4931      	ldr	r1, [pc, #196]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 800815e:	4313      	orrs	r3, r2
 8008160:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008162:	4b30      	ldr	r3, [pc, #192]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008166:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	695b      	ldr	r3, [r3, #20]
 800816e:	492d      	ldr	r1, [pc, #180]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008170:	4313      	orrs	r3, r2
 8008172:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008174:	4b2b      	ldr	r3, [pc, #172]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008178:	f023 0220 	bic.w	r2, r3, #32
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	699b      	ldr	r3, [r3, #24]
 8008180:	4928      	ldr	r1, [pc, #160]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008182:	4313      	orrs	r3, r2
 8008184:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008186:	4b27      	ldr	r3, [pc, #156]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818a:	4a26      	ldr	r2, [pc, #152]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 800818c:	f023 0310 	bic.w	r3, r3, #16
 8008190:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008192:	4b24      	ldr	r3, [pc, #144]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 8008194:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008196:	4b24      	ldr	r3, [pc, #144]	@ (8008228 <RCCEx_PLL2_Config+0x160>)
 8008198:	4013      	ands	r3, r2
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	69d2      	ldr	r2, [r2, #28]
 800819e:	00d2      	lsls	r2, r2, #3
 80081a0:	4920      	ldr	r1, [pc, #128]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80081a6:	4b1f      	ldr	r3, [pc, #124]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081aa:	4a1e      	ldr	r2, [pc, #120]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081ac:	f043 0310 	orr.w	r3, r3, #16
 80081b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d106      	bne.n	80081c6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80081b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081bc:	4a19      	ldr	r2, [pc, #100]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081c4:	e00f      	b.n	80081e6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d106      	bne.n	80081da <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80081cc:	4b15      	ldr	r3, [pc, #84]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d0:	4a14      	ldr	r2, [pc, #80]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081d8:	e005      	b.n	80081e6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80081da:	4b12      	ldr	r3, [pc, #72]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081de:	4a11      	ldr	r2, [pc, #68]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80081e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a0e      	ldr	r2, [pc, #56]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 80081ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081f2:	f7fb f8cf 	bl	8003394 <HAL_GetTick>
 80081f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081f8:	e008      	b.n	800820c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80081fa:	f7fb f8cb 	bl	8003394 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	2b02      	cmp	r3, #2
 8008206:	d901      	bls.n	800820c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e006      	b.n	800821a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800820c:	4b05      	ldr	r3, [pc, #20]	@ (8008224 <RCCEx_PLL2_Config+0x15c>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d0f0      	beq.n	80081fa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008218:	7bfb      	ldrb	r3, [r7, #15]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	58024400 	.word	0x58024400
 8008228:	ffff0007 	.word	0xffff0007

0800822c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008236:	2300      	movs	r3, #0
 8008238:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800823a:	4b53      	ldr	r3, [pc, #332]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800823c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823e:	f003 0303 	and.w	r3, r3, #3
 8008242:	2b03      	cmp	r3, #3
 8008244:	d101      	bne.n	800824a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e099      	b.n	800837e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800824a:	4b4f      	ldr	r3, [pc, #316]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a4e      	ldr	r2, [pc, #312]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008254:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008256:	f7fb f89d 	bl	8003394 <HAL_GetTick>
 800825a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800825c:	e008      	b.n	8008270 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800825e:	f7fb f899 	bl	8003394 <HAL_GetTick>
 8008262:	4602      	mov	r2, r0
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	2b02      	cmp	r3, #2
 800826a:	d901      	bls.n	8008270 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800826c:	2303      	movs	r3, #3
 800826e:	e086      	b.n	800837e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008270:	4b45      	ldr	r3, [pc, #276]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1f0      	bne.n	800825e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800827c:	4b42      	ldr	r3, [pc, #264]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800827e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008280:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	051b      	lsls	r3, r3, #20
 800828a:	493f      	ldr	r1, [pc, #252]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800828c:	4313      	orrs	r3, r2
 800828e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	3b01      	subs	r3, #1
 8008296:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	3b01      	subs	r3, #1
 80082a0:	025b      	lsls	r3, r3, #9
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	431a      	orrs	r2, r3
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	041b      	lsls	r3, r3, #16
 80082ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80082b2:	431a      	orrs	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	691b      	ldr	r3, [r3, #16]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	061b      	lsls	r3, r3, #24
 80082bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80082c0:	4931      	ldr	r1, [pc, #196]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082c2:	4313      	orrs	r3, r2
 80082c4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80082c6:	4b30      	ldr	r3, [pc, #192]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	492d      	ldr	r1, [pc, #180]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80082d8:	4b2b      	ldr	r3, [pc, #172]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082dc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	699b      	ldr	r3, [r3, #24]
 80082e4:	4928      	ldr	r1, [pc, #160]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082e6:	4313      	orrs	r3, r2
 80082e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80082ea:	4b27      	ldr	r3, [pc, #156]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ee:	4a26      	ldr	r2, [pc, #152]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80082f6:	4b24      	ldr	r3, [pc, #144]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 80082f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082fa:	4b24      	ldr	r3, [pc, #144]	@ (800838c <RCCEx_PLL3_Config+0x160>)
 80082fc:	4013      	ands	r3, r2
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	69d2      	ldr	r2, [r2, #28]
 8008302:	00d2      	lsls	r2, r2, #3
 8008304:	4920      	ldr	r1, [pc, #128]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008306:	4313      	orrs	r3, r2
 8008308:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800830a:	4b1f      	ldr	r3, [pc, #124]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800830c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830e:	4a1e      	ldr	r2, [pc, #120]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008314:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d106      	bne.n	800832a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800831c:	4b1a      	ldr	r3, [pc, #104]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800831e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008320:	4a19      	ldr	r2, [pc, #100]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008322:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008326:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008328:	e00f      	b.n	800834a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b01      	cmp	r3, #1
 800832e:	d106      	bne.n	800833e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008330:	4b15      	ldr	r3, [pc, #84]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008334:	4a14      	ldr	r2, [pc, #80]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008336:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800833a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800833c:	e005      	b.n	800834a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800833e:	4b12      	ldr	r3, [pc, #72]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008342:	4a11      	ldr	r2, [pc, #68]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008344:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008348:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800834a:	4b0f      	ldr	r3, [pc, #60]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a0e      	ldr	r2, [pc, #56]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008354:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008356:	f7fb f81d 	bl	8003394 <HAL_GetTick>
 800835a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800835c:	e008      	b.n	8008370 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800835e:	f7fb f819 	bl	8003394 <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	2b02      	cmp	r3, #2
 800836a:	d901      	bls.n	8008370 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e006      	b.n	800837e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008370:	4b05      	ldr	r3, [pc, #20]	@ (8008388 <RCCEx_PLL3_Config+0x15c>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008378:	2b00      	cmp	r3, #0
 800837a:	d0f0      	beq.n	800835e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800837c:	7bfb      	ldrb	r3, [r7, #15]
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	58024400 	.word	0x58024400
 800838c:	ffff0007 	.word	0xffff0007

08008390 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e10f      	b.n	80085c2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a87      	ldr	r2, [pc, #540]	@ (80085cc <HAL_SPI_Init+0x23c>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d00f      	beq.n	80083d2 <HAL_SPI_Init+0x42>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a86      	ldr	r2, [pc, #536]	@ (80085d0 <HAL_SPI_Init+0x240>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d00a      	beq.n	80083d2 <HAL_SPI_Init+0x42>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a84      	ldr	r2, [pc, #528]	@ (80085d4 <HAL_SPI_Init+0x244>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d005      	beq.n	80083d2 <HAL_SPI_Init+0x42>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	2b0f      	cmp	r3, #15
 80083cc:	d901      	bls.n	80083d2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e0f7      	b.n	80085c2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 ff22 	bl	800921c <SPI_GetPacketSize>
 80083d8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a7b      	ldr	r2, [pc, #492]	@ (80085cc <HAL_SPI_Init+0x23c>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d00c      	beq.n	80083fe <HAL_SPI_Init+0x6e>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a79      	ldr	r2, [pc, #484]	@ (80085d0 <HAL_SPI_Init+0x240>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d007      	beq.n	80083fe <HAL_SPI_Init+0x6e>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a78      	ldr	r2, [pc, #480]	@ (80085d4 <HAL_SPI_Init+0x244>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d002      	beq.n	80083fe <HAL_SPI_Init+0x6e>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b08      	cmp	r3, #8
 80083fc:	d811      	bhi.n	8008422 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008402:	4a72      	ldr	r2, [pc, #456]	@ (80085cc <HAL_SPI_Init+0x23c>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d009      	beq.n	800841c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a70      	ldr	r2, [pc, #448]	@ (80085d0 <HAL_SPI_Init+0x240>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d004      	beq.n	800841c <HAL_SPI_Init+0x8c>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a6f      	ldr	r2, [pc, #444]	@ (80085d4 <HAL_SPI_Init+0x244>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d104      	bne.n	8008426 <HAL_SPI_Init+0x96>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2b10      	cmp	r3, #16
 8008420:	d901      	bls.n	8008426 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e0cd      	b.n	80085c2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d106      	bne.n	8008440 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f7fa fba0 	bl	8002b80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2202      	movs	r2, #2
 8008444:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f022 0201 	bic.w	r2, r2, #1
 8008456:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008462:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	699b      	ldr	r3, [r3, #24]
 8008468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800846c:	d119      	bne.n	80084a2 <HAL_SPI_Init+0x112>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008476:	d103      	bne.n	8008480 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800847c:	2b00      	cmp	r3, #0
 800847e:	d008      	beq.n	8008492 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10c      	bne.n	80084a2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800848c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008490:	d107      	bne.n	80084a2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00f      	beq.n	80084ce <HAL_SPI_Init+0x13e>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	2b06      	cmp	r3, #6
 80084b4:	d90b      	bls.n	80084ce <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	430a      	orrs	r2, r1
 80084ca:	601a      	str	r2, [r3, #0]
 80084cc:	e007      	b.n	80084de <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	69da      	ldr	r2, [r3, #28]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e6:	431a      	orrs	r2, r3
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	431a      	orrs	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f0:	ea42 0103 	orr.w	r1, r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	68da      	ldr	r2, [r3, #12]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	430a      	orrs	r2, r1
 80084fe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008508:	431a      	orrs	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800850e:	431a      	orrs	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	691b      	ldr	r3, [r3, #16]
 800851a:	431a      	orrs	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	695b      	ldr	r3, [r3, #20]
 8008520:	431a      	orrs	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6a1b      	ldr	r3, [r3, #32]
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	431a      	orrs	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	431a      	orrs	r2, r3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800853e:	ea42 0103 	orr.w	r1, r2, r3
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	430a      	orrs	r2, r1
 800854c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d113      	bne.n	800857e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008568:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800857c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f022 0201 	bic.w	r2, r2, #1
 800858c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00a      	beq.n	80085b0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	430a      	orrs	r2, r1
 80085ae:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	40013000 	.word	0x40013000
 80085d0:	40003800 	.word	0x40003800
 80085d4:	40003c00 	.word	0x40003c00

080085d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08e      	sub	sp, #56	@ 0x38
 80085dc:	af02      	add	r7, sp, #8
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
 80085e4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	3320      	adds	r3, #32
 80085ec:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3330      	adds	r3, #48	@ 0x30
 80085f4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085fa:	095b      	lsrs	r3, r3, #5
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	3301      	adds	r3, #1
 8008600:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008602:	f7fa fec7 	bl	8003394 <HAL_GetTick>
 8008606:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8008608:	887b      	ldrh	r3, [r7, #2]
 800860a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800860c:	887b      	ldrh	r3, [r7, #2]
 800860e:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b01      	cmp	r3, #1
 800861a:	d001      	beq.n	8008620 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800861c:	2302      	movs	r3, #2
 800861e:	e310      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d005      	beq.n	8008632 <HAL_SPI_TransmitReceive+0x5a>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d002      	beq.n	8008632 <HAL_SPI_TransmitReceive+0x5a>
 800862c:	887b      	ldrh	r3, [r7, #2]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e305      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800863c:	2b01      	cmp	r3, #1
 800863e:	d101      	bne.n	8008644 <HAL_SPI_TransmitReceive+0x6c>
 8008640:	2302      	movs	r3, #2
 8008642:	e2fe      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2205      	movs	r2, #5
 8008650:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	887a      	ldrh	r2, [r7, #2]
 8008666:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	887a      	ldrh	r2, [r7, #2]
 800866e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	887a      	ldrh	r2, [r7, #2]
 800867c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	887a      	ldrh	r2, [r7, #2]
 8008684:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68da      	ldr	r2, [r3, #12]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80086a2:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a70      	ldr	r2, [pc, #448]	@ (800886c <HAL_SPI_TransmitReceive+0x294>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d009      	beq.n	80086c2 <HAL_SPI_TransmitReceive+0xea>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a6f      	ldr	r2, [pc, #444]	@ (8008870 <HAL_SPI_TransmitReceive+0x298>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d004      	beq.n	80086c2 <HAL_SPI_TransmitReceive+0xea>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a6d      	ldr	r2, [pc, #436]	@ (8008874 <HAL_SPI_TransmitReceive+0x29c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d102      	bne.n	80086c8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80086c2:	2310      	movs	r3, #16
 80086c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086c6:	e001      	b.n	80086cc <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80086c8:	2308      	movs	r3, #8
 80086ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685a      	ldr	r2, [r3, #4]
 80086d2:	4b69      	ldr	r3, [pc, #420]	@ (8008878 <HAL_SPI_TransmitReceive+0x2a0>)
 80086d4:	4013      	ands	r3, r2
 80086d6:	8879      	ldrh	r1, [r7, #2]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	6812      	ldr	r2, [r2, #0]
 80086dc:	430b      	orrs	r3, r1
 80086de:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f042 0201 	orr.w	r2, r2, #1
 80086ee:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086f8:	d107      	bne.n	800870a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008708:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	2b0f      	cmp	r3, #15
 8008710:	f240 80a2 	bls.w	8008858 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8008714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008716:	089b      	lsrs	r3, r3, #2
 8008718:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800871a:	e094      	b.n	8008846 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b02      	cmp	r3, #2
 8008728:	d120      	bne.n	800876c <HAL_SPI_TransmitReceive+0x194>
 800872a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800872c:	2b00      	cmp	r3, #0
 800872e:	d01d      	beq.n	800876c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008730:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008732:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008736:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008738:	429a      	cmp	r2, r3
 800873a:	d217      	bcs.n	800876c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	6812      	ldr	r2, [r2, #0]
 8008746:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800874c:	1d1a      	adds	r2, r3, #4
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008758:	b29b      	uxth	r3, r3
 800875a:	3b01      	subs	r3, #1
 800875c:	b29a      	uxth	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800876a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008774:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d065      	beq.n	8008846 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b01      	cmp	r3, #1
 8008786:	d118      	bne.n	80087ba <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008790:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008792:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008798:	1d1a      	adds	r2, r3, #4
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	3b01      	subs	r3, #1
 80087a8:	b29a      	uxth	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087b6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80087b8:	e045      	b.n	8008846 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80087ba:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80087bc:	8bfb      	ldrh	r3, [r7, #30]
 80087be:	429a      	cmp	r2, r3
 80087c0:	d21d      	bcs.n	80087fe <HAL_SPI_TransmitReceive+0x226>
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d018      	beq.n	80087fe <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80087d6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087dc:	1d1a      	adds	r2, r3, #4
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	3b01      	subs	r3, #1
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80087fc:	e023      	b.n	8008846 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087fe:	f7fa fdc9 	bl	8003394 <HAL_GetTick>
 8008802:	4602      	mov	r2, r0
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	1ad3      	subs	r3, r2, r3
 8008808:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800880a:	429a      	cmp	r2, r3
 800880c:	d803      	bhi.n	8008816 <HAL_SPI_TransmitReceive+0x23e>
 800880e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008814:	d102      	bne.n	800881c <HAL_SPI_TransmitReceive+0x244>
 8008816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008818:	2b00      	cmp	r3, #0
 800881a:	d114      	bne.n	8008846 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 fc2f 	bl	8009080 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008828:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2201      	movs	r2, #1
 8008836:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008842:	2303      	movs	r3, #3
 8008844:	e1fd      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008846:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008848:	2b00      	cmp	r3, #0
 800884a:	f47f af67 	bne.w	800871c <HAL_SPI_TransmitReceive+0x144>
 800884e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008850:	2b00      	cmp	r3, #0
 8008852:	f47f af63 	bne.w	800871c <HAL_SPI_TransmitReceive+0x144>
 8008856:	e1ce      	b.n	8008bf6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	2b07      	cmp	r3, #7
 800885e:	f240 81c2 	bls.w	8008be6 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8008862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008864:	085b      	lsrs	r3, r3, #1
 8008866:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008868:	e0c9      	b.n	80089fe <HAL_SPI_TransmitReceive+0x426>
 800886a:	bf00      	nop
 800886c:	40013000 	.word	0x40013000
 8008870:	40003800 	.word	0x40003800
 8008874:	40003c00 	.word	0x40003c00
 8008878:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	f003 0302 	and.w	r3, r3, #2
 8008886:	2b02      	cmp	r3, #2
 8008888:	d11f      	bne.n	80088ca <HAL_SPI_TransmitReceive+0x2f2>
 800888a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800888c:	2b00      	cmp	r3, #0
 800888e:	d01c      	beq.n	80088ca <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008890:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008892:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008896:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008898:	429a      	cmp	r2, r3
 800889a:	d216      	bcs.n	80088ca <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088a0:	881a      	ldrh	r2, [r3, #0]
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a4:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088aa:	1c9a      	adds	r2, r3, #2
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	3b01      	subs	r3, #1
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	695b      	ldr	r3, [r3, #20]
 80088d0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80088d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f000 8092 	beq.w	80089fe <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	f003 0301 	and.w	r3, r3, #1
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d118      	bne.n	800891a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088ec:	6a3a      	ldr	r2, [r7, #32]
 80088ee:	8812      	ldrh	r2, [r2, #0]
 80088f0:	b292      	uxth	r2, r2
 80088f2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088f8:	1c9a      	adds	r2, r3, #2
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008916:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008918:	e071      	b.n	80089fe <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800891a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800891c:	8bfb      	ldrh	r3, [r7, #30]
 800891e:	429a      	cmp	r2, r3
 8008920:	d228      	bcs.n	8008974 <HAL_SPI_TransmitReceive+0x39c>
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008928:	2b00      	cmp	r3, #0
 800892a:	d023      	beq.n	8008974 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008930:	6a3a      	ldr	r2, [r7, #32]
 8008932:	8812      	ldrh	r2, [r2, #0]
 8008934:	b292      	uxth	r2, r2
 8008936:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800893c:	1c9a      	adds	r2, r3, #2
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008946:	6a3a      	ldr	r2, [r7, #32]
 8008948:	8812      	ldrh	r2, [r2, #0]
 800894a:	b292      	uxth	r2, r2
 800894c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008952:	1c9a      	adds	r2, r3, #2
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800895e:	b29b      	uxth	r3, r3
 8008960:	3b02      	subs	r3, #2
 8008962:	b29a      	uxth	r2, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008970:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008972:	e044      	b.n	80089fe <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008974:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008976:	2b01      	cmp	r3, #1
 8008978:	d11d      	bne.n	80089b6 <HAL_SPI_TransmitReceive+0x3de>
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d018      	beq.n	80089b6 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008988:	6a3a      	ldr	r2, [r7, #32]
 800898a:	8812      	ldrh	r2, [r2, #0]
 800898c:	b292      	uxth	r2, r2
 800898e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008994:	1c9a      	adds	r2, r3, #2
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	3b01      	subs	r3, #1
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089b2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80089b4:	e023      	b.n	80089fe <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089b6:	f7fa fced 	bl	8003394 <HAL_GetTick>
 80089ba:	4602      	mov	r2, r0
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	1ad3      	subs	r3, r2, r3
 80089c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d803      	bhi.n	80089ce <HAL_SPI_TransmitReceive+0x3f6>
 80089c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089cc:	d102      	bne.n	80089d4 <HAL_SPI_TransmitReceive+0x3fc>
 80089ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d114      	bne.n	80089fe <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f000 fb53 	bl	8009080 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e121      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80089fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f47f af3b 	bne.w	800887c <HAL_SPI_TransmitReceive+0x2a4>
 8008a06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f47f af37 	bne.w	800887c <HAL_SPI_TransmitReceive+0x2a4>
 8008a0e:	e0f2      	b.n	8008bf6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	f003 0302 	and.w	r3, r3, #2
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d121      	bne.n	8008a62 <HAL_SPI_TransmitReceive+0x48a>
 8008a1e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d01e      	beq.n	8008a62 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008a24:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008a26:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d218      	bcs.n	8008a62 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3320      	adds	r3, #32
 8008a3a:	7812      	ldrb	r2, [r2, #0]
 8008a3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a42:	1c5a      	adds	r2, r3, #1
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a4e:	b29b      	uxth	r3, r3
 8008a50:	3b01      	subs	r3, #1
 8008a52:	b29a      	uxth	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a60:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	695b      	ldr	r3, [r3, #20]
 8008a68:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008a6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	f000 80ba 	beq.w	8008be6 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	f003 0301 	and.w	r3, r3, #1
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d11b      	bne.n	8008ab8 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a8c:	7812      	ldrb	r2, [r2, #0]
 8008a8e:	b2d2      	uxtb	r2, r2
 8008a90:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ab4:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008ab6:	e096      	b.n	8008be6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008ab8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008aba:	8bfb      	ldrh	r3, [r7, #30]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d24a      	bcs.n	8008b56 <HAL_SPI_TransmitReceive+0x57e>
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d045      	beq.n	8008b56 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad6:	7812      	ldrb	r2, [r2, #0]
 8008ad8:	b2d2      	uxtb	r2, r2
 8008ada:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008af2:	7812      	ldrb	r2, [r2, #0]
 8008af4:	b2d2      	uxtb	r2, r2
 8008af6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b0e:	7812      	ldrb	r2, [r2, #0]
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b18:	1c5a      	adds	r2, r3, #1
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b2a:	7812      	ldrb	r2, [r2, #0]
 8008b2c:	b2d2      	uxtb	r2, r2
 8008b2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b34:	1c5a      	adds	r2, r3, #1
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	3b04      	subs	r3, #4
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b52:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b54:	e047      	b.n	8008be6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008b56:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b58:	2b03      	cmp	r3, #3
 8008b5a:	d820      	bhi.n	8008b9e <HAL_SPI_TransmitReceive+0x5c6>
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d01b      	beq.n	8008b9e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b72:	7812      	ldrb	r2, [r2, #0]
 8008b74:	b2d2      	uxtb	r2, r2
 8008b76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b7c:	1c5a      	adds	r2, r3, #1
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b9a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b9c:	e023      	b.n	8008be6 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b9e:	f7fa fbf9 	bl	8003394 <HAL_GetTick>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d803      	bhi.n	8008bb6 <HAL_SPI_TransmitReceive+0x5de>
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb4:	d102      	bne.n	8008bbc <HAL_SPI_TransmitReceive+0x5e4>
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d114      	bne.n	8008be6 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f000 fa5f 	bl	8009080 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bc8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008be2:	2303      	movs	r3, #3
 8008be4:	e02d      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008be6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f47f af11 	bne.w	8008a10 <HAL_SPI_TransmitReceive+0x438>
 8008bee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f47f af0d 	bne.w	8008a10 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	9300      	str	r3, [sp, #0]
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	2108      	movs	r1, #8
 8008c00:	68f8      	ldr	r0, [r7, #12]
 8008c02:	f000 fadd 	bl	80091c0 <SPI_WaitOnFlagUntilTimeout>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d007      	beq.n	8008c1c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c12:	f043 0220 	orr.w	r2, r3, #32
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 fa2f 	bl	8009080 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d001      	beq.n	8008c40 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e000      	b.n	8008c42 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8008c40:	2300      	movs	r3, #0
  }
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3730      	adds	r7, #48	@ 0x30
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop

08008c4c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08a      	sub	sp, #40	@ 0x28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	695b      	ldr	r3, [r3, #20]
 8008c62:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008c64:	6a3a      	ldr	r2, [r7, #32]
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008c74:	2300      	movs	r3, #0
 8008c76:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008c7e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3330      	adds	r3, #48	@ 0x30
 8008c86:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d010      	beq.n	8008cb4 <HAL_SPI_IRQHandler+0x68>
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	f003 0308 	and.w	r3, r3, #8
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00b      	beq.n	8008cb4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	699a      	ldr	r2, [r3, #24]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008caa:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f9c3 	bl	8009038 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8008cb2:	e192      	b.n	8008fda <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d113      	bne.n	8008ce6 <HAL_SPI_IRQHandler+0x9a>
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	f003 0320 	and.w	r3, r3, #32
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d10e      	bne.n	8008ce6 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d009      	beq.n	8008ce6 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	4798      	blx	r3
    handled = 1UL;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d10f      	bne.n	8008d10 <HAL_SPI_IRQHandler+0xc4>
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	f003 0301 	and.w	r3, r3, #1
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d00a      	beq.n	8008d10 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008cfa:	69bb      	ldr	r3, [r7, #24]
 8008cfc:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d105      	bne.n	8008d10 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	4798      	blx	r3
    handled = 1UL;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	f003 0320 	and.w	r3, r3, #32
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d10f      	bne.n	8008d3a <HAL_SPI_IRQHandler+0xee>
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	f003 0302 	and.w	r3, r3, #2
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00a      	beq.n	8008d3a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d105      	bne.n	8008d3a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	4798      	blx	r3
    handled = 1UL;
 8008d36:	2301      	movs	r3, #1
 8008d38:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f040 8147 	bne.w	8008fd0 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	f003 0308 	and.w	r3, r3, #8
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 808b 	beq.w	8008e64 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	699a      	ldr	r2, [r3, #24]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f042 0208 	orr.w	r2, r2, #8
 8008d5c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	699a      	ldr	r2, [r3, #24]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f042 0210 	orr.w	r2, r2, #16
 8008d6c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	699a      	ldr	r2, [r3, #24]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d7c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	691a      	ldr	r2, [r3, #16]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f022 0208 	bic.w	r2, r2, #8
 8008d8c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d13d      	bne.n	8008e18 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008d9c:	e036      	b.n	8008e0c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	68db      	ldr	r3, [r3, #12]
 8008da2:	2b0f      	cmp	r3, #15
 8008da4:	d90b      	bls.n	8008dbe <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008db0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008db6:	1d1a      	adds	r2, r3, #4
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	665a      	str	r2, [r3, #100]	@ 0x64
 8008dbc:	e01d      	b.n	8008dfa <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	68db      	ldr	r3, [r3, #12]
 8008dc2:	2b07      	cmp	r3, #7
 8008dc4:	d90b      	bls.n	8008dde <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dca:	68fa      	ldr	r2, [r7, #12]
 8008dcc:	8812      	ldrh	r2, [r2, #0]
 8008dce:	b292      	uxth	r2, r2
 8008dd0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dd6:	1c9a      	adds	r2, r3, #2
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	665a      	str	r2, [r3, #100]	@ 0x64
 8008ddc:	e00d      	b.n	8008dfa <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dea:	7812      	ldrb	r2, [r2, #0]
 8008dec:	b2d2      	uxtb	r2, r2
 8008dee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008df4:	1c5a      	adds	r2, r3, #1
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	3b01      	subs	r3, #1
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1c2      	bne.n	8008d9e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f931 	bl	8009080 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 f8f7 	bl	8009024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008e36:	e0d0      	b.n	8008fda <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008e38:	7cfb      	ldrb	r3, [r7, #19]
 8008e3a:	2b05      	cmp	r3, #5
 8008e3c:	d103      	bne.n	8008e46 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 f8e6 	bl	8009010 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008e44:	e0c6      	b.n	8008fd4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008e46:	7cfb      	ldrb	r3, [r7, #19]
 8008e48:	2b04      	cmp	r3, #4
 8008e4a:	d103      	bne.n	8008e54 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f8d5 	bl	8008ffc <HAL_SPI_RxCpltCallback>
    return;
 8008e52:	e0bf      	b.n	8008fd4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008e54:	7cfb      	ldrb	r3, [r7, #19]
 8008e56:	2b03      	cmp	r3, #3
 8008e58:	f040 80bc 	bne.w	8008fd4 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f8c3 	bl	8008fe8 <HAL_SPI_TxCpltCallback>
    return;
 8008e62:	e0b7      	b.n	8008fd4 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 80b5 	beq.w	8008fda <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d00f      	beq.n	8008e9a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e80:	f043 0204 	orr.w	r2, r3, #4
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	699a      	ldr	r2, [r3, #24]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e98:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d00f      	beq.n	8008ec4 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eaa:	f043 0201 	orr.w	r2, r3, #1
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	699a      	ldr	r2, [r3, #24]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ec2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00f      	beq.n	8008eee <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ed4:	f043 0208 	orr.w	r2, r3, #8
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	699a      	ldr	r2, [r3, #24]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008eec:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	f003 0320 	and.w	r3, r3, #32
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d00f      	beq.n	8008f18 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008efe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	699a      	ldr	r2, [r3, #24]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f042 0220 	orr.w	r2, r2, #32
 8008f16:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d05a      	beq.n	8008fd8 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681a      	ldr	r2, [r3, #0]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 0201 	bic.w	r2, r2, #1
 8008f30:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	6919      	ldr	r1, [r3, #16]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	4b28      	ldr	r3, [pc, #160]	@ (8008fe0 <HAL_SPI_IRQHandler+0x394>)
 8008f3e:	400b      	ands	r3, r1
 8008f40:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008f48:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008f4c:	d138      	bne.n	8008fc0 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	689a      	ldr	r2, [r3, #8]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008f5c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d013      	beq.n	8008f8e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008fe4 <HAL_SPI_IRQHandler+0x398>)
 8008f6c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7fa fe18 	bl	8003ba8 <HAL_DMA_Abort_IT>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d007      	beq.n	8008f8e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d020      	beq.n	8008fd8 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f9a:	4a12      	ldr	r2, [pc, #72]	@ (8008fe4 <HAL_SPI_IRQHandler+0x398>)
 8008f9c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7fa fe00 	bl	8003ba8 <HAL_DMA_Abort_IT>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d014      	beq.n	8008fd8 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008fb4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008fbe:	e00b      	b.n	8008fd8 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f82b 	bl	8009024 <HAL_SPI_ErrorCallback>
    return;
 8008fce:	e003      	b.n	8008fd8 <HAL_SPI_IRQHandler+0x38c>
    return;
 8008fd0:	bf00      	nop
 8008fd2:	e002      	b.n	8008fda <HAL_SPI_IRQHandler+0x38e>
    return;
 8008fd4:	bf00      	nop
 8008fd6:	e000      	b.n	8008fda <HAL_SPI_IRQHandler+0x38e>
    return;
 8008fd8:	bf00      	nop
  }
}
 8008fda:	3728      	adds	r7, #40	@ 0x28
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}
 8008fe0:	fffffc94 	.word	0xfffffc94
 8008fe4:	0800904d 	.word	0x0800904d

08008fe8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009004:	bf00      	nop
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009018:	bf00      	nop
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009024:	b480      	push	{r7}
 8009026:	b083      	sub	sp, #12
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009040:	bf00      	nop
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009058:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2201      	movs	r2, #1
 800906e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f7ff ffd6 	bl	8009024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009078:	bf00      	nop
 800907a:	3710      	adds	r7, #16
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009080:	b480      	push	{r7}
 8009082:	b085      	sub	sp, #20
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	695b      	ldr	r3, [r3, #20]
 800908e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	699a      	ldr	r2, [r3, #24]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f042 0208 	orr.w	r2, r2, #8
 800909e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	699a      	ldr	r2, [r3, #24]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f042 0210 	orr.w	r2, r2, #16
 80090ae:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f022 0201 	bic.w	r2, r2, #1
 80090be:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6919      	ldr	r1, [r3, #16]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	4b3c      	ldr	r3, [pc, #240]	@ (80091bc <SPI_CloseTransfer+0x13c>)
 80090cc:	400b      	ands	r3, r1
 80090ce:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	689a      	ldr	r2, [r3, #8]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80090de:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	2b04      	cmp	r3, #4
 80090ea:	d014      	beq.n	8009116 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f003 0320 	and.w	r3, r3, #32
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00f      	beq.n	8009116 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	699a      	ldr	r2, [r3, #24]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f042 0220 	orr.w	r2, r2, #32
 8009114:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800911c:	b2db      	uxtb	r3, r3
 800911e:	2b03      	cmp	r3, #3
 8009120:	d014      	beq.n	800914c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009128:	2b00      	cmp	r3, #0
 800912a:	d00f      	beq.n	800914c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009132:	f043 0204 	orr.w	r2, r3, #4
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	699a      	ldr	r2, [r3, #24]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800914a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00f      	beq.n	8009176 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800915c:	f043 0201 	orr.w	r2, r3, #1
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	699a      	ldr	r2, [r3, #24]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009174:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800917c:	2b00      	cmp	r3, #0
 800917e:	d00f      	beq.n	80091a0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009186:	f043 0208 	orr.w	r2, r3, #8
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699a      	ldr	r2, [r3, #24]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800919e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80091b0:	bf00      	nop
 80091b2:	3714      	adds	r7, #20
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	fffffc90 	.word	0xfffffc90

080091c0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	603b      	str	r3, [r7, #0]
 80091cc:	4613      	mov	r3, r2
 80091ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80091d0:	e010      	b.n	80091f4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091d2:	f7fa f8df 	bl	8003394 <HAL_GetTick>
 80091d6:	4602      	mov	r2, r0
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	683a      	ldr	r2, [r7, #0]
 80091de:	429a      	cmp	r2, r3
 80091e0:	d803      	bhi.n	80091ea <SPI_WaitOnFlagUntilTimeout+0x2a>
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e8:	d102      	bne.n	80091f0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e00f      	b.n	8009214 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	695a      	ldr	r2, [r3, #20]
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	4013      	ands	r3, r2
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	429a      	cmp	r2, r3
 8009202:	bf0c      	ite	eq
 8009204:	2301      	moveq	r3, #1
 8009206:	2300      	movne	r3, #0
 8009208:	b2db      	uxtb	r3, r3
 800920a:	461a      	mov	r2, r3
 800920c:	79fb      	ldrb	r3, [r7, #7]
 800920e:	429a      	cmp	r2, r3
 8009210:	d0df      	beq.n	80091d2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3710      	adds	r7, #16
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800921c:	b480      	push	{r7}
 800921e:	b085      	sub	sp, #20
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009228:	095b      	lsrs	r3, r3, #5
 800922a:	3301      	adds	r3, #1
 800922c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	3301      	adds	r3, #1
 8009234:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	3307      	adds	r3, #7
 800923a:	08db      	lsrs	r3, r3, #3
 800923c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	fb02 f303 	mul.w	r3, r2, r3
}
 8009246:	4618      	mov	r0, r3
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b082      	sub	sp, #8
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009260:	2301      	movs	r3, #1
 8009262:	e049      	b.n	80092f8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800926a:	b2db      	uxtb	r3, r3
 800926c:	2b00      	cmp	r3, #0
 800926e:	d106      	bne.n	800927e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 f841 	bl	8009300 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2202      	movs	r2, #2
 8009282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	3304      	adds	r3, #4
 800928e:	4619      	mov	r1, r3
 8009290:	4610      	mov	r0, r2
 8009292:	f000 fc7d 	bl	8009b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2201      	movs	r2, #1
 80092c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2201      	movs	r2, #1
 80092ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2201      	movs	r2, #1
 80092e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2201      	movs	r2, #1
 80092ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2201      	movs	r2, #1
 80092f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092f6:	2300      	movs	r3, #0
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3708      	adds	r7, #8
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b01      	cmp	r3, #1
 8009326:	d001      	beq.n	800932c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	e05e      	b.n	80093ea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2202      	movs	r2, #2
 8009330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68da      	ldr	r2, [r3, #12]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f042 0201 	orr.w	r2, r2, #1
 8009342:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a2b      	ldr	r2, [pc, #172]	@ (80093f8 <HAL_TIM_Base_Start_IT+0xe4>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d02c      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009356:	d027      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a27      	ldr	r2, [pc, #156]	@ (80093fc <HAL_TIM_Base_Start_IT+0xe8>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d022      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a26      	ldr	r2, [pc, #152]	@ (8009400 <HAL_TIM_Base_Start_IT+0xec>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d01d      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a24      	ldr	r2, [pc, #144]	@ (8009404 <HAL_TIM_Base_Start_IT+0xf0>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d018      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a23      	ldr	r2, [pc, #140]	@ (8009408 <HAL_TIM_Base_Start_IT+0xf4>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d013      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a21      	ldr	r2, [pc, #132]	@ (800940c <HAL_TIM_Base_Start_IT+0xf8>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d00e      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a20      	ldr	r2, [pc, #128]	@ (8009410 <HAL_TIM_Base_Start_IT+0xfc>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d009      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a1e      	ldr	r2, [pc, #120]	@ (8009414 <HAL_TIM_Base_Start_IT+0x100>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d004      	beq.n	80093a8 <HAL_TIM_Base_Start_IT+0x94>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a1d      	ldr	r2, [pc, #116]	@ (8009418 <HAL_TIM_Base_Start_IT+0x104>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d115      	bne.n	80093d4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	689a      	ldr	r2, [r3, #8]
 80093ae:	4b1b      	ldr	r3, [pc, #108]	@ (800941c <HAL_TIM_Base_Start_IT+0x108>)
 80093b0:	4013      	ands	r3, r2
 80093b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2b06      	cmp	r3, #6
 80093b8:	d015      	beq.n	80093e6 <HAL_TIM_Base_Start_IT+0xd2>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093c0:	d011      	beq.n	80093e6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f042 0201 	orr.w	r2, r2, #1
 80093d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093d2:	e008      	b.n	80093e6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f042 0201 	orr.w	r2, r2, #1
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	e000      	b.n	80093e8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80093e8:	2300      	movs	r3, #0
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3714      	adds	r7, #20
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	40010000 	.word	0x40010000
 80093fc:	40000400 	.word	0x40000400
 8009400:	40000800 	.word	0x40000800
 8009404:	40000c00 	.word	0x40000c00
 8009408:	40010400 	.word	0x40010400
 800940c:	40001800 	.word	0x40001800
 8009410:	40014000 	.word	0x40014000
 8009414:	4000e000 	.word	0x4000e000
 8009418:	4000e400 	.word	0x4000e400
 800941c:	00010007 	.word	0x00010007

08009420 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d101      	bne.n	8009432 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e049      	b.n	80094c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b00      	cmp	r3, #0
 800943c:	d106      	bne.n	800944c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7f9 fdfa 	bl	8003040 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2202      	movs	r2, #2
 8009450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	3304      	adds	r3, #4
 800945c:	4619      	mov	r1, r3
 800945e:	4610      	mov	r0, r2
 8009460:	f000 fb96 	bl	8009b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2201      	movs	r2, #1
 8009478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2201      	movs	r2, #1
 8009480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3708      	adds	r7, #8
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
	...

080094d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d109      	bne.n	80094f4 <HAL_TIM_PWM_Start+0x24>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	bf14      	ite	ne
 80094ec:	2301      	movne	r3, #1
 80094ee:	2300      	moveq	r3, #0
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	e03c      	b.n	800956e <HAL_TIM_PWM_Start+0x9e>
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	2b04      	cmp	r3, #4
 80094f8:	d109      	bne.n	800950e <HAL_TIM_PWM_Start+0x3e>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b01      	cmp	r3, #1
 8009504:	bf14      	ite	ne
 8009506:	2301      	movne	r3, #1
 8009508:	2300      	moveq	r3, #0
 800950a:	b2db      	uxtb	r3, r3
 800950c:	e02f      	b.n	800956e <HAL_TIM_PWM_Start+0x9e>
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	2b08      	cmp	r3, #8
 8009512:	d109      	bne.n	8009528 <HAL_TIM_PWM_Start+0x58>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800951a:	b2db      	uxtb	r3, r3
 800951c:	2b01      	cmp	r3, #1
 800951e:	bf14      	ite	ne
 8009520:	2301      	movne	r3, #1
 8009522:	2300      	moveq	r3, #0
 8009524:	b2db      	uxtb	r3, r3
 8009526:	e022      	b.n	800956e <HAL_TIM_PWM_Start+0x9e>
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	2b0c      	cmp	r3, #12
 800952c:	d109      	bne.n	8009542 <HAL_TIM_PWM_Start+0x72>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b01      	cmp	r3, #1
 8009538:	bf14      	ite	ne
 800953a:	2301      	movne	r3, #1
 800953c:	2300      	moveq	r3, #0
 800953e:	b2db      	uxtb	r3, r3
 8009540:	e015      	b.n	800956e <HAL_TIM_PWM_Start+0x9e>
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	2b10      	cmp	r3, #16
 8009546:	d109      	bne.n	800955c <HAL_TIM_PWM_Start+0x8c>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b01      	cmp	r3, #1
 8009552:	bf14      	ite	ne
 8009554:	2301      	movne	r3, #1
 8009556:	2300      	moveq	r3, #0
 8009558:	b2db      	uxtb	r3, r3
 800955a:	e008      	b.n	800956e <HAL_TIM_PWM_Start+0x9e>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009562:	b2db      	uxtb	r3, r3
 8009564:	2b01      	cmp	r3, #1
 8009566:	bf14      	ite	ne
 8009568:	2301      	movne	r3, #1
 800956a:	2300      	moveq	r3, #0
 800956c:	b2db      	uxtb	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	e0ab      	b.n	80096ce <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d104      	bne.n	8009586 <HAL_TIM_PWM_Start+0xb6>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2202      	movs	r2, #2
 8009580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009584:	e023      	b.n	80095ce <HAL_TIM_PWM_Start+0xfe>
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	2b04      	cmp	r3, #4
 800958a:	d104      	bne.n	8009596 <HAL_TIM_PWM_Start+0xc6>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009594:	e01b      	b.n	80095ce <HAL_TIM_PWM_Start+0xfe>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2b08      	cmp	r3, #8
 800959a:	d104      	bne.n	80095a6 <HAL_TIM_PWM_Start+0xd6>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2202      	movs	r2, #2
 80095a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095a4:	e013      	b.n	80095ce <HAL_TIM_PWM_Start+0xfe>
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	2b0c      	cmp	r3, #12
 80095aa:	d104      	bne.n	80095b6 <HAL_TIM_PWM_Start+0xe6>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2202      	movs	r2, #2
 80095b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095b4:	e00b      	b.n	80095ce <HAL_TIM_PWM_Start+0xfe>
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	2b10      	cmp	r3, #16
 80095ba:	d104      	bne.n	80095c6 <HAL_TIM_PWM_Start+0xf6>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2202      	movs	r2, #2
 80095c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095c4:	e003      	b.n	80095ce <HAL_TIM_PWM_Start+0xfe>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2202      	movs	r2, #2
 80095ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2201      	movs	r2, #1
 80095d4:	6839      	ldr	r1, [r7, #0]
 80095d6:	4618      	mov	r0, r3
 80095d8:	f000 fe62 	bl	800a2a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a3d      	ldr	r2, [pc, #244]	@ (80096d8 <HAL_TIM_PWM_Start+0x208>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d013      	beq.n	800960e <HAL_TIM_PWM_Start+0x13e>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a3c      	ldr	r2, [pc, #240]	@ (80096dc <HAL_TIM_PWM_Start+0x20c>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d00e      	beq.n	800960e <HAL_TIM_PWM_Start+0x13e>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a3a      	ldr	r2, [pc, #232]	@ (80096e0 <HAL_TIM_PWM_Start+0x210>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d009      	beq.n	800960e <HAL_TIM_PWM_Start+0x13e>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a39      	ldr	r2, [pc, #228]	@ (80096e4 <HAL_TIM_PWM_Start+0x214>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d004      	beq.n	800960e <HAL_TIM_PWM_Start+0x13e>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a37      	ldr	r2, [pc, #220]	@ (80096e8 <HAL_TIM_PWM_Start+0x218>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d101      	bne.n	8009612 <HAL_TIM_PWM_Start+0x142>
 800960e:	2301      	movs	r3, #1
 8009610:	e000      	b.n	8009614 <HAL_TIM_PWM_Start+0x144>
 8009612:	2300      	movs	r3, #0
 8009614:	2b00      	cmp	r3, #0
 8009616:	d007      	beq.n	8009628 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009626:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a2a      	ldr	r2, [pc, #168]	@ (80096d8 <HAL_TIM_PWM_Start+0x208>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d02c      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800963a:	d027      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a2a      	ldr	r2, [pc, #168]	@ (80096ec <HAL_TIM_PWM_Start+0x21c>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d022      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a29      	ldr	r2, [pc, #164]	@ (80096f0 <HAL_TIM_PWM_Start+0x220>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d01d      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a27      	ldr	r2, [pc, #156]	@ (80096f4 <HAL_TIM_PWM_Start+0x224>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d018      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a1f      	ldr	r2, [pc, #124]	@ (80096dc <HAL_TIM_PWM_Start+0x20c>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d013      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a23      	ldr	r2, [pc, #140]	@ (80096f8 <HAL_TIM_PWM_Start+0x228>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d00e      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a1b      	ldr	r2, [pc, #108]	@ (80096e0 <HAL_TIM_PWM_Start+0x210>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d009      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a1f      	ldr	r2, [pc, #124]	@ (80096fc <HAL_TIM_PWM_Start+0x22c>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d004      	beq.n	800968c <HAL_TIM_PWM_Start+0x1bc>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a1e      	ldr	r2, [pc, #120]	@ (8009700 <HAL_TIM_PWM_Start+0x230>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d115      	bne.n	80096b8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	689a      	ldr	r2, [r3, #8]
 8009692:	4b1c      	ldr	r3, [pc, #112]	@ (8009704 <HAL_TIM_PWM_Start+0x234>)
 8009694:	4013      	ands	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2b06      	cmp	r3, #6
 800969c:	d015      	beq.n	80096ca <HAL_TIM_PWM_Start+0x1fa>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096a4:	d011      	beq.n	80096ca <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f042 0201 	orr.w	r2, r2, #1
 80096b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096b6:	e008      	b.n	80096ca <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f042 0201 	orr.w	r2, r2, #1
 80096c6:	601a      	str	r2, [r3, #0]
 80096c8:	e000      	b.n	80096cc <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3710      	adds	r7, #16
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	40010000 	.word	0x40010000
 80096dc:	40010400 	.word	0x40010400
 80096e0:	40014000 	.word	0x40014000
 80096e4:	40014400 	.word	0x40014400
 80096e8:	40014800 	.word	0x40014800
 80096ec:	40000400 	.word	0x40000400
 80096f0:	40000800 	.word	0x40000800
 80096f4:	40000c00 	.word	0x40000c00
 80096f8:	40001800 	.word	0x40001800
 80096fc:	4000e000 	.word	0x4000e000
 8009700:	4000e400 	.word	0x4000e400
 8009704:	00010007 	.word	0x00010007

08009708 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	f003 0302 	and.w	r3, r3, #2
 8009726:	2b00      	cmp	r3, #0
 8009728:	d020      	beq.n	800976c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	f003 0302 	and.w	r3, r3, #2
 8009730:	2b00      	cmp	r3, #0
 8009732:	d01b      	beq.n	800976c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f06f 0202 	mvn.w	r2, #2
 800973c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2201      	movs	r2, #1
 8009742:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	f003 0303 	and.w	r3, r3, #3
 800974e:	2b00      	cmp	r3, #0
 8009750:	d003      	beq.n	800975a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 f9fe 	bl	8009b54 <HAL_TIM_IC_CaptureCallback>
 8009758:	e005      	b.n	8009766 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 f9f0 	bl	8009b40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fa01 	bl	8009b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2200      	movs	r2, #0
 800976a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	f003 0304 	and.w	r3, r3, #4
 8009772:	2b00      	cmp	r3, #0
 8009774:	d020      	beq.n	80097b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f003 0304 	and.w	r3, r3, #4
 800977c:	2b00      	cmp	r3, #0
 800977e:	d01b      	beq.n	80097b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f06f 0204 	mvn.w	r2, #4
 8009788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2202      	movs	r2, #2
 800978e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	699b      	ldr	r3, [r3, #24]
 8009796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800979a:	2b00      	cmp	r3, #0
 800979c:	d003      	beq.n	80097a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 f9d8 	bl	8009b54 <HAL_TIM_IC_CaptureCallback>
 80097a4:	e005      	b.n	80097b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f9ca 	bl	8009b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f9db 	bl	8009b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	f003 0308 	and.w	r3, r3, #8
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d020      	beq.n	8009804 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f003 0308 	and.w	r3, r3, #8
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d01b      	beq.n	8009804 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f06f 0208 	mvn.w	r2, #8
 80097d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2204      	movs	r2, #4
 80097da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	69db      	ldr	r3, [r3, #28]
 80097e2:	f003 0303 	and.w	r3, r3, #3
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d003      	beq.n	80097f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 f9b2 	bl	8009b54 <HAL_TIM_IC_CaptureCallback>
 80097f0:	e005      	b.n	80097fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f9a4 	bl	8009b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f9b5 	bl	8009b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	f003 0310 	and.w	r3, r3, #16
 800980a:	2b00      	cmp	r3, #0
 800980c:	d020      	beq.n	8009850 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f003 0310 	and.w	r3, r3, #16
 8009814:	2b00      	cmp	r3, #0
 8009816:	d01b      	beq.n	8009850 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f06f 0210 	mvn.w	r2, #16
 8009820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2208      	movs	r2, #8
 8009826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009832:	2b00      	cmp	r3, #0
 8009834:	d003      	beq.n	800983e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 f98c 	bl	8009b54 <HAL_TIM_IC_CaptureCallback>
 800983c:	e005      	b.n	800984a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f97e 	bl	8009b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f98f 	bl	8009b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00c      	beq.n	8009874 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b00      	cmp	r3, #0
 8009862:	d007      	beq.n	8009874 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f06f 0201 	mvn.w	r2, #1
 800986c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f7f9 f916 	bl	8002aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800987a:	2b00      	cmp	r3, #0
 800987c:	d104      	bne.n	8009888 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009884:	2b00      	cmp	r3, #0
 8009886:	d00c      	beq.n	80098a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800988e:	2b00      	cmp	r3, #0
 8009890:	d007      	beq.n	80098a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800989a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fdcb 	bl	800a438 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d00c      	beq.n	80098c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d007      	beq.n	80098c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80098be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 fdc3 	bl	800a44c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00c      	beq.n	80098ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d007      	beq.n	80098ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80098e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 f949 	bl	8009b7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	f003 0320 	and.w	r3, r3, #32
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00c      	beq.n	800990e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f003 0320 	and.w	r3, r3, #32
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d007      	beq.n	800990e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f06f 0220 	mvn.w	r2, #32
 8009906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 fd8b 	bl	800a424 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800990e:	bf00      	nop
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
	...

08009918 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b086      	sub	sp, #24
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009924:	2300      	movs	r3, #0
 8009926:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800992e:	2b01      	cmp	r3, #1
 8009930:	d101      	bne.n	8009936 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009932:	2302      	movs	r3, #2
 8009934:	e0ff      	b.n	8009b36 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2201      	movs	r2, #1
 800993a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2b14      	cmp	r3, #20
 8009942:	f200 80f0 	bhi.w	8009b26 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009946:	a201      	add	r2, pc, #4	@ (adr r2, 800994c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994c:	080099a1 	.word	0x080099a1
 8009950:	08009b27 	.word	0x08009b27
 8009954:	08009b27 	.word	0x08009b27
 8009958:	08009b27 	.word	0x08009b27
 800995c:	080099e1 	.word	0x080099e1
 8009960:	08009b27 	.word	0x08009b27
 8009964:	08009b27 	.word	0x08009b27
 8009968:	08009b27 	.word	0x08009b27
 800996c:	08009a23 	.word	0x08009a23
 8009970:	08009b27 	.word	0x08009b27
 8009974:	08009b27 	.word	0x08009b27
 8009978:	08009b27 	.word	0x08009b27
 800997c:	08009a63 	.word	0x08009a63
 8009980:	08009b27 	.word	0x08009b27
 8009984:	08009b27 	.word	0x08009b27
 8009988:	08009b27 	.word	0x08009b27
 800998c:	08009aa5 	.word	0x08009aa5
 8009990:	08009b27 	.word	0x08009b27
 8009994:	08009b27 	.word	0x08009b27
 8009998:	08009b27 	.word	0x08009b27
 800999c:	08009ae5 	.word	0x08009ae5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68b9      	ldr	r1, [r7, #8]
 80099a6:	4618      	mov	r0, r3
 80099a8:	f000 f9a4 	bl	8009cf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	699a      	ldr	r2, [r3, #24]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f042 0208 	orr.w	r2, r2, #8
 80099ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	699a      	ldr	r2, [r3, #24]
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f022 0204 	bic.w	r2, r2, #4
 80099ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	6999      	ldr	r1, [r3, #24]
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	691a      	ldr	r2, [r3, #16]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	430a      	orrs	r2, r1
 80099dc:	619a      	str	r2, [r3, #24]
      break;
 80099de:	e0a5      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68b9      	ldr	r1, [r7, #8]
 80099e6:	4618      	mov	r0, r3
 80099e8:	f000 fa14 	bl	8009e14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	699a      	ldr	r2, [r3, #24]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	699a      	ldr	r2, [r3, #24]
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	6999      	ldr	r1, [r3, #24]
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	021a      	lsls	r2, r3, #8
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	430a      	orrs	r2, r1
 8009a1e:	619a      	str	r2, [r3, #24]
      break;
 8009a20:	e084      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68b9      	ldr	r1, [r7, #8]
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 fa7d 	bl	8009f28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	69da      	ldr	r2, [r3, #28]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f042 0208 	orr.w	r2, r2, #8
 8009a3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	69da      	ldr	r2, [r3, #28]
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f022 0204 	bic.w	r2, r2, #4
 8009a4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	69d9      	ldr	r1, [r3, #28]
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	691a      	ldr	r2, [r3, #16]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	430a      	orrs	r2, r1
 8009a5e:	61da      	str	r2, [r3, #28]
      break;
 8009a60:	e064      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68b9      	ldr	r1, [r7, #8]
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f000 fae5 	bl	800a038 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	69da      	ldr	r2, [r3, #28]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	69da      	ldr	r2, [r3, #28]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	69d9      	ldr	r1, [r3, #28]
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	021a      	lsls	r2, r3, #8
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	430a      	orrs	r2, r1
 8009aa0:	61da      	str	r2, [r3, #28]
      break;
 8009aa2:	e043      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68b9      	ldr	r1, [r7, #8]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f000 fb2e 	bl	800a10c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f042 0208 	orr.w	r2, r2, #8
 8009abe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f022 0204 	bic.w	r2, r2, #4
 8009ace:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	691a      	ldr	r2, [r3, #16]
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009ae2:	e023      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	68b9      	ldr	r1, [r7, #8]
 8009aea:	4618      	mov	r0, r3
 8009aec:	f000 fb72 	bl	800a1d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009afe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b0e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	691b      	ldr	r3, [r3, #16]
 8009b1a:	021a      	lsls	r2, r3, #8
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	430a      	orrs	r2, r1
 8009b22:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009b24:	e002      	b.n	8009b2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	75fb      	strb	r3, [r7, #23]
      break;
 8009b2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3718      	adds	r7, #24
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop

08009b40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a4a      	ldr	r2, [pc, #296]	@ (8009ccc <TIM_Base_SetConfig+0x13c>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d013      	beq.n	8009bd0 <TIM_Base_SetConfig+0x40>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bae:	d00f      	beq.n	8009bd0 <TIM_Base_SetConfig+0x40>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a47      	ldr	r2, [pc, #284]	@ (8009cd0 <TIM_Base_SetConfig+0x140>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d00b      	beq.n	8009bd0 <TIM_Base_SetConfig+0x40>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a46      	ldr	r2, [pc, #280]	@ (8009cd4 <TIM_Base_SetConfig+0x144>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d007      	beq.n	8009bd0 <TIM_Base_SetConfig+0x40>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a45      	ldr	r2, [pc, #276]	@ (8009cd8 <TIM_Base_SetConfig+0x148>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d003      	beq.n	8009bd0 <TIM_Base_SetConfig+0x40>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a44      	ldr	r2, [pc, #272]	@ (8009cdc <TIM_Base_SetConfig+0x14c>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d108      	bne.n	8009be2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a39      	ldr	r2, [pc, #228]	@ (8009ccc <TIM_Base_SetConfig+0x13c>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d027      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bf0:	d023      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a36      	ldr	r2, [pc, #216]	@ (8009cd0 <TIM_Base_SetConfig+0x140>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d01f      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a35      	ldr	r2, [pc, #212]	@ (8009cd4 <TIM_Base_SetConfig+0x144>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d01b      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a34      	ldr	r2, [pc, #208]	@ (8009cd8 <TIM_Base_SetConfig+0x148>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d017      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a33      	ldr	r2, [pc, #204]	@ (8009cdc <TIM_Base_SetConfig+0x14c>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d013      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a32      	ldr	r2, [pc, #200]	@ (8009ce0 <TIM_Base_SetConfig+0x150>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d00f      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a31      	ldr	r2, [pc, #196]	@ (8009ce4 <TIM_Base_SetConfig+0x154>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d00b      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a30      	ldr	r2, [pc, #192]	@ (8009ce8 <TIM_Base_SetConfig+0x158>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d007      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8009cec <TIM_Base_SetConfig+0x15c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d003      	beq.n	8009c3a <TIM_Base_SetConfig+0xaa>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a2e      	ldr	r2, [pc, #184]	@ (8009cf0 <TIM_Base_SetConfig+0x160>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d108      	bne.n	8009c4c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	695b      	ldr	r3, [r3, #20]
 8009c56:	4313      	orrs	r3, r2
 8009c58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	689a      	ldr	r2, [r3, #8]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a16      	ldr	r2, [pc, #88]	@ (8009ccc <TIM_Base_SetConfig+0x13c>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d00f      	beq.n	8009c98 <TIM_Base_SetConfig+0x108>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a18      	ldr	r2, [pc, #96]	@ (8009cdc <TIM_Base_SetConfig+0x14c>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d00b      	beq.n	8009c98 <TIM_Base_SetConfig+0x108>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a17      	ldr	r2, [pc, #92]	@ (8009ce0 <TIM_Base_SetConfig+0x150>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d007      	beq.n	8009c98 <TIM_Base_SetConfig+0x108>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a16      	ldr	r2, [pc, #88]	@ (8009ce4 <TIM_Base_SetConfig+0x154>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d003      	beq.n	8009c98 <TIM_Base_SetConfig+0x108>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a15      	ldr	r2, [pc, #84]	@ (8009ce8 <TIM_Base_SetConfig+0x158>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d103      	bne.n	8009ca0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	f003 0301 	and.w	r3, r3, #1
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d105      	bne.n	8009cbe <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	f023 0201 	bic.w	r2, r3, #1
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	611a      	str	r2, [r3, #16]
  }
}
 8009cbe:	bf00      	nop
 8009cc0:	3714      	adds	r7, #20
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	40010000 	.word	0x40010000
 8009cd0:	40000400 	.word	0x40000400
 8009cd4:	40000800 	.word	0x40000800
 8009cd8:	40000c00 	.word	0x40000c00
 8009cdc:	40010400 	.word	0x40010400
 8009ce0:	40014000 	.word	0x40014000
 8009ce4:	40014400 	.word	0x40014400
 8009ce8:	40014800 	.word	0x40014800
 8009cec:	4000e000 	.word	0x4000e000
 8009cf0:	4000e400 	.word	0x4000e400

08009cf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b087      	sub	sp, #28
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a1b      	ldr	r3, [r3, #32]
 8009d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	f023 0201 	bic.w	r2, r3, #1
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d1c:	68fa      	ldr	r2, [r7, #12]
 8009d1e:	4b37      	ldr	r3, [pc, #220]	@ (8009dfc <TIM_OC1_SetConfig+0x108>)
 8009d20:	4013      	ands	r3, r2
 8009d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f023 0303 	bic.w	r3, r3, #3
 8009d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	68fa      	ldr	r2, [r7, #12]
 8009d32:	4313      	orrs	r3, r2
 8009d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	f023 0302 	bic.w	r3, r3, #2
 8009d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	697a      	ldr	r2, [r7, #20]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8009e00 <TIM_OC1_SetConfig+0x10c>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d00f      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a2c      	ldr	r2, [pc, #176]	@ (8009e04 <TIM_OC1_SetConfig+0x110>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d00b      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8009e08 <TIM_OC1_SetConfig+0x114>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d007      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a2a      	ldr	r2, [pc, #168]	@ (8009e0c <TIM_OC1_SetConfig+0x118>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d003      	beq.n	8009d70 <TIM_OC1_SetConfig+0x7c>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a29      	ldr	r2, [pc, #164]	@ (8009e10 <TIM_OC1_SetConfig+0x11c>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d10c      	bne.n	8009d8a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f023 0308 	bic.w	r3, r3, #8
 8009d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	697a      	ldr	r2, [r7, #20]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	f023 0304 	bic.w	r3, r3, #4
 8009d88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8009e00 <TIM_OC1_SetConfig+0x10c>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d00f      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a1b      	ldr	r2, [pc, #108]	@ (8009e04 <TIM_OC1_SetConfig+0x110>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d00b      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8009e08 <TIM_OC1_SetConfig+0x114>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d007      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a19      	ldr	r2, [pc, #100]	@ (8009e0c <TIM_OC1_SetConfig+0x118>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d003      	beq.n	8009db2 <TIM_OC1_SetConfig+0xbe>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a18      	ldr	r2, [pc, #96]	@ (8009e10 <TIM_OC1_SetConfig+0x11c>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d111      	bne.n	8009dd6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	695b      	ldr	r3, [r3, #20]
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	693a      	ldr	r2, [r7, #16]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	693a      	ldr	r2, [r7, #16]
 8009dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	685a      	ldr	r2, [r3, #4]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	697a      	ldr	r2, [r7, #20]
 8009dee:	621a      	str	r2, [r3, #32]
}
 8009df0:	bf00      	nop
 8009df2:	371c      	adds	r7, #28
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr
 8009dfc:	fffeff8f 	.word	0xfffeff8f
 8009e00:	40010000 	.word	0x40010000
 8009e04:	40010400 	.word	0x40010400
 8009e08:	40014000 	.word	0x40014000
 8009e0c:	40014400 	.word	0x40014400
 8009e10:	40014800 	.word	0x40014800

08009e14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b087      	sub	sp, #28
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	f023 0210 	bic.w	r2, r3, #16
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e3c:	68fa      	ldr	r2, [r7, #12]
 8009e3e:	4b34      	ldr	r3, [pc, #208]	@ (8009f10 <TIM_OC2_SetConfig+0xfc>)
 8009e40:	4013      	ands	r3, r2
 8009e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	021b      	lsls	r3, r3, #8
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f023 0320 	bic.w	r3, r3, #32
 8009e5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	011b      	lsls	r3, r3, #4
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a29      	ldr	r2, [pc, #164]	@ (8009f14 <TIM_OC2_SetConfig+0x100>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d003      	beq.n	8009e7c <TIM_OC2_SetConfig+0x68>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a28      	ldr	r2, [pc, #160]	@ (8009f18 <TIM_OC2_SetConfig+0x104>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d10d      	bne.n	8009e98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	011b      	lsls	r3, r3, #4
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8009f14 <TIM_OC2_SetConfig+0x100>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d00f      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8009f18 <TIM_OC2_SetConfig+0x104>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d00b      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8009f1c <TIM_OC2_SetConfig+0x108>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d007      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8009f20 <TIM_OC2_SetConfig+0x10c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d003      	beq.n	8009ec0 <TIM_OC2_SetConfig+0xac>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a1a      	ldr	r2, [pc, #104]	@ (8009f24 <TIM_OC2_SetConfig+0x110>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d113      	bne.n	8009ee8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	695b      	ldr	r3, [r3, #20]
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	699b      	ldr	r3, [r3, #24]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	693a      	ldr	r2, [r7, #16]
 8009eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	685a      	ldr	r2, [r3, #4]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	697a      	ldr	r2, [r7, #20]
 8009f00:	621a      	str	r2, [r3, #32]
}
 8009f02:	bf00      	nop
 8009f04:	371c      	adds	r7, #28
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	feff8fff 	.word	0xfeff8fff
 8009f14:	40010000 	.word	0x40010000
 8009f18:	40010400 	.word	0x40010400
 8009f1c:	40014000 	.word	0x40014000
 8009f20:	40014400 	.word	0x40014400
 8009f24:	40014800 	.word	0x40014800

08009f28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	69db      	ldr	r3, [r3, #28]
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4b33      	ldr	r3, [pc, #204]	@ (800a020 <TIM_OC3_SetConfig+0xf8>)
 8009f54:	4013      	ands	r3, r2
 8009f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f023 0303 	bic.w	r3, r3, #3
 8009f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	021b      	lsls	r3, r3, #8
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a28      	ldr	r2, [pc, #160]	@ (800a024 <TIM_OC3_SetConfig+0xfc>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d003      	beq.n	8009f8e <TIM_OC3_SetConfig+0x66>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a27      	ldr	r2, [pc, #156]	@ (800a028 <TIM_OC3_SetConfig+0x100>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d10d      	bne.n	8009faa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	021b      	lsls	r3, r3, #8
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a1d      	ldr	r2, [pc, #116]	@ (800a024 <TIM_OC3_SetConfig+0xfc>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d00f      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a1c      	ldr	r2, [pc, #112]	@ (800a028 <TIM_OC3_SetConfig+0x100>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d00b      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800a02c <TIM_OC3_SetConfig+0x104>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d007      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	4a1a      	ldr	r2, [pc, #104]	@ (800a030 <TIM_OC3_SetConfig+0x108>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d003      	beq.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	4a19      	ldr	r2, [pc, #100]	@ (800a034 <TIM_OC3_SetConfig+0x10c>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d113      	bne.n	8009ffa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	011b      	lsls	r3, r3, #4
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	4313      	orrs	r3, r2
 8009fec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	699b      	ldr	r3, [r3, #24]
 8009ff2:	011b      	lsls	r3, r3, #4
 8009ff4:	693a      	ldr	r2, [r7, #16]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	68fa      	ldr	r2, [r7, #12]
 800a004:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	685a      	ldr	r2, [r3, #4]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	621a      	str	r2, [r3, #32]
}
 800a014:	bf00      	nop
 800a016:	371c      	adds	r7, #28
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr
 800a020:	fffeff8f 	.word	0xfffeff8f
 800a024:	40010000 	.word	0x40010000
 800a028:	40010400 	.word	0x40010400
 800a02c:	40014000 	.word	0x40014000
 800a030:	40014400 	.word	0x40014400
 800a034:	40014800 	.word	0x40014800

0800a038 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a038:	b480      	push	{r7}
 800a03a:	b087      	sub	sp, #28
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a1b      	ldr	r3, [r3, #32]
 800a046:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6a1b      	ldr	r3, [r3, #32]
 800a04c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	69db      	ldr	r3, [r3, #28]
 800a05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	4b24      	ldr	r3, [pc, #144]	@ (800a0f4 <TIM_OC4_SetConfig+0xbc>)
 800a064:	4013      	ands	r3, r2
 800a066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a06e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	021b      	lsls	r3, r3, #8
 800a076:	68fa      	ldr	r2, [r7, #12]
 800a078:	4313      	orrs	r3, r2
 800a07a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a082:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	031b      	lsls	r3, r3, #12
 800a08a:	693a      	ldr	r2, [r7, #16]
 800a08c:	4313      	orrs	r3, r2
 800a08e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a19      	ldr	r2, [pc, #100]	@ (800a0f8 <TIM_OC4_SetConfig+0xc0>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d00f      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a18      	ldr	r2, [pc, #96]	@ (800a0fc <TIM_OC4_SetConfig+0xc4>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d00b      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a17      	ldr	r2, [pc, #92]	@ (800a100 <TIM_OC4_SetConfig+0xc8>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d007      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a16      	ldr	r2, [pc, #88]	@ (800a104 <TIM_OC4_SetConfig+0xcc>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d003      	beq.n	800a0b8 <TIM_OC4_SetConfig+0x80>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a15      	ldr	r2, [pc, #84]	@ (800a108 <TIM_OC4_SetConfig+0xd0>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d109      	bne.n	800a0cc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	695b      	ldr	r3, [r3, #20]
 800a0c4:	019b      	lsls	r3, r3, #6
 800a0c6:	697a      	ldr	r2, [r7, #20]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	621a      	str	r2, [r3, #32]
}
 800a0e6:	bf00      	nop
 800a0e8:	371c      	adds	r7, #28
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	feff8fff 	.word	0xfeff8fff
 800a0f8:	40010000 	.word	0x40010000
 800a0fc:	40010400 	.word	0x40010400
 800a100:	40014000 	.word	0x40014000
 800a104:	40014400 	.word	0x40014400
 800a108:	40014800 	.word	0x40014800

0800a10c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b087      	sub	sp, #28
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a1b      	ldr	r3, [r3, #32]
 800a11a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a1b      	ldr	r3, [r3, #32]
 800a120:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	4b21      	ldr	r3, [pc, #132]	@ (800a1bc <TIM_OC5_SetConfig+0xb0>)
 800a138:	4013      	ands	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	4313      	orrs	r3, r2
 800a144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a14c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	041b      	lsls	r3, r3, #16
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	4313      	orrs	r3, r2
 800a158:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a18      	ldr	r2, [pc, #96]	@ (800a1c0 <TIM_OC5_SetConfig+0xb4>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d00f      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a17      	ldr	r2, [pc, #92]	@ (800a1c4 <TIM_OC5_SetConfig+0xb8>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d00b      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4a16      	ldr	r2, [pc, #88]	@ (800a1c8 <TIM_OC5_SetConfig+0xbc>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d007      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a15      	ldr	r2, [pc, #84]	@ (800a1cc <TIM_OC5_SetConfig+0xc0>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d003      	beq.n	800a182 <TIM_OC5_SetConfig+0x76>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a14      	ldr	r2, [pc, #80]	@ (800a1d0 <TIM_OC5_SetConfig+0xc4>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d109      	bne.n	800a196 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a188:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	021b      	lsls	r3, r3, #8
 800a190:	697a      	ldr	r2, [r7, #20]
 800a192:	4313      	orrs	r3, r2
 800a194:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	697a      	ldr	r2, [r7, #20]
 800a19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	693a      	ldr	r2, [r7, #16]
 800a1ae:	621a      	str	r2, [r3, #32]
}
 800a1b0:	bf00      	nop
 800a1b2:	371c      	adds	r7, #28
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr
 800a1bc:	fffeff8f 	.word	0xfffeff8f
 800a1c0:	40010000 	.word	0x40010000
 800a1c4:	40010400 	.word	0x40010400
 800a1c8:	40014000 	.word	0x40014000
 800a1cc:	40014400 	.word	0x40014400
 800a1d0:	40014800 	.word	0x40014800

0800a1d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a1b      	ldr	r3, [r3, #32]
 800a1e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	4b22      	ldr	r3, [pc, #136]	@ (800a288 <TIM_OC6_SetConfig+0xb4>)
 800a200:	4013      	ands	r3, r2
 800a202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	021b      	lsls	r3, r3, #8
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	051b      	lsls	r3, r3, #20
 800a21e:	693a      	ldr	r2, [r7, #16]
 800a220:	4313      	orrs	r3, r2
 800a222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	4a19      	ldr	r2, [pc, #100]	@ (800a28c <TIM_OC6_SetConfig+0xb8>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d00f      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	4a18      	ldr	r2, [pc, #96]	@ (800a290 <TIM_OC6_SetConfig+0xbc>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d00b      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	4a17      	ldr	r2, [pc, #92]	@ (800a294 <TIM_OC6_SetConfig+0xc0>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d007      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a16      	ldr	r2, [pc, #88]	@ (800a298 <TIM_OC6_SetConfig+0xc4>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d003      	beq.n	800a24c <TIM_OC6_SetConfig+0x78>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a15      	ldr	r2, [pc, #84]	@ (800a29c <TIM_OC6_SetConfig+0xc8>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d109      	bne.n	800a260 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a252:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	695b      	ldr	r3, [r3, #20]
 800a258:	029b      	lsls	r3, r3, #10
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	697a      	ldr	r2, [r7, #20]
 800a264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	621a      	str	r2, [r3, #32]
}
 800a27a:	bf00      	nop
 800a27c:	371c      	adds	r7, #28
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	feff8fff 	.word	0xfeff8fff
 800a28c:	40010000 	.word	0x40010000
 800a290:	40010400 	.word	0x40010400
 800a294:	40014000 	.word	0x40014000
 800a298:	40014400 	.word	0x40014400
 800a29c:	40014800 	.word	0x40014800

0800a2a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b087      	sub	sp, #28
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	f003 031f 	and.w	r3, r3, #31
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	6a1a      	ldr	r2, [r3, #32]
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	43db      	mvns	r3, r3
 800a2c2:	401a      	ands	r2, r3
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	6a1a      	ldr	r2, [r3, #32]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f003 031f 	and.w	r3, r3, #31
 800a2d2:	6879      	ldr	r1, [r7, #4]
 800a2d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a2d8:	431a      	orrs	r2, r3
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	621a      	str	r2, [r3, #32]
}
 800a2de:	bf00      	nop
 800a2e0:	371c      	adds	r7, #28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
	...

0800a2ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d101      	bne.n	800a304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a300:	2302      	movs	r3, #2
 800a302:	e077      	b.n	800a3f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2202      	movs	r2, #2
 800a310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a35      	ldr	r2, [pc, #212]	@ (800a400 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d004      	beq.n	800a338 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a34      	ldr	r2, [pc, #208]	@ (800a404 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d108      	bne.n	800a34a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a33e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	4313      	orrs	r3, r2
 800a348:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a350:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a25      	ldr	r2, [pc, #148]	@ (800a400 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d02c      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a376:	d027      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a22      	ldr	r2, [pc, #136]	@ (800a408 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d022      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4a21      	ldr	r2, [pc, #132]	@ (800a40c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d01d      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a1f      	ldr	r2, [pc, #124]	@ (800a410 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d018      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a1a      	ldr	r2, [pc, #104]	@ (800a404 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d013      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a414 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d00e      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a1a      	ldr	r2, [pc, #104]	@ (800a418 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d009      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a18      	ldr	r2, [pc, #96]	@ (800a41c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d004      	beq.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a17      	ldr	r2, [pc, #92]	@ (800a420 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d10c      	bne.n	800a3e2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a3ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	68ba      	ldr	r2, [r7, #8]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	40010000 	.word	0x40010000
 800a404:	40010400 	.word	0x40010400
 800a408:	40000400 	.word	0x40000400
 800a40c:	40000800 	.word	0x40000800
 800a410:	40000c00 	.word	0x40000c00
 800a414:	40001800 	.word	0x40001800
 800a418:	40014000 	.word	0x40014000
 800a41c:	4000e000 	.word	0x4000e000
 800a420:	4000e400 	.word	0x4000e400

0800a424 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d101      	bne.n	800a472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e042      	b.n	800a4f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d106      	bne.n	800a48a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f7f8 fe85 	bl	8003194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2224      	movs	r2, #36	@ 0x24
 800a48e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	681a      	ldr	r2, [r3, #0]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f022 0201 	bic.w	r2, r2, #1
 800a4a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d002      	beq.n	800a4b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f001 fb38 	bl	800bb20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fcc9 	bl	800ae48 <UART_SetConfig>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	d101      	bne.n	800a4c0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e01b      	b.n	800a4f8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	685a      	ldr	r2, [r3, #4]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a4ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	689a      	ldr	r2, [r3, #8]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a4de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f042 0201 	orr.w	r2, r2, #1
 800a4ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f001 fbb7 	bl	800bc64 <UART_CheckIdleState>
 800a4f6:	4603      	mov	r3, r0
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3708      	adds	r7, #8
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a500:	b480      	push	{r7}
 800a502:	b091      	sub	sp, #68	@ 0x44
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	4613      	mov	r3, r2
 800a50c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a514:	2b20      	cmp	r3, #32
 800a516:	d178      	bne.n	800a60a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d002      	beq.n	800a524 <HAL_UART_Transmit_IT+0x24>
 800a51e:	88fb      	ldrh	r3, [r7, #6]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d101      	bne.n	800a528 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800a524:	2301      	movs	r3, #1
 800a526:	e071      	b.n	800a60c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	88fa      	ldrh	r2, [r7, #6]
 800a532:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	88fa      	ldrh	r2, [r7, #6]
 800a53a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2200      	movs	r2, #0
 800a542:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2200      	movs	r2, #0
 800a548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2221      	movs	r2, #33	@ 0x21
 800a550:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a55c:	d12a      	bne.n	800a5b4 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	689b      	ldr	r3, [r3, #8]
 800a562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a566:	d107      	bne.n	800a578 <HAL_UART_Transmit_IT+0x78>
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	691b      	ldr	r3, [r3, #16]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d103      	bne.n	800a578 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	4a29      	ldr	r2, [pc, #164]	@ (800a618 <HAL_UART_Transmit_IT+0x118>)
 800a574:	679a      	str	r2, [r3, #120]	@ 0x78
 800a576:	e002      	b.n	800a57e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	4a28      	ldr	r2, [pc, #160]	@ (800a61c <HAL_UART_Transmit_IT+0x11c>)
 800a57c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	3308      	adds	r3, #8
 800a584:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a588:	e853 3f00 	ldrex	r3, [r3]
 800a58c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a590:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a594:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	3308      	adds	r3, #8
 800a59c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a59e:	637a      	str	r2, [r7, #52]	@ 0x34
 800a5a0:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a5a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a5a6:	e841 2300 	strex	r3, r2, [r1]
 800a5aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1e5      	bne.n	800a57e <HAL_UART_Transmit_IT+0x7e>
 800a5b2:	e028      	b.n	800a606 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	689b      	ldr	r3, [r3, #8]
 800a5b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5bc:	d107      	bne.n	800a5ce <HAL_UART_Transmit_IT+0xce>
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	691b      	ldr	r3, [r3, #16]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d103      	bne.n	800a5ce <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	4a15      	ldr	r2, [pc, #84]	@ (800a620 <HAL_UART_Transmit_IT+0x120>)
 800a5ca:	679a      	str	r2, [r3, #120]	@ 0x78
 800a5cc:	e002      	b.n	800a5d4 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	4a14      	ldr	r2, [pc, #80]	@ (800a624 <HAL_UART_Transmit_IT+0x124>)
 800a5d2:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	e853 3f00 	ldrex	r3, [r3]
 800a5e0:	613b      	str	r3, [r7, #16]
   return(result);
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5f2:	623b      	str	r3, [r7, #32]
 800a5f4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f6:	69f9      	ldr	r1, [r7, #28]
 800a5f8:	6a3a      	ldr	r2, [r7, #32]
 800a5fa:	e841 2300 	strex	r3, r2, [r1]
 800a5fe:	61bb      	str	r3, [r7, #24]
   return(result);
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1e6      	bne.n	800a5d4 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800a606:	2300      	movs	r3, #0
 800a608:	e000      	b.n	800a60c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800a60a:	2302      	movs	r3, #2
  }
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3744      	adds	r7, #68	@ 0x44
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	0800c42b 	.word	0x0800c42b
 800a61c:	0800c34b 	.word	0x0800c34b
 800a620:	0800c289 	.word	0x0800c289
 800a624:	0800c1d1 	.word	0x0800c1d1

0800a628 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08a      	sub	sp, #40	@ 0x28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	4613      	mov	r3, r2
 800a634:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a63c:	2b20      	cmp	r3, #32
 800a63e:	d137      	bne.n	800a6b0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d002      	beq.n	800a64c <HAL_UART_Receive_IT+0x24>
 800a646:	88fb      	ldrh	r3, [r7, #6]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d101      	bne.n	800a650 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	e030      	b.n	800a6b2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a18      	ldr	r2, [pc, #96]	@ (800a6bc <HAL_UART_Receive_IT+0x94>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d01f      	beq.n	800a6a0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d018      	beq.n	800a6a0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	e853 3f00 	ldrex	r3, [r3]
 800a67a:	613b      	str	r3, [r7, #16]
   return(result);
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a682:	627b      	str	r3, [r7, #36]	@ 0x24
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	461a      	mov	r2, r3
 800a68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68c:	623b      	str	r3, [r7, #32]
 800a68e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	69f9      	ldr	r1, [r7, #28]
 800a692:	6a3a      	ldr	r2, [r7, #32]
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	61bb      	str	r3, [r7, #24]
   return(result);
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e6      	bne.n	800a66e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a6a0:	88fb      	ldrh	r3, [r7, #6]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	68b9      	ldr	r1, [r7, #8]
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f001 fbf4 	bl	800be94 <UART_Start_Receive_IT>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	e000      	b.n	800a6b2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a6b0:	2302      	movs	r3, #2
  }
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3728      	adds	r7, #40	@ 0x28
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	58000c00 	.word	0x58000c00

0800a6c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b0ba      	sub	sp, #232	@ 0xe8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	69db      	ldr	r3, [r3, #28]
 800a6ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	689b      	ldr	r3, [r3, #8]
 800a6e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a6e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a6ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a6ee:	4013      	ands	r3, r2
 800a6f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a6f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d11b      	bne.n	800a734 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a6fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a700:	f003 0320 	and.w	r3, r3, #32
 800a704:	2b00      	cmp	r3, #0
 800a706:	d015      	beq.n	800a734 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a70c:	f003 0320 	and.w	r3, r3, #32
 800a710:	2b00      	cmp	r3, #0
 800a712:	d105      	bne.n	800a720 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a714:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d009      	beq.n	800a734 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a724:	2b00      	cmp	r3, #0
 800a726:	f000 8377 	beq.w	800ae18 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	4798      	blx	r3
      }
      return;
 800a732:	e371      	b.n	800ae18 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a734:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f000 8123 	beq.w	800a984 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a73e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a742:	4b8d      	ldr	r3, [pc, #564]	@ (800a978 <HAL_UART_IRQHandler+0x2b8>)
 800a744:	4013      	ands	r3, r2
 800a746:	2b00      	cmp	r3, #0
 800a748:	d106      	bne.n	800a758 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a74a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a74e:	4b8b      	ldr	r3, [pc, #556]	@ (800a97c <HAL_UART_IRQHandler+0x2bc>)
 800a750:	4013      	ands	r3, r2
 800a752:	2b00      	cmp	r3, #0
 800a754:	f000 8116 	beq.w	800a984 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	2b00      	cmp	r3, #0
 800a762:	d011      	beq.n	800a788 <HAL_UART_IRQHandler+0xc8>
 800a764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d00b      	beq.n	800a788 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2201      	movs	r2, #1
 800a776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a77e:	f043 0201 	orr.w	r2, r3, #1
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a78c:	f003 0302 	and.w	r3, r3, #2
 800a790:	2b00      	cmp	r3, #0
 800a792:	d011      	beq.n	800a7b8 <HAL_UART_IRQHandler+0xf8>
 800a794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a798:	f003 0301 	and.w	r3, r3, #1
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2202      	movs	r2, #2
 800a7a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ae:	f043 0204 	orr.w	r2, r3, #4
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7bc:	f003 0304 	and.w	r3, r3, #4
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d011      	beq.n	800a7e8 <HAL_UART_IRQHandler+0x128>
 800a7c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7c8:	f003 0301 	and.w	r3, r3, #1
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d00b      	beq.n	800a7e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	2204      	movs	r2, #4
 800a7d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7de:	f043 0202 	orr.w	r2, r3, #2
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a7e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7ec:	f003 0308 	and.w	r3, r3, #8
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d017      	beq.n	800a824 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a7f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7f8:	f003 0320 	and.w	r3, r3, #32
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d105      	bne.n	800a80c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a800:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a804:	4b5c      	ldr	r3, [pc, #368]	@ (800a978 <HAL_UART_IRQHandler+0x2b8>)
 800a806:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d00b      	beq.n	800a824 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2208      	movs	r2, #8
 800a812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a81a:	f043 0208 	orr.w	r2, r3, #8
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d012      	beq.n	800a856 <HAL_UART_IRQHandler+0x196>
 800a830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a834:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d00c      	beq.n	800a856 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a844:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a84c:	f043 0220 	orr.w	r2, r3, #32
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f000 82dd 	beq.w	800ae1c <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a866:	f003 0320 	and.w	r3, r3, #32
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d013      	beq.n	800a896 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a86e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a872:	f003 0320 	and.w	r3, r3, #32
 800a876:	2b00      	cmp	r3, #0
 800a878:	d105      	bne.n	800a886 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a87a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a87e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a882:	2b00      	cmp	r3, #0
 800a884:	d007      	beq.n	800a896 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a89c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8aa:	2b40      	cmp	r3, #64	@ 0x40
 800a8ac:	d005      	beq.n	800a8ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a8ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a8b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d054      	beq.n	800a964 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f001 fc0c 	bl	800c0d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	689b      	ldr	r3, [r3, #8]
 800a8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d146      	bne.n	800a95c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3308      	adds	r3, #8
 800a8d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a8dc:	e853 3f00 	ldrex	r3, [r3]
 800a8e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a8e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a8e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	3308      	adds	r3, #8
 800a8f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a8fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a902:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a906:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a90a:	e841 2300 	strex	r3, r2, [r1]
 800a90e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1d9      	bne.n	800a8ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a920:	2b00      	cmp	r3, #0
 800a922:	d017      	beq.n	800a954 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a92a:	4a15      	ldr	r2, [pc, #84]	@ (800a980 <HAL_UART_IRQHandler+0x2c0>)
 800a92c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a934:	4618      	mov	r0, r3
 800a936:	f7f9 f937 	bl	8003ba8 <HAL_DMA_Abort_IT>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d019      	beq.n	800a974 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a94e:	4610      	mov	r0, r2
 800a950:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a952:	e00f      	b.n	800a974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f7f7 fb2d 	bl	8001fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a95a:	e00b      	b.n	800a974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f7f7 fb29 	bl	8001fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a962:	e007      	b.n	800a974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f7f7 fb25 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2200      	movs	r2, #0
 800a96e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a972:	e253      	b.n	800ae1c <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a974:	bf00      	nop
    return;
 800a976:	e251      	b.n	800ae1c <HAL_UART_IRQHandler+0x75c>
 800a978:	10000001 	.word	0x10000001
 800a97c:	04000120 	.word	0x04000120
 800a980:	0800c1a5 	.word	0x0800c1a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a988:	2b01      	cmp	r3, #1
 800a98a:	f040 81e7 	bne.w	800ad5c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a98e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a992:	f003 0310 	and.w	r3, r3, #16
 800a996:	2b00      	cmp	r3, #0
 800a998:	f000 81e0 	beq.w	800ad5c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a99c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9a0:	f003 0310 	and.w	r3, r3, #16
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	f000 81d9 	beq.w	800ad5c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	2210      	movs	r2, #16
 800a9b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9bc:	2b40      	cmp	r3, #64	@ 0x40
 800a9be:	f040 8151 	bne.w	800ac64 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a96      	ldr	r2, [pc, #600]	@ (800ac24 <HAL_UART_IRQHandler+0x564>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d068      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4a93      	ldr	r2, [pc, #588]	@ (800ac28 <HAL_UART_IRQHandler+0x568>)
 800a9da:	4293      	cmp	r3, r2
 800a9dc:	d061      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a91      	ldr	r2, [pc, #580]	@ (800ac2c <HAL_UART_IRQHandler+0x56c>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d05a      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a8e      	ldr	r2, [pc, #568]	@ (800ac30 <HAL_UART_IRQHandler+0x570>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d053      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a8c      	ldr	r2, [pc, #560]	@ (800ac34 <HAL_UART_IRQHandler+0x574>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d04c      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a89      	ldr	r2, [pc, #548]	@ (800ac38 <HAL_UART_IRQHandler+0x578>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d045      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a87      	ldr	r2, [pc, #540]	@ (800ac3c <HAL_UART_IRQHandler+0x57c>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d03e      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4a84      	ldr	r2, [pc, #528]	@ (800ac40 <HAL_UART_IRQHandler+0x580>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d037      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4a82      	ldr	r2, [pc, #520]	@ (800ac44 <HAL_UART_IRQHandler+0x584>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d030      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a7f      	ldr	r2, [pc, #508]	@ (800ac48 <HAL_UART_IRQHandler+0x588>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d029      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a7d      	ldr	r2, [pc, #500]	@ (800ac4c <HAL_UART_IRQHandler+0x58c>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d022      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a7a      	ldr	r2, [pc, #488]	@ (800ac50 <HAL_UART_IRQHandler+0x590>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d01b      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a78      	ldr	r2, [pc, #480]	@ (800ac54 <HAL_UART_IRQHandler+0x594>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d014      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a75      	ldr	r2, [pc, #468]	@ (800ac58 <HAL_UART_IRQHandler+0x598>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d00d      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4a73      	ldr	r2, [pc, #460]	@ (800ac5c <HAL_UART_IRQHandler+0x59c>)
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d006      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x3e2>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a70      	ldr	r2, [pc, #448]	@ (800ac60 <HAL_UART_IRQHandler+0x5a0>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d106      	bne.n	800aab0 <HAL_UART_IRQHandler+0x3f0>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	e005      	b.n	800aabc <HAL_UART_IRQHandler+0x3fc>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aac0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f000 81ab 	beq.w	800ae20 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aad0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aad4:	429a      	cmp	r2, r3
 800aad6:	f080 81a3 	bcs.w	800ae20 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aae0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaea:	69db      	ldr	r3, [r3, #28]
 800aaec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaf0:	f000 8087 	beq.w	800ac02 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aafc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab00:	e853 3f00 	ldrex	r3, [r3]
 800ab04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ab08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	461a      	mov	r2, r3
 800ab1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ab1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ab22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ab2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ab2e:	e841 2300 	strex	r3, r2, [r1]
 800ab32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ab36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d1da      	bne.n	800aaf4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	3308      	adds	r3, #8
 800ab44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab48:	e853 3f00 	ldrex	r3, [r3]
 800ab4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ab4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab50:	f023 0301 	bic.w	r3, r3, #1
 800ab54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	3308      	adds	r3, #8
 800ab5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ab62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ab66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ab6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ab6e:	e841 2300 	strex	r3, r2, [r1]
 800ab72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ab74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1e1      	bne.n	800ab3e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	3308      	adds	r3, #8
 800ab80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ab8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	3308      	adds	r3, #8
 800ab9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ab9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aba6:	e841 2300 	strex	r3, r2, [r1]
 800abaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800abac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d1e3      	bne.n	800ab7a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2220      	movs	r2, #32
 800abb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2200      	movs	r2, #0
 800abbe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abc8:	e853 3f00 	ldrex	r3, [r3]
 800abcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800abce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abd0:	f023 0310 	bic.w	r3, r3, #16
 800abd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abe2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800abe4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800abe8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800abea:	e841 2300 	strex	r3, r2, [r1]
 800abee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800abf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1e4      	bne.n	800abc0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abfc:	4618      	mov	r0, r3
 800abfe:	f7f8 fcb5 	bl	800356c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2202      	movs	r2, #2
 800ac06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	1ad3      	subs	r3, r2, r3
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	f7f7 f9a7 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ac22:	e0fd      	b.n	800ae20 <HAL_UART_IRQHandler+0x760>
 800ac24:	40020010 	.word	0x40020010
 800ac28:	40020028 	.word	0x40020028
 800ac2c:	40020040 	.word	0x40020040
 800ac30:	40020058 	.word	0x40020058
 800ac34:	40020070 	.word	0x40020070
 800ac38:	40020088 	.word	0x40020088
 800ac3c:	400200a0 	.word	0x400200a0
 800ac40:	400200b8 	.word	0x400200b8
 800ac44:	40020410 	.word	0x40020410
 800ac48:	40020428 	.word	0x40020428
 800ac4c:	40020440 	.word	0x40020440
 800ac50:	40020458 	.word	0x40020458
 800ac54:	40020470 	.word	0x40020470
 800ac58:	40020488 	.word	0x40020488
 800ac5c:	400204a0 	.word	0x400204a0
 800ac60:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	1ad3      	subs	r3, r2, r3
 800ac74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f000 80cf 	beq.w	800ae24 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800ac86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	f000 80ca 	beq.w	800ae24 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac98:	e853 3f00 	ldrex	r3, [r3]
 800ac9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aca0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aca4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	461a      	mov	r2, r3
 800acae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800acb2:	647b      	str	r3, [r7, #68]	@ 0x44
 800acb4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800acba:	e841 2300 	strex	r3, r2, [r1]
 800acbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d1e4      	bne.n	800ac90 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	3308      	adds	r3, #8
 800accc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd0:	e853 3f00 	ldrex	r3, [r3]
 800acd4:	623b      	str	r3, [r7, #32]
   return(result);
 800acd6:	6a3a      	ldr	r2, [r7, #32]
 800acd8:	4b55      	ldr	r3, [pc, #340]	@ (800ae30 <HAL_UART_IRQHandler+0x770>)
 800acda:	4013      	ands	r3, r2
 800acdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3308      	adds	r3, #8
 800ace6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800acea:	633a      	str	r2, [r7, #48]	@ 0x30
 800acec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acf2:	e841 2300 	strex	r3, r2, [r1]
 800acf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800acf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d1e3      	bne.n	800acc6 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2220      	movs	r2, #32
 800ad02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	e853 3f00 	ldrex	r3, [r3]
 800ad1e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f023 0310 	bic.w	r3, r3, #16
 800ad26:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ad34:	61fb      	str	r3, [r7, #28]
 800ad36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad38:	69b9      	ldr	r1, [r7, #24]
 800ad3a:	69fa      	ldr	r2, [r7, #28]
 800ad3c:	e841 2300 	strex	r3, r2, [r1]
 800ad40:	617b      	str	r3, [r7, #20]
   return(result);
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d1e4      	bne.n	800ad12 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2202      	movs	r2, #2
 800ad4c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ad4e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7f7 f90b 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ad5a:	e063      	b.n	800ae24 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ad5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00e      	beq.n	800ad86 <HAL_UART_IRQHandler+0x6c6>
 800ad68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d008      	beq.n	800ad86 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ad7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f002 f910 	bl	800cfa4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ad84:	e051      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ad86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d014      	beq.n	800adbc <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ad92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d105      	bne.n	800adaa <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ad9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ada2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d008      	beq.n	800adbc <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d03a      	beq.n	800ae28 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	4798      	blx	r3
    }
    return;
 800adba:	e035      	b.n	800ae28 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800adbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d009      	beq.n	800addc <HAL_UART_IRQHandler+0x71c>
 800adc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800add0:	2b00      	cmp	r3, #0
 800add2:	d003      	beq.n	800addc <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f001 fb9d 	bl	800c514 <UART_EndTransmit_IT>
    return;
 800adda:	e026      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800addc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ade0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d009      	beq.n	800adfc <HAL_UART_IRQHandler+0x73c>
 800ade8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d003      	beq.n	800adfc <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f002 f8e9 	bl	800cfcc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800adfa:	e016      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800adfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d010      	beq.n	800ae2a <HAL_UART_IRQHandler+0x76a>
 800ae08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	da0c      	bge.n	800ae2a <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f002 f8d1 	bl	800cfb8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae16:	e008      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
      return;
 800ae18:	bf00      	nop
 800ae1a:	e006      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
    return;
 800ae1c:	bf00      	nop
 800ae1e:	e004      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
      return;
 800ae20:	bf00      	nop
 800ae22:	e002      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
      return;
 800ae24:	bf00      	nop
 800ae26:	e000      	b.n	800ae2a <HAL_UART_IRQHandler+0x76a>
    return;
 800ae28:	bf00      	nop
  }
}
 800ae2a:	37e8      	adds	r7, #232	@ 0xe8
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	effffffe 	.word	0xeffffffe

0800ae34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ae3c:	bf00      	nop
 800ae3e:	370c      	adds	r7, #12
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr

0800ae48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae4c:	b092      	sub	sp, #72	@ 0x48
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ae52:	2300      	movs	r3, #0
 800ae54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	689a      	ldr	r2, [r3, #8]
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	691b      	ldr	r3, [r3, #16]
 800ae60:	431a      	orrs	r2, r3
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	695b      	ldr	r3, [r3, #20]
 800ae66:	431a      	orrs	r2, r3
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	69db      	ldr	r3, [r3, #28]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	4bbe      	ldr	r3, [pc, #760]	@ (800b170 <UART_SetConfig+0x328>)
 800ae78:	4013      	ands	r3, r2
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	6812      	ldr	r2, [r2, #0]
 800ae7e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ae80:	430b      	orrs	r3, r1
 800ae82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	68da      	ldr	r2, [r3, #12]
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	430a      	orrs	r2, r1
 800ae98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ae9a:	697b      	ldr	r3, [r7, #20]
 800ae9c:	699b      	ldr	r3, [r3, #24]
 800ae9e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4ab3      	ldr	r2, [pc, #716]	@ (800b174 <UART_SetConfig+0x32c>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d004      	beq.n	800aeb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	6a1b      	ldr	r3, [r3, #32]
 800aeae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	689a      	ldr	r2, [r3, #8]
 800aeba:	4baf      	ldr	r3, [pc, #700]	@ (800b178 <UART_SetConfig+0x330>)
 800aebc:	4013      	ands	r3, r2
 800aebe:	697a      	ldr	r2, [r7, #20]
 800aec0:	6812      	ldr	r2, [r2, #0]
 800aec2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aec4:	430b      	orrs	r3, r1
 800aec6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aece:	f023 010f 	bic.w	r1, r3, #15
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	430a      	orrs	r2, r1
 800aedc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4aa6      	ldr	r2, [pc, #664]	@ (800b17c <UART_SetConfig+0x334>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d177      	bne.n	800afd8 <UART_SetConfig+0x190>
 800aee8:	4ba5      	ldr	r3, [pc, #660]	@ (800b180 <UART_SetConfig+0x338>)
 800aeea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aef0:	2b28      	cmp	r3, #40	@ 0x28
 800aef2:	d86d      	bhi.n	800afd0 <UART_SetConfig+0x188>
 800aef4:	a201      	add	r2, pc, #4	@ (adr r2, 800aefc <UART_SetConfig+0xb4>)
 800aef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aefa:	bf00      	nop
 800aefc:	0800afa1 	.word	0x0800afa1
 800af00:	0800afd1 	.word	0x0800afd1
 800af04:	0800afd1 	.word	0x0800afd1
 800af08:	0800afd1 	.word	0x0800afd1
 800af0c:	0800afd1 	.word	0x0800afd1
 800af10:	0800afd1 	.word	0x0800afd1
 800af14:	0800afd1 	.word	0x0800afd1
 800af18:	0800afd1 	.word	0x0800afd1
 800af1c:	0800afa9 	.word	0x0800afa9
 800af20:	0800afd1 	.word	0x0800afd1
 800af24:	0800afd1 	.word	0x0800afd1
 800af28:	0800afd1 	.word	0x0800afd1
 800af2c:	0800afd1 	.word	0x0800afd1
 800af30:	0800afd1 	.word	0x0800afd1
 800af34:	0800afd1 	.word	0x0800afd1
 800af38:	0800afd1 	.word	0x0800afd1
 800af3c:	0800afb1 	.word	0x0800afb1
 800af40:	0800afd1 	.word	0x0800afd1
 800af44:	0800afd1 	.word	0x0800afd1
 800af48:	0800afd1 	.word	0x0800afd1
 800af4c:	0800afd1 	.word	0x0800afd1
 800af50:	0800afd1 	.word	0x0800afd1
 800af54:	0800afd1 	.word	0x0800afd1
 800af58:	0800afd1 	.word	0x0800afd1
 800af5c:	0800afb9 	.word	0x0800afb9
 800af60:	0800afd1 	.word	0x0800afd1
 800af64:	0800afd1 	.word	0x0800afd1
 800af68:	0800afd1 	.word	0x0800afd1
 800af6c:	0800afd1 	.word	0x0800afd1
 800af70:	0800afd1 	.word	0x0800afd1
 800af74:	0800afd1 	.word	0x0800afd1
 800af78:	0800afd1 	.word	0x0800afd1
 800af7c:	0800afc1 	.word	0x0800afc1
 800af80:	0800afd1 	.word	0x0800afd1
 800af84:	0800afd1 	.word	0x0800afd1
 800af88:	0800afd1 	.word	0x0800afd1
 800af8c:	0800afd1 	.word	0x0800afd1
 800af90:	0800afd1 	.word	0x0800afd1
 800af94:	0800afd1 	.word	0x0800afd1
 800af98:	0800afd1 	.word	0x0800afd1
 800af9c:	0800afc9 	.word	0x0800afc9
 800afa0:	2301      	movs	r3, #1
 800afa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afa6:	e326      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afa8:	2304      	movs	r3, #4
 800afaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afae:	e322      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afb0:	2308      	movs	r3, #8
 800afb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afb6:	e31e      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afb8:	2310      	movs	r3, #16
 800afba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afbe:	e31a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afc0:	2320      	movs	r3, #32
 800afc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afc6:	e316      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afc8:	2340      	movs	r3, #64	@ 0x40
 800afca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afce:	e312      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afd0:	2380      	movs	r3, #128	@ 0x80
 800afd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afd6:	e30e      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a69      	ldr	r2, [pc, #420]	@ (800b184 <UART_SetConfig+0x33c>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d130      	bne.n	800b044 <UART_SetConfig+0x1fc>
 800afe2:	4b67      	ldr	r3, [pc, #412]	@ (800b180 <UART_SetConfig+0x338>)
 800afe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afe6:	f003 0307 	and.w	r3, r3, #7
 800afea:	2b05      	cmp	r3, #5
 800afec:	d826      	bhi.n	800b03c <UART_SetConfig+0x1f4>
 800afee:	a201      	add	r2, pc, #4	@ (adr r2, 800aff4 <UART_SetConfig+0x1ac>)
 800aff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff4:	0800b00d 	.word	0x0800b00d
 800aff8:	0800b015 	.word	0x0800b015
 800affc:	0800b01d 	.word	0x0800b01d
 800b000:	0800b025 	.word	0x0800b025
 800b004:	0800b02d 	.word	0x0800b02d
 800b008:	0800b035 	.word	0x0800b035
 800b00c:	2300      	movs	r3, #0
 800b00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b012:	e2f0      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b014:	2304      	movs	r3, #4
 800b016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b01a:	e2ec      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b01c:	2308      	movs	r3, #8
 800b01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b022:	e2e8      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b024:	2310      	movs	r3, #16
 800b026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b02a:	e2e4      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b02c:	2320      	movs	r3, #32
 800b02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b032:	e2e0      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b034:	2340      	movs	r3, #64	@ 0x40
 800b036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b03a:	e2dc      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b03c:	2380      	movs	r3, #128	@ 0x80
 800b03e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b042:	e2d8      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a4f      	ldr	r2, [pc, #316]	@ (800b188 <UART_SetConfig+0x340>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d130      	bne.n	800b0b0 <UART_SetConfig+0x268>
 800b04e:	4b4c      	ldr	r3, [pc, #304]	@ (800b180 <UART_SetConfig+0x338>)
 800b050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b052:	f003 0307 	and.w	r3, r3, #7
 800b056:	2b05      	cmp	r3, #5
 800b058:	d826      	bhi.n	800b0a8 <UART_SetConfig+0x260>
 800b05a:	a201      	add	r2, pc, #4	@ (adr r2, 800b060 <UART_SetConfig+0x218>)
 800b05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b060:	0800b079 	.word	0x0800b079
 800b064:	0800b081 	.word	0x0800b081
 800b068:	0800b089 	.word	0x0800b089
 800b06c:	0800b091 	.word	0x0800b091
 800b070:	0800b099 	.word	0x0800b099
 800b074:	0800b0a1 	.word	0x0800b0a1
 800b078:	2300      	movs	r3, #0
 800b07a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b07e:	e2ba      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b080:	2304      	movs	r3, #4
 800b082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b086:	e2b6      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b088:	2308      	movs	r3, #8
 800b08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b08e:	e2b2      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b090:	2310      	movs	r3, #16
 800b092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b096:	e2ae      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b098:	2320      	movs	r3, #32
 800b09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b09e:	e2aa      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0a0:	2340      	movs	r3, #64	@ 0x40
 800b0a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0a6:	e2a6      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0a8:	2380      	movs	r3, #128	@ 0x80
 800b0aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ae:	e2a2      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a35      	ldr	r2, [pc, #212]	@ (800b18c <UART_SetConfig+0x344>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d130      	bne.n	800b11c <UART_SetConfig+0x2d4>
 800b0ba:	4b31      	ldr	r3, [pc, #196]	@ (800b180 <UART_SetConfig+0x338>)
 800b0bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0be:	f003 0307 	and.w	r3, r3, #7
 800b0c2:	2b05      	cmp	r3, #5
 800b0c4:	d826      	bhi.n	800b114 <UART_SetConfig+0x2cc>
 800b0c6:	a201      	add	r2, pc, #4	@ (adr r2, 800b0cc <UART_SetConfig+0x284>)
 800b0c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0cc:	0800b0e5 	.word	0x0800b0e5
 800b0d0:	0800b0ed 	.word	0x0800b0ed
 800b0d4:	0800b0f5 	.word	0x0800b0f5
 800b0d8:	0800b0fd 	.word	0x0800b0fd
 800b0dc:	0800b105 	.word	0x0800b105
 800b0e0:	0800b10d 	.word	0x0800b10d
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ea:	e284      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0ec:	2304      	movs	r3, #4
 800b0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0f2:	e280      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0f4:	2308      	movs	r3, #8
 800b0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0fa:	e27c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b0fc:	2310      	movs	r3, #16
 800b0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b102:	e278      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b104:	2320      	movs	r3, #32
 800b106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b10a:	e274      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b10c:	2340      	movs	r3, #64	@ 0x40
 800b10e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b112:	e270      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b114:	2380      	movs	r3, #128	@ 0x80
 800b116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b11a:	e26c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	4a1b      	ldr	r2, [pc, #108]	@ (800b190 <UART_SetConfig+0x348>)
 800b122:	4293      	cmp	r3, r2
 800b124:	d142      	bne.n	800b1ac <UART_SetConfig+0x364>
 800b126:	4b16      	ldr	r3, [pc, #88]	@ (800b180 <UART_SetConfig+0x338>)
 800b128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b12a:	f003 0307 	and.w	r3, r3, #7
 800b12e:	2b05      	cmp	r3, #5
 800b130:	d838      	bhi.n	800b1a4 <UART_SetConfig+0x35c>
 800b132:	a201      	add	r2, pc, #4	@ (adr r2, 800b138 <UART_SetConfig+0x2f0>)
 800b134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b138:	0800b151 	.word	0x0800b151
 800b13c:	0800b159 	.word	0x0800b159
 800b140:	0800b161 	.word	0x0800b161
 800b144:	0800b169 	.word	0x0800b169
 800b148:	0800b195 	.word	0x0800b195
 800b14c:	0800b19d 	.word	0x0800b19d
 800b150:	2300      	movs	r3, #0
 800b152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b156:	e24e      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b158:	2304      	movs	r3, #4
 800b15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b15e:	e24a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b160:	2308      	movs	r3, #8
 800b162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b166:	e246      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b168:	2310      	movs	r3, #16
 800b16a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b16e:	e242      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b170:	cfff69f3 	.word	0xcfff69f3
 800b174:	58000c00 	.word	0x58000c00
 800b178:	11fff4ff 	.word	0x11fff4ff
 800b17c:	40011000 	.word	0x40011000
 800b180:	58024400 	.word	0x58024400
 800b184:	40004400 	.word	0x40004400
 800b188:	40004800 	.word	0x40004800
 800b18c:	40004c00 	.word	0x40004c00
 800b190:	40005000 	.word	0x40005000
 800b194:	2320      	movs	r3, #32
 800b196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b19a:	e22c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b19c:	2340      	movs	r3, #64	@ 0x40
 800b19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1a2:	e228      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b1a4:	2380      	movs	r3, #128	@ 0x80
 800b1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1aa:	e224      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b1ac:	697b      	ldr	r3, [r7, #20]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4ab1      	ldr	r2, [pc, #708]	@ (800b478 <UART_SetConfig+0x630>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d176      	bne.n	800b2a4 <UART_SetConfig+0x45c>
 800b1b6:	4bb1      	ldr	r3, [pc, #708]	@ (800b47c <UART_SetConfig+0x634>)
 800b1b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b1be:	2b28      	cmp	r3, #40	@ 0x28
 800b1c0:	d86c      	bhi.n	800b29c <UART_SetConfig+0x454>
 800b1c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b1c8 <UART_SetConfig+0x380>)
 800b1c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1c8:	0800b26d 	.word	0x0800b26d
 800b1cc:	0800b29d 	.word	0x0800b29d
 800b1d0:	0800b29d 	.word	0x0800b29d
 800b1d4:	0800b29d 	.word	0x0800b29d
 800b1d8:	0800b29d 	.word	0x0800b29d
 800b1dc:	0800b29d 	.word	0x0800b29d
 800b1e0:	0800b29d 	.word	0x0800b29d
 800b1e4:	0800b29d 	.word	0x0800b29d
 800b1e8:	0800b275 	.word	0x0800b275
 800b1ec:	0800b29d 	.word	0x0800b29d
 800b1f0:	0800b29d 	.word	0x0800b29d
 800b1f4:	0800b29d 	.word	0x0800b29d
 800b1f8:	0800b29d 	.word	0x0800b29d
 800b1fc:	0800b29d 	.word	0x0800b29d
 800b200:	0800b29d 	.word	0x0800b29d
 800b204:	0800b29d 	.word	0x0800b29d
 800b208:	0800b27d 	.word	0x0800b27d
 800b20c:	0800b29d 	.word	0x0800b29d
 800b210:	0800b29d 	.word	0x0800b29d
 800b214:	0800b29d 	.word	0x0800b29d
 800b218:	0800b29d 	.word	0x0800b29d
 800b21c:	0800b29d 	.word	0x0800b29d
 800b220:	0800b29d 	.word	0x0800b29d
 800b224:	0800b29d 	.word	0x0800b29d
 800b228:	0800b285 	.word	0x0800b285
 800b22c:	0800b29d 	.word	0x0800b29d
 800b230:	0800b29d 	.word	0x0800b29d
 800b234:	0800b29d 	.word	0x0800b29d
 800b238:	0800b29d 	.word	0x0800b29d
 800b23c:	0800b29d 	.word	0x0800b29d
 800b240:	0800b29d 	.word	0x0800b29d
 800b244:	0800b29d 	.word	0x0800b29d
 800b248:	0800b28d 	.word	0x0800b28d
 800b24c:	0800b29d 	.word	0x0800b29d
 800b250:	0800b29d 	.word	0x0800b29d
 800b254:	0800b29d 	.word	0x0800b29d
 800b258:	0800b29d 	.word	0x0800b29d
 800b25c:	0800b29d 	.word	0x0800b29d
 800b260:	0800b29d 	.word	0x0800b29d
 800b264:	0800b29d 	.word	0x0800b29d
 800b268:	0800b295 	.word	0x0800b295
 800b26c:	2301      	movs	r3, #1
 800b26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b272:	e1c0      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b274:	2304      	movs	r3, #4
 800b276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b27a:	e1bc      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b27c:	2308      	movs	r3, #8
 800b27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b282:	e1b8      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b284:	2310      	movs	r3, #16
 800b286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b28a:	e1b4      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b28c:	2320      	movs	r3, #32
 800b28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b292:	e1b0      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b294:	2340      	movs	r3, #64	@ 0x40
 800b296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b29a:	e1ac      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b29c:	2380      	movs	r3, #128	@ 0x80
 800b29e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2a2:	e1a8      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a75      	ldr	r2, [pc, #468]	@ (800b480 <UART_SetConfig+0x638>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d130      	bne.n	800b310 <UART_SetConfig+0x4c8>
 800b2ae:	4b73      	ldr	r3, [pc, #460]	@ (800b47c <UART_SetConfig+0x634>)
 800b2b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2b2:	f003 0307 	and.w	r3, r3, #7
 800b2b6:	2b05      	cmp	r3, #5
 800b2b8:	d826      	bhi.n	800b308 <UART_SetConfig+0x4c0>
 800b2ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b2c0 <UART_SetConfig+0x478>)
 800b2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c0:	0800b2d9 	.word	0x0800b2d9
 800b2c4:	0800b2e1 	.word	0x0800b2e1
 800b2c8:	0800b2e9 	.word	0x0800b2e9
 800b2cc:	0800b2f1 	.word	0x0800b2f1
 800b2d0:	0800b2f9 	.word	0x0800b2f9
 800b2d4:	0800b301 	.word	0x0800b301
 800b2d8:	2300      	movs	r3, #0
 800b2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2de:	e18a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b2e0:	2304      	movs	r3, #4
 800b2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e6:	e186      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b2e8:	2308      	movs	r3, #8
 800b2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ee:	e182      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b2f0:	2310      	movs	r3, #16
 800b2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f6:	e17e      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b2f8:	2320      	movs	r3, #32
 800b2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2fe:	e17a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b300:	2340      	movs	r3, #64	@ 0x40
 800b302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b306:	e176      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b308:	2380      	movs	r3, #128	@ 0x80
 800b30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b30e:	e172      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b310:	697b      	ldr	r3, [r7, #20]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	4a5b      	ldr	r2, [pc, #364]	@ (800b484 <UART_SetConfig+0x63c>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d130      	bne.n	800b37c <UART_SetConfig+0x534>
 800b31a:	4b58      	ldr	r3, [pc, #352]	@ (800b47c <UART_SetConfig+0x634>)
 800b31c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b31e:	f003 0307 	and.w	r3, r3, #7
 800b322:	2b05      	cmp	r3, #5
 800b324:	d826      	bhi.n	800b374 <UART_SetConfig+0x52c>
 800b326:	a201      	add	r2, pc, #4	@ (adr r2, 800b32c <UART_SetConfig+0x4e4>)
 800b328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b32c:	0800b345 	.word	0x0800b345
 800b330:	0800b34d 	.word	0x0800b34d
 800b334:	0800b355 	.word	0x0800b355
 800b338:	0800b35d 	.word	0x0800b35d
 800b33c:	0800b365 	.word	0x0800b365
 800b340:	0800b36d 	.word	0x0800b36d
 800b344:	2300      	movs	r3, #0
 800b346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b34a:	e154      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b34c:	2304      	movs	r3, #4
 800b34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b352:	e150      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b354:	2308      	movs	r3, #8
 800b356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b35a:	e14c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b35c:	2310      	movs	r3, #16
 800b35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b362:	e148      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b364:	2320      	movs	r3, #32
 800b366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b36a:	e144      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b36c:	2340      	movs	r3, #64	@ 0x40
 800b36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b372:	e140      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b374:	2380      	movs	r3, #128	@ 0x80
 800b376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b37a:	e13c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4a41      	ldr	r2, [pc, #260]	@ (800b488 <UART_SetConfig+0x640>)
 800b382:	4293      	cmp	r3, r2
 800b384:	f040 8082 	bne.w	800b48c <UART_SetConfig+0x644>
 800b388:	4b3c      	ldr	r3, [pc, #240]	@ (800b47c <UART_SetConfig+0x634>)
 800b38a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b38c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b390:	2b28      	cmp	r3, #40	@ 0x28
 800b392:	d86d      	bhi.n	800b470 <UART_SetConfig+0x628>
 800b394:	a201      	add	r2, pc, #4	@ (adr r2, 800b39c <UART_SetConfig+0x554>)
 800b396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b39a:	bf00      	nop
 800b39c:	0800b441 	.word	0x0800b441
 800b3a0:	0800b471 	.word	0x0800b471
 800b3a4:	0800b471 	.word	0x0800b471
 800b3a8:	0800b471 	.word	0x0800b471
 800b3ac:	0800b471 	.word	0x0800b471
 800b3b0:	0800b471 	.word	0x0800b471
 800b3b4:	0800b471 	.word	0x0800b471
 800b3b8:	0800b471 	.word	0x0800b471
 800b3bc:	0800b449 	.word	0x0800b449
 800b3c0:	0800b471 	.word	0x0800b471
 800b3c4:	0800b471 	.word	0x0800b471
 800b3c8:	0800b471 	.word	0x0800b471
 800b3cc:	0800b471 	.word	0x0800b471
 800b3d0:	0800b471 	.word	0x0800b471
 800b3d4:	0800b471 	.word	0x0800b471
 800b3d8:	0800b471 	.word	0x0800b471
 800b3dc:	0800b451 	.word	0x0800b451
 800b3e0:	0800b471 	.word	0x0800b471
 800b3e4:	0800b471 	.word	0x0800b471
 800b3e8:	0800b471 	.word	0x0800b471
 800b3ec:	0800b471 	.word	0x0800b471
 800b3f0:	0800b471 	.word	0x0800b471
 800b3f4:	0800b471 	.word	0x0800b471
 800b3f8:	0800b471 	.word	0x0800b471
 800b3fc:	0800b459 	.word	0x0800b459
 800b400:	0800b471 	.word	0x0800b471
 800b404:	0800b471 	.word	0x0800b471
 800b408:	0800b471 	.word	0x0800b471
 800b40c:	0800b471 	.word	0x0800b471
 800b410:	0800b471 	.word	0x0800b471
 800b414:	0800b471 	.word	0x0800b471
 800b418:	0800b471 	.word	0x0800b471
 800b41c:	0800b461 	.word	0x0800b461
 800b420:	0800b471 	.word	0x0800b471
 800b424:	0800b471 	.word	0x0800b471
 800b428:	0800b471 	.word	0x0800b471
 800b42c:	0800b471 	.word	0x0800b471
 800b430:	0800b471 	.word	0x0800b471
 800b434:	0800b471 	.word	0x0800b471
 800b438:	0800b471 	.word	0x0800b471
 800b43c:	0800b469 	.word	0x0800b469
 800b440:	2301      	movs	r3, #1
 800b442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b446:	e0d6      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b448:	2304      	movs	r3, #4
 800b44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b44e:	e0d2      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b450:	2308      	movs	r3, #8
 800b452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b456:	e0ce      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b458:	2310      	movs	r3, #16
 800b45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45e:	e0ca      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b460:	2320      	movs	r3, #32
 800b462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b466:	e0c6      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b468:	2340      	movs	r3, #64	@ 0x40
 800b46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b46e:	e0c2      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b470:	2380      	movs	r3, #128	@ 0x80
 800b472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b476:	e0be      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b478:	40011400 	.word	0x40011400
 800b47c:	58024400 	.word	0x58024400
 800b480:	40007800 	.word	0x40007800
 800b484:	40007c00 	.word	0x40007c00
 800b488:	40011800 	.word	0x40011800
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4aad      	ldr	r2, [pc, #692]	@ (800b748 <UART_SetConfig+0x900>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d176      	bne.n	800b584 <UART_SetConfig+0x73c>
 800b496:	4bad      	ldr	r3, [pc, #692]	@ (800b74c <UART_SetConfig+0x904>)
 800b498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b49e:	2b28      	cmp	r3, #40	@ 0x28
 800b4a0:	d86c      	bhi.n	800b57c <UART_SetConfig+0x734>
 800b4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4a8 <UART_SetConfig+0x660>)
 800b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a8:	0800b54d 	.word	0x0800b54d
 800b4ac:	0800b57d 	.word	0x0800b57d
 800b4b0:	0800b57d 	.word	0x0800b57d
 800b4b4:	0800b57d 	.word	0x0800b57d
 800b4b8:	0800b57d 	.word	0x0800b57d
 800b4bc:	0800b57d 	.word	0x0800b57d
 800b4c0:	0800b57d 	.word	0x0800b57d
 800b4c4:	0800b57d 	.word	0x0800b57d
 800b4c8:	0800b555 	.word	0x0800b555
 800b4cc:	0800b57d 	.word	0x0800b57d
 800b4d0:	0800b57d 	.word	0x0800b57d
 800b4d4:	0800b57d 	.word	0x0800b57d
 800b4d8:	0800b57d 	.word	0x0800b57d
 800b4dc:	0800b57d 	.word	0x0800b57d
 800b4e0:	0800b57d 	.word	0x0800b57d
 800b4e4:	0800b57d 	.word	0x0800b57d
 800b4e8:	0800b55d 	.word	0x0800b55d
 800b4ec:	0800b57d 	.word	0x0800b57d
 800b4f0:	0800b57d 	.word	0x0800b57d
 800b4f4:	0800b57d 	.word	0x0800b57d
 800b4f8:	0800b57d 	.word	0x0800b57d
 800b4fc:	0800b57d 	.word	0x0800b57d
 800b500:	0800b57d 	.word	0x0800b57d
 800b504:	0800b57d 	.word	0x0800b57d
 800b508:	0800b565 	.word	0x0800b565
 800b50c:	0800b57d 	.word	0x0800b57d
 800b510:	0800b57d 	.word	0x0800b57d
 800b514:	0800b57d 	.word	0x0800b57d
 800b518:	0800b57d 	.word	0x0800b57d
 800b51c:	0800b57d 	.word	0x0800b57d
 800b520:	0800b57d 	.word	0x0800b57d
 800b524:	0800b57d 	.word	0x0800b57d
 800b528:	0800b56d 	.word	0x0800b56d
 800b52c:	0800b57d 	.word	0x0800b57d
 800b530:	0800b57d 	.word	0x0800b57d
 800b534:	0800b57d 	.word	0x0800b57d
 800b538:	0800b57d 	.word	0x0800b57d
 800b53c:	0800b57d 	.word	0x0800b57d
 800b540:	0800b57d 	.word	0x0800b57d
 800b544:	0800b57d 	.word	0x0800b57d
 800b548:	0800b575 	.word	0x0800b575
 800b54c:	2301      	movs	r3, #1
 800b54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b552:	e050      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b554:	2304      	movs	r3, #4
 800b556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55a:	e04c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b55c:	2308      	movs	r3, #8
 800b55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b562:	e048      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b564:	2310      	movs	r3, #16
 800b566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b56a:	e044      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b56c:	2320      	movs	r3, #32
 800b56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b572:	e040      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b574:	2340      	movs	r3, #64	@ 0x40
 800b576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b57a:	e03c      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b57c:	2380      	movs	r3, #128	@ 0x80
 800b57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b582:	e038      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a71      	ldr	r2, [pc, #452]	@ (800b750 <UART_SetConfig+0x908>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d130      	bne.n	800b5f0 <UART_SetConfig+0x7a8>
 800b58e:	4b6f      	ldr	r3, [pc, #444]	@ (800b74c <UART_SetConfig+0x904>)
 800b590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b05      	cmp	r3, #5
 800b598:	d826      	bhi.n	800b5e8 <UART_SetConfig+0x7a0>
 800b59a:	a201      	add	r2, pc, #4	@ (adr r2, 800b5a0 <UART_SetConfig+0x758>)
 800b59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5a0:	0800b5b9 	.word	0x0800b5b9
 800b5a4:	0800b5c1 	.word	0x0800b5c1
 800b5a8:	0800b5c9 	.word	0x0800b5c9
 800b5ac:	0800b5d1 	.word	0x0800b5d1
 800b5b0:	0800b5d9 	.word	0x0800b5d9
 800b5b4:	0800b5e1 	.word	0x0800b5e1
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5be:	e01a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5c0:	2304      	movs	r3, #4
 800b5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5c6:	e016      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5c8:	2308      	movs	r3, #8
 800b5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ce:	e012      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5d0:	2310      	movs	r3, #16
 800b5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d6:	e00e      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5d8:	2320      	movs	r3, #32
 800b5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5de:	e00a      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5e0:	2340      	movs	r3, #64	@ 0x40
 800b5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e6:	e006      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5e8:	2380      	movs	r3, #128	@ 0x80
 800b5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ee:	e002      	b.n	800b5f6 <UART_SetConfig+0x7ae>
 800b5f0:	2380      	movs	r3, #128	@ 0x80
 800b5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4a55      	ldr	r2, [pc, #340]	@ (800b750 <UART_SetConfig+0x908>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	f040 80f8 	bne.w	800b7f2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b602:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b606:	2b20      	cmp	r3, #32
 800b608:	dc46      	bgt.n	800b698 <UART_SetConfig+0x850>
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	db75      	blt.n	800b6fa <UART_SetConfig+0x8b2>
 800b60e:	3b02      	subs	r3, #2
 800b610:	2b1e      	cmp	r3, #30
 800b612:	d872      	bhi.n	800b6fa <UART_SetConfig+0x8b2>
 800b614:	a201      	add	r2, pc, #4	@ (adr r2, 800b61c <UART_SetConfig+0x7d4>)
 800b616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b61a:	bf00      	nop
 800b61c:	0800b69f 	.word	0x0800b69f
 800b620:	0800b6fb 	.word	0x0800b6fb
 800b624:	0800b6a7 	.word	0x0800b6a7
 800b628:	0800b6fb 	.word	0x0800b6fb
 800b62c:	0800b6fb 	.word	0x0800b6fb
 800b630:	0800b6fb 	.word	0x0800b6fb
 800b634:	0800b6b7 	.word	0x0800b6b7
 800b638:	0800b6fb 	.word	0x0800b6fb
 800b63c:	0800b6fb 	.word	0x0800b6fb
 800b640:	0800b6fb 	.word	0x0800b6fb
 800b644:	0800b6fb 	.word	0x0800b6fb
 800b648:	0800b6fb 	.word	0x0800b6fb
 800b64c:	0800b6fb 	.word	0x0800b6fb
 800b650:	0800b6fb 	.word	0x0800b6fb
 800b654:	0800b6c7 	.word	0x0800b6c7
 800b658:	0800b6fb 	.word	0x0800b6fb
 800b65c:	0800b6fb 	.word	0x0800b6fb
 800b660:	0800b6fb 	.word	0x0800b6fb
 800b664:	0800b6fb 	.word	0x0800b6fb
 800b668:	0800b6fb 	.word	0x0800b6fb
 800b66c:	0800b6fb 	.word	0x0800b6fb
 800b670:	0800b6fb 	.word	0x0800b6fb
 800b674:	0800b6fb 	.word	0x0800b6fb
 800b678:	0800b6fb 	.word	0x0800b6fb
 800b67c:	0800b6fb 	.word	0x0800b6fb
 800b680:	0800b6fb 	.word	0x0800b6fb
 800b684:	0800b6fb 	.word	0x0800b6fb
 800b688:	0800b6fb 	.word	0x0800b6fb
 800b68c:	0800b6fb 	.word	0x0800b6fb
 800b690:	0800b6fb 	.word	0x0800b6fb
 800b694:	0800b6ed 	.word	0x0800b6ed
 800b698:	2b40      	cmp	r3, #64	@ 0x40
 800b69a:	d02a      	beq.n	800b6f2 <UART_SetConfig+0x8aa>
 800b69c:	e02d      	b.n	800b6fa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b69e:	f7fc fa55 	bl	8007b4c <HAL_RCCEx_GetD3PCLK1Freq>
 800b6a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b6a4:	e02f      	b.n	800b706 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7fc fa64 	bl	8007b78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6b4:	e027      	b.n	800b706 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6b6:	f107 0318 	add.w	r3, r7, #24
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7fc fbb0 	bl	8007e20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6c4:	e01f      	b.n	800b706 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6c6:	4b21      	ldr	r3, [pc, #132]	@ (800b74c <UART_SetConfig+0x904>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f003 0320 	and.w	r3, r3, #32
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d009      	beq.n	800b6e6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800b74c <UART_SetConfig+0x904>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	08db      	lsrs	r3, r3, #3
 800b6d8:	f003 0303 	and.w	r3, r3, #3
 800b6dc:	4a1d      	ldr	r2, [pc, #116]	@ (800b754 <UART_SetConfig+0x90c>)
 800b6de:	fa22 f303 	lsr.w	r3, r2, r3
 800b6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b6e4:	e00f      	b.n	800b706 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b6e6:	4b1b      	ldr	r3, [pc, #108]	@ (800b754 <UART_SetConfig+0x90c>)
 800b6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6ea:	e00c      	b.n	800b706 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b6ec:	4b1a      	ldr	r3, [pc, #104]	@ (800b758 <UART_SetConfig+0x910>)
 800b6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6f0:	e009      	b.n	800b706 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6f8:	e005      	b.n	800b706 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b6fe:	2301      	movs	r3, #1
 800b700:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b704:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b708:	2b00      	cmp	r3, #0
 800b70a:	f000 81ee 	beq.w	800baea <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b712:	4a12      	ldr	r2, [pc, #72]	@ (800b75c <UART_SetConfig+0x914>)
 800b714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b718:	461a      	mov	r2, r3
 800b71a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b71c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b720:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	685a      	ldr	r2, [r3, #4]
 800b726:	4613      	mov	r3, r2
 800b728:	005b      	lsls	r3, r3, #1
 800b72a:	4413      	add	r3, r2
 800b72c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b72e:	429a      	cmp	r2, r3
 800b730:	d305      	bcc.n	800b73e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d910      	bls.n	800b760 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b73e:	2301      	movs	r3, #1
 800b740:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b744:	e1d1      	b.n	800baea <UART_SetConfig+0xca2>
 800b746:	bf00      	nop
 800b748:	40011c00 	.word	0x40011c00
 800b74c:	58024400 	.word	0x58024400
 800b750:	58000c00 	.word	0x58000c00
 800b754:	03d09000 	.word	0x03d09000
 800b758:	003d0900 	.word	0x003d0900
 800b75c:	080115c8 	.word	0x080115c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b762:	2200      	movs	r2, #0
 800b764:	60bb      	str	r3, [r7, #8]
 800b766:	60fa      	str	r2, [r7, #12]
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b76c:	4ac0      	ldr	r2, [pc, #768]	@ (800ba70 <UART_SetConfig+0xc28>)
 800b76e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b772:	b29b      	uxth	r3, r3
 800b774:	2200      	movs	r2, #0
 800b776:	603b      	str	r3, [r7, #0]
 800b778:	607a      	str	r2, [r7, #4]
 800b77a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b77e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b782:	f7f4 ff81 	bl	8000688 <__aeabi_uldivmod>
 800b786:	4602      	mov	r2, r0
 800b788:	460b      	mov	r3, r1
 800b78a:	4610      	mov	r0, r2
 800b78c:	4619      	mov	r1, r3
 800b78e:	f04f 0200 	mov.w	r2, #0
 800b792:	f04f 0300 	mov.w	r3, #0
 800b796:	020b      	lsls	r3, r1, #8
 800b798:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b79c:	0202      	lsls	r2, r0, #8
 800b79e:	6979      	ldr	r1, [r7, #20]
 800b7a0:	6849      	ldr	r1, [r1, #4]
 800b7a2:	0849      	lsrs	r1, r1, #1
 800b7a4:	2000      	movs	r0, #0
 800b7a6:	460c      	mov	r4, r1
 800b7a8:	4605      	mov	r5, r0
 800b7aa:	eb12 0804 	adds.w	r8, r2, r4
 800b7ae:	eb43 0905 	adc.w	r9, r3, r5
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	469a      	mov	sl, r3
 800b7ba:	4693      	mov	fp, r2
 800b7bc:	4652      	mov	r2, sl
 800b7be:	465b      	mov	r3, fp
 800b7c0:	4640      	mov	r0, r8
 800b7c2:	4649      	mov	r1, r9
 800b7c4:	f7f4 ff60 	bl	8000688 <__aeabi_uldivmod>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7d6:	d308      	bcc.n	800b7ea <UART_SetConfig+0x9a2>
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7de:	d204      	bcs.n	800b7ea <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b7e6:	60da      	str	r2, [r3, #12]
 800b7e8:	e17f      	b.n	800baea <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b7f0:	e17b      	b.n	800baea <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	69db      	ldr	r3, [r3, #28]
 800b7f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7fa:	f040 80bd 	bne.w	800b978 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b7fe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b802:	2b20      	cmp	r3, #32
 800b804:	dc48      	bgt.n	800b898 <UART_SetConfig+0xa50>
 800b806:	2b00      	cmp	r3, #0
 800b808:	db7b      	blt.n	800b902 <UART_SetConfig+0xaba>
 800b80a:	2b20      	cmp	r3, #32
 800b80c:	d879      	bhi.n	800b902 <UART_SetConfig+0xaba>
 800b80e:	a201      	add	r2, pc, #4	@ (adr r2, 800b814 <UART_SetConfig+0x9cc>)
 800b810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b814:	0800b89f 	.word	0x0800b89f
 800b818:	0800b8a7 	.word	0x0800b8a7
 800b81c:	0800b903 	.word	0x0800b903
 800b820:	0800b903 	.word	0x0800b903
 800b824:	0800b8af 	.word	0x0800b8af
 800b828:	0800b903 	.word	0x0800b903
 800b82c:	0800b903 	.word	0x0800b903
 800b830:	0800b903 	.word	0x0800b903
 800b834:	0800b8bf 	.word	0x0800b8bf
 800b838:	0800b903 	.word	0x0800b903
 800b83c:	0800b903 	.word	0x0800b903
 800b840:	0800b903 	.word	0x0800b903
 800b844:	0800b903 	.word	0x0800b903
 800b848:	0800b903 	.word	0x0800b903
 800b84c:	0800b903 	.word	0x0800b903
 800b850:	0800b903 	.word	0x0800b903
 800b854:	0800b8cf 	.word	0x0800b8cf
 800b858:	0800b903 	.word	0x0800b903
 800b85c:	0800b903 	.word	0x0800b903
 800b860:	0800b903 	.word	0x0800b903
 800b864:	0800b903 	.word	0x0800b903
 800b868:	0800b903 	.word	0x0800b903
 800b86c:	0800b903 	.word	0x0800b903
 800b870:	0800b903 	.word	0x0800b903
 800b874:	0800b903 	.word	0x0800b903
 800b878:	0800b903 	.word	0x0800b903
 800b87c:	0800b903 	.word	0x0800b903
 800b880:	0800b903 	.word	0x0800b903
 800b884:	0800b903 	.word	0x0800b903
 800b888:	0800b903 	.word	0x0800b903
 800b88c:	0800b903 	.word	0x0800b903
 800b890:	0800b903 	.word	0x0800b903
 800b894:	0800b8f5 	.word	0x0800b8f5
 800b898:	2b40      	cmp	r3, #64	@ 0x40
 800b89a:	d02e      	beq.n	800b8fa <UART_SetConfig+0xab2>
 800b89c:	e031      	b.n	800b902 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b89e:	f7fa ff47 	bl	8006730 <HAL_RCC_GetPCLK1Freq>
 800b8a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8a4:	e033      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8a6:	f7fa ff59 	bl	800675c <HAL_RCC_GetPCLK2Freq>
 800b8aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8ac:	e02f      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7fc f960 	bl	8007b78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8bc:	e027      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8be:	f107 0318 	add.w	r3, r7, #24
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fc faac 	bl	8007e20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8cc:	e01f      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8ce:	4b69      	ldr	r3, [pc, #420]	@ (800ba74 <UART_SetConfig+0xc2c>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f003 0320 	and.w	r3, r3, #32
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d009      	beq.n	800b8ee <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b8da:	4b66      	ldr	r3, [pc, #408]	@ (800ba74 <UART_SetConfig+0xc2c>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	08db      	lsrs	r3, r3, #3
 800b8e0:	f003 0303 	and.w	r3, r3, #3
 800b8e4:	4a64      	ldr	r2, [pc, #400]	@ (800ba78 <UART_SetConfig+0xc30>)
 800b8e6:	fa22 f303 	lsr.w	r3, r2, r3
 800b8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b8ec:	e00f      	b.n	800b90e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b8ee:	4b62      	ldr	r3, [pc, #392]	@ (800ba78 <UART_SetConfig+0xc30>)
 800b8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8f2:	e00c      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b8f4:	4b61      	ldr	r3, [pc, #388]	@ (800ba7c <UART_SetConfig+0xc34>)
 800b8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8f8:	e009      	b.n	800b90e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b900:	e005      	b.n	800b90e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b902:	2300      	movs	r3, #0
 800b904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b906:	2301      	movs	r3, #1
 800b908:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b90c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b90e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b910:	2b00      	cmp	r3, #0
 800b912:	f000 80ea 	beq.w	800baea <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b91a:	4a55      	ldr	r2, [pc, #340]	@ (800ba70 <UART_SetConfig+0xc28>)
 800b91c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b920:	461a      	mov	r2, r3
 800b922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b924:	fbb3 f3f2 	udiv	r3, r3, r2
 800b928:	005a      	lsls	r2, r3, #1
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	085b      	lsrs	r3, r3, #1
 800b930:	441a      	add	r2, r3
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	fbb2 f3f3 	udiv	r3, r2, r3
 800b93a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b93c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b93e:	2b0f      	cmp	r3, #15
 800b940:	d916      	bls.n	800b970 <UART_SetConfig+0xb28>
 800b942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b948:	d212      	bcs.n	800b970 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	f023 030f 	bic.w	r3, r3, #15
 800b952:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b956:	085b      	lsrs	r3, r3, #1
 800b958:	b29b      	uxth	r3, r3
 800b95a:	f003 0307 	and.w	r3, r3, #7
 800b95e:	b29a      	uxth	r2, r3
 800b960:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b962:	4313      	orrs	r3, r2
 800b964:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b96c:	60da      	str	r2, [r3, #12]
 800b96e:	e0bc      	b.n	800baea <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b970:	2301      	movs	r3, #1
 800b972:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b976:	e0b8      	b.n	800baea <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b978:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b97c:	2b20      	cmp	r3, #32
 800b97e:	dc4b      	bgt.n	800ba18 <UART_SetConfig+0xbd0>
 800b980:	2b00      	cmp	r3, #0
 800b982:	f2c0 8087 	blt.w	800ba94 <UART_SetConfig+0xc4c>
 800b986:	2b20      	cmp	r3, #32
 800b988:	f200 8084 	bhi.w	800ba94 <UART_SetConfig+0xc4c>
 800b98c:	a201      	add	r2, pc, #4	@ (adr r2, 800b994 <UART_SetConfig+0xb4c>)
 800b98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b992:	bf00      	nop
 800b994:	0800ba1f 	.word	0x0800ba1f
 800b998:	0800ba27 	.word	0x0800ba27
 800b99c:	0800ba95 	.word	0x0800ba95
 800b9a0:	0800ba95 	.word	0x0800ba95
 800b9a4:	0800ba2f 	.word	0x0800ba2f
 800b9a8:	0800ba95 	.word	0x0800ba95
 800b9ac:	0800ba95 	.word	0x0800ba95
 800b9b0:	0800ba95 	.word	0x0800ba95
 800b9b4:	0800ba3f 	.word	0x0800ba3f
 800b9b8:	0800ba95 	.word	0x0800ba95
 800b9bc:	0800ba95 	.word	0x0800ba95
 800b9c0:	0800ba95 	.word	0x0800ba95
 800b9c4:	0800ba95 	.word	0x0800ba95
 800b9c8:	0800ba95 	.word	0x0800ba95
 800b9cc:	0800ba95 	.word	0x0800ba95
 800b9d0:	0800ba95 	.word	0x0800ba95
 800b9d4:	0800ba4f 	.word	0x0800ba4f
 800b9d8:	0800ba95 	.word	0x0800ba95
 800b9dc:	0800ba95 	.word	0x0800ba95
 800b9e0:	0800ba95 	.word	0x0800ba95
 800b9e4:	0800ba95 	.word	0x0800ba95
 800b9e8:	0800ba95 	.word	0x0800ba95
 800b9ec:	0800ba95 	.word	0x0800ba95
 800b9f0:	0800ba95 	.word	0x0800ba95
 800b9f4:	0800ba95 	.word	0x0800ba95
 800b9f8:	0800ba95 	.word	0x0800ba95
 800b9fc:	0800ba95 	.word	0x0800ba95
 800ba00:	0800ba95 	.word	0x0800ba95
 800ba04:	0800ba95 	.word	0x0800ba95
 800ba08:	0800ba95 	.word	0x0800ba95
 800ba0c:	0800ba95 	.word	0x0800ba95
 800ba10:	0800ba95 	.word	0x0800ba95
 800ba14:	0800ba87 	.word	0x0800ba87
 800ba18:	2b40      	cmp	r3, #64	@ 0x40
 800ba1a:	d037      	beq.n	800ba8c <UART_SetConfig+0xc44>
 800ba1c:	e03a      	b.n	800ba94 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba1e:	f7fa fe87 	bl	8006730 <HAL_RCC_GetPCLK1Freq>
 800ba22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba24:	e03c      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba26:	f7fa fe99 	bl	800675c <HAL_RCC_GetPCLK2Freq>
 800ba2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba2c:	e038      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7fc f8a0 	bl	8007b78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ba38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba3c:	e030      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba3e:	f107 0318 	add.w	r3, r7, #24
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fc f9ec 	bl	8007e20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba4c:	e028      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba4e:	4b09      	ldr	r3, [pc, #36]	@ (800ba74 <UART_SetConfig+0xc2c>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f003 0320 	and.w	r3, r3, #32
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d012      	beq.n	800ba80 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba5a:	4b06      	ldr	r3, [pc, #24]	@ (800ba74 <UART_SetConfig+0xc2c>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	08db      	lsrs	r3, r3, #3
 800ba60:	f003 0303 	and.w	r3, r3, #3
 800ba64:	4a04      	ldr	r2, [pc, #16]	@ (800ba78 <UART_SetConfig+0xc30>)
 800ba66:	fa22 f303 	lsr.w	r3, r2, r3
 800ba6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba6c:	e018      	b.n	800baa0 <UART_SetConfig+0xc58>
 800ba6e:	bf00      	nop
 800ba70:	080115c8 	.word	0x080115c8
 800ba74:	58024400 	.word	0x58024400
 800ba78:	03d09000 	.word	0x03d09000
 800ba7c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800ba80:	4b24      	ldr	r3, [pc, #144]	@ (800bb14 <UART_SetConfig+0xccc>)
 800ba82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba84:	e00c      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ba86:	4b24      	ldr	r3, [pc, #144]	@ (800bb18 <UART_SetConfig+0xcd0>)
 800ba88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba8a:	e009      	b.n	800baa0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba92:	e005      	b.n	800baa0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800ba94:	2300      	movs	r3, #0
 800ba96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ba9e:	bf00      	nop
    }

    if (pclk != 0U)
 800baa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d021      	beq.n	800baea <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baaa:	4a1c      	ldr	r2, [pc, #112]	@ (800bb1c <UART_SetConfig+0xcd4>)
 800baac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bab0:	461a      	mov	r2, r3
 800bab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bab4:	fbb3 f2f2 	udiv	r2, r3, r2
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	085b      	lsrs	r3, r3, #1
 800babe:	441a      	add	r2, r3
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	685b      	ldr	r3, [r3, #4]
 800bac4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bac8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800baca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bacc:	2b0f      	cmp	r3, #15
 800bace:	d909      	bls.n	800bae4 <UART_SetConfig+0xc9c>
 800bad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bad2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bad6:	d205      	bcs.n	800bae4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bada:	b29a      	uxth	r2, r3
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	60da      	str	r2, [r3, #12]
 800bae2:	e002      	b.n	800baea <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bae4:	2301      	movs	r3, #1
 800bae6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	2201      	movs	r2, #1
 800baee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	2201      	movs	r2, #1
 800baf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	2200      	movs	r2, #0
 800bafe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	2200      	movs	r2, #0
 800bb04:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bb06:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3748      	adds	r7, #72	@ 0x48
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb14:	03d09000 	.word	0x03d09000
 800bb18:	003d0900 	.word	0x003d0900
 800bb1c:	080115c8 	.word	0x080115c8

0800bb20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb2c:	f003 0308 	and.w	r3, r3, #8
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d00a      	beq.n	800bb4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	430a      	orrs	r2, r1
 800bb48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb4e:	f003 0301 	and.w	r3, r3, #1
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00a      	beq.n	800bb6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	430a      	orrs	r2, r1
 800bb6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb70:	f003 0302 	and.w	r3, r3, #2
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00a      	beq.n	800bb8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	430a      	orrs	r2, r1
 800bb8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb92:	f003 0304 	and.w	r3, r3, #4
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00a      	beq.n	800bbb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	430a      	orrs	r2, r1
 800bbae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb4:	f003 0310 	and.w	r3, r3, #16
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00a      	beq.n	800bbd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	430a      	orrs	r2, r1
 800bbd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbd6:	f003 0320 	and.w	r3, r3, #32
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d00a      	beq.n	800bbf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	430a      	orrs	r2, r1
 800bbf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d01a      	beq.n	800bc36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	430a      	orrs	r2, r1
 800bc14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc1e:	d10a      	bne.n	800bc36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	430a      	orrs	r2, r1
 800bc34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00a      	beq.n	800bc58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	430a      	orrs	r2, r1
 800bc56:	605a      	str	r2, [r3, #4]
  }
}
 800bc58:	bf00      	nop
 800bc5a:	370c      	adds	r7, #12
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b098      	sub	sp, #96	@ 0x60
 800bc68:	af02      	add	r7, sp, #8
 800bc6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bc74:	f7f7 fb8e 	bl	8003394 <HAL_GetTick>
 800bc78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f003 0308 	and.w	r3, r3, #8
 800bc84:	2b08      	cmp	r3, #8
 800bc86:	d12f      	bne.n	800bce8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bc88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bc8c:	9300      	str	r3, [sp, #0]
 800bc8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc90:	2200      	movs	r2, #0
 800bc92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f88e 	bl	800bdb8 <UART_WaitOnFlagUntilTimeout>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d022      	beq.n	800bce8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcaa:	e853 3f00 	ldrex	r3, [r3]
 800bcae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bcb6:	653b      	str	r3, [r7, #80]	@ 0x50
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bcc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcc8:	e841 2300 	strex	r3, r2, [r1]
 800bccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bcce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d1e6      	bne.n	800bca2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2220      	movs	r2, #32
 800bcd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bce4:	2303      	movs	r3, #3
 800bce6:	e063      	b.n	800bdb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f003 0304 	and.w	r3, r3, #4
 800bcf2:	2b04      	cmp	r3, #4
 800bcf4:	d149      	bne.n	800bd8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcf6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 f857 	bl	800bdb8 <UART_WaitOnFlagUntilTimeout>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d03c      	beq.n	800bd8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd18:	e853 3f00 	ldrex	r3, [r3]
 800bd1c:	623b      	str	r3, [r7, #32]
   return(result);
 800bd1e:	6a3b      	ldr	r3, [r7, #32]
 800bd20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd36:	e841 2300 	strex	r3, r2, [r1]
 800bd3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d1e6      	bne.n	800bd10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	3308      	adds	r3, #8
 800bd48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	e853 3f00 	ldrex	r3, [r3]
 800bd50:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f023 0301 	bic.w	r3, r3, #1
 800bd58:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	3308      	adds	r3, #8
 800bd60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd62:	61fa      	str	r2, [r7, #28]
 800bd64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd66:	69b9      	ldr	r1, [r7, #24]
 800bd68:	69fa      	ldr	r2, [r7, #28]
 800bd6a:	e841 2300 	strex	r3, r2, [r1]
 800bd6e:	617b      	str	r3, [r7, #20]
   return(result);
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d1e5      	bne.n	800bd42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2220      	movs	r2, #32
 800bd7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2200      	movs	r2, #0
 800bd82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd86:	2303      	movs	r3, #3
 800bd88:	e012      	b.n	800bdb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2220      	movs	r2, #32
 800bd8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2220      	movs	r2, #32
 800bd96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2200      	movs	r2, #0
 800bda4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bdae:	2300      	movs	r3, #0
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3758      	adds	r7, #88	@ 0x58
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}

0800bdb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	603b      	str	r3, [r7, #0]
 800bdc4:	4613      	mov	r3, r2
 800bdc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdc8:	e04f      	b.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdd0:	d04b      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdd2:	f7f7 fadf 	bl	8003394 <HAL_GetTick>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	1ad3      	subs	r3, r2, r3
 800bddc:	69ba      	ldr	r2, [r7, #24]
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d302      	bcc.n	800bde8 <UART_WaitOnFlagUntilTimeout+0x30>
 800bde2:	69bb      	ldr	r3, [r7, #24]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d101      	bne.n	800bdec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bde8:	2303      	movs	r3, #3
 800bdea:	e04e      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0304 	and.w	r3, r3, #4
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d037      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	2b80      	cmp	r3, #128	@ 0x80
 800bdfe:	d034      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2b40      	cmp	r3, #64	@ 0x40
 800be04:	d031      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	69db      	ldr	r3, [r3, #28]
 800be0c:	f003 0308 	and.w	r3, r3, #8
 800be10:	2b08      	cmp	r3, #8
 800be12:	d110      	bne.n	800be36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2208      	movs	r2, #8
 800be1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be1c:	68f8      	ldr	r0, [r7, #12]
 800be1e:	f000 f95b 	bl	800c0d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2208      	movs	r2, #8
 800be26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800be32:	2301      	movs	r3, #1
 800be34:	e029      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be44:	d111      	bne.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be50:	68f8      	ldr	r0, [r7, #12]
 800be52:	f000 f941 	bl	800c0d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2220      	movs	r2, #32
 800be5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2200      	movs	r2, #0
 800be62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800be66:	2303      	movs	r3, #3
 800be68:	e00f      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	69da      	ldr	r2, [r3, #28]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	4013      	ands	r3, r2
 800be74:	68ba      	ldr	r2, [r7, #8]
 800be76:	429a      	cmp	r2, r3
 800be78:	bf0c      	ite	eq
 800be7a:	2301      	moveq	r3, #1
 800be7c:	2300      	movne	r3, #0
 800be7e:	b2db      	uxtb	r3, r3
 800be80:	461a      	mov	r2, r3
 800be82:	79fb      	ldrb	r3, [r7, #7]
 800be84:	429a      	cmp	r2, r3
 800be86:	d0a0      	beq.n	800bdca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be88:	2300      	movs	r3, #0
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800be94:	b480      	push	{r7}
 800be96:	b0a3      	sub	sp, #140	@ 0x8c
 800be98:	af00      	add	r7, sp, #0
 800be9a:	60f8      	str	r0, [r7, #12]
 800be9c:	60b9      	str	r1, [r7, #8]
 800be9e:	4613      	mov	r3, r2
 800bea0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	88fa      	ldrh	r2, [r7, #6]
 800beac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	88fa      	ldrh	r2, [r7, #6]
 800beb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2200      	movs	r2, #0
 800bebc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	689b      	ldr	r3, [r3, #8]
 800bec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bec6:	d10e      	bne.n	800bee6 <UART_Start_Receive_IT+0x52>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	691b      	ldr	r3, [r3, #16]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d105      	bne.n	800bedc <UART_Start_Receive_IT+0x48>
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bed6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800beda:	e02d      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	22ff      	movs	r2, #255	@ 0xff
 800bee0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bee4:	e028      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d10d      	bne.n	800bf0a <UART_Start_Receive_IT+0x76>
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	691b      	ldr	r3, [r3, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d104      	bne.n	800bf00 <UART_Start_Receive_IT+0x6c>
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	22ff      	movs	r2, #255	@ 0xff
 800befa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800befe:	e01b      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	227f      	movs	r2, #127	@ 0x7f
 800bf04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf08:	e016      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	689b      	ldr	r3, [r3, #8]
 800bf0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf12:	d10d      	bne.n	800bf30 <UART_Start_Receive_IT+0x9c>
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	691b      	ldr	r3, [r3, #16]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d104      	bne.n	800bf26 <UART_Start_Receive_IT+0x92>
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	227f      	movs	r2, #127	@ 0x7f
 800bf20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf24:	e008      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	223f      	movs	r2, #63	@ 0x3f
 800bf2a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf2e:	e003      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	2200      	movs	r2, #0
 800bf34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2222      	movs	r2, #34	@ 0x22
 800bf44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf52:	e853 3f00 	ldrex	r3, [r3]
 800bf56:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bf58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf5a:	f043 0301 	orr.w	r3, r3, #1
 800bf5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	3308      	adds	r3, #8
 800bf68:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bf6c:	673a      	str	r2, [r7, #112]	@ 0x70
 800bf6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf70:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800bf72:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bf74:	e841 2300 	strex	r3, r2, [r1]
 800bf78:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800bf7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1e3      	bne.n	800bf48 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf88:	d14f      	bne.n	800c02a <UART_Start_Receive_IT+0x196>
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bf90:	88fa      	ldrh	r2, [r7, #6]
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d349      	bcc.n	800c02a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	689b      	ldr	r3, [r3, #8]
 800bf9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf9e:	d107      	bne.n	800bfb0 <UART_Start_Receive_IT+0x11c>
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	691b      	ldr	r3, [r3, #16]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d103      	bne.n	800bfb0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	4a47      	ldr	r2, [pc, #284]	@ (800c0c8 <UART_Start_Receive_IT+0x234>)
 800bfac:	675a      	str	r2, [r3, #116]	@ 0x74
 800bfae:	e002      	b.n	800bfb6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	4a46      	ldr	r2, [pc, #280]	@ (800c0cc <UART_Start_Receive_IT+0x238>)
 800bfb4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	691b      	ldr	r3, [r3, #16]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d01a      	beq.n	800bff4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfc6:	e853 3f00 	ldrex	r3, [r3]
 800bfca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bfcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bfd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	461a      	mov	r2, r3
 800bfdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bfe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfe2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfe4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bfe6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bfe8:	e841 2300 	strex	r3, r2, [r1]
 800bfec:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800bfee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d1e4      	bne.n	800bfbe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	3308      	adds	r3, #8
 800bffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bffe:	e853 3f00 	ldrex	r3, [r3]
 800c002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c00a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	3308      	adds	r3, #8
 800c012:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c014:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c016:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c018:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c01a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c01c:	e841 2300 	strex	r3, r2, [r1]
 800c020:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c024:	2b00      	cmp	r3, #0
 800c026:	d1e5      	bne.n	800bff4 <UART_Start_Receive_IT+0x160>
 800c028:	e046      	b.n	800c0b8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c032:	d107      	bne.n	800c044 <UART_Start_Receive_IT+0x1b0>
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	691b      	ldr	r3, [r3, #16]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d103      	bne.n	800c044 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	4a24      	ldr	r2, [pc, #144]	@ (800c0d0 <UART_Start_Receive_IT+0x23c>)
 800c040:	675a      	str	r2, [r3, #116]	@ 0x74
 800c042:	e002      	b.n	800c04a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	4a23      	ldr	r2, [pc, #140]	@ (800c0d4 <UART_Start_Receive_IT+0x240>)
 800c048:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d019      	beq.n	800c086 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c05a:	e853 3f00 	ldrex	r3, [r3]
 800c05e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c066:	677b      	str	r3, [r7, #116]	@ 0x74
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	461a      	mov	r2, r3
 800c06e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c070:	637b      	str	r3, [r7, #52]	@ 0x34
 800c072:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c074:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c078:	e841 2300 	strex	r3, r2, [r1]
 800c07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c07e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c080:	2b00      	cmp	r3, #0
 800c082:	d1e6      	bne.n	800c052 <UART_Start_Receive_IT+0x1be>
 800c084:	e018      	b.n	800c0b8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	e853 3f00 	ldrex	r3, [r3]
 800c092:	613b      	str	r3, [r7, #16]
   return(result);
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	f043 0320 	orr.w	r3, r3, #32
 800c09a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0a4:	623b      	str	r3, [r7, #32]
 800c0a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a8:	69f9      	ldr	r1, [r7, #28]
 800c0aa:	6a3a      	ldr	r2, [r7, #32]
 800c0ac:	e841 2300 	strex	r3, r2, [r1]
 800c0b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0b2:	69bb      	ldr	r3, [r7, #24]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d1e6      	bne.n	800c086 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c0b8:	2300      	movs	r3, #0
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	378c      	adds	r7, #140	@ 0x8c
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr
 800c0c6:	bf00      	nop
 800c0c8:	0800cc3d 	.word	0x0800cc3d
 800c0cc:	0800c8dd 	.word	0x0800c8dd
 800c0d0:	0800c725 	.word	0x0800c725
 800c0d4:	0800c56d 	.word	0x0800c56d

0800c0d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b095      	sub	sp, #84	@ 0x54
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0e8:	e853 3f00 	ldrex	r3, [r3]
 800c0ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800c100:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c102:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c104:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c106:	e841 2300 	strex	r3, r2, [r1]
 800c10a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1e6      	bne.n	800c0e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	3308      	adds	r3, #8
 800c118:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11a:	6a3b      	ldr	r3, [r7, #32]
 800c11c:	e853 3f00 	ldrex	r3, [r3]
 800c120:	61fb      	str	r3, [r7, #28]
   return(result);
 800c122:	69fa      	ldr	r2, [r7, #28]
 800c124:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a0 <UART_EndRxTransfer+0xc8>)
 800c126:	4013      	ands	r3, r2
 800c128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	3308      	adds	r3, #8
 800c130:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c132:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c134:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c136:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c138:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c13a:	e841 2300 	strex	r3, r2, [r1]
 800c13e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1e5      	bne.n	800c112 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d118      	bne.n	800c180 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	e853 3f00 	ldrex	r3, [r3]
 800c15a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	f023 0310 	bic.w	r3, r3, #16
 800c162:	647b      	str	r3, [r7, #68]	@ 0x44
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	461a      	mov	r2, r3
 800c16a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c16c:	61bb      	str	r3, [r7, #24]
 800c16e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c170:	6979      	ldr	r1, [r7, #20]
 800c172:	69ba      	ldr	r2, [r7, #24]
 800c174:	e841 2300 	strex	r3, r2, [r1]
 800c178:	613b      	str	r3, [r7, #16]
   return(result);
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1e6      	bne.n	800c14e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2220      	movs	r2, #32
 800c184:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2200      	movs	r2, #0
 800c192:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c194:	bf00      	nop
 800c196:	3754      	adds	r7, #84	@ 0x54
 800c198:	46bd      	mov	sp, r7
 800c19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19e:	4770      	bx	lr
 800c1a0:	effffffe 	.word	0xeffffffe

0800c1a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f7f5 fef6 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1c8:	bf00      	nop
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b08f      	sub	sp, #60	@ 0x3c
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1de:	2b21      	cmp	r3, #33	@ 0x21
 800c1e0:	d14c      	bne.n	800c27c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c1e8:	b29b      	uxth	r3, r3
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d132      	bne.n	800c254 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f4:	6a3b      	ldr	r3, [r7, #32]
 800c1f6:	e853 3f00 	ldrex	r3, [r3]
 800c1fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c202:	637b      	str	r3, [r7, #52]	@ 0x34
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	461a      	mov	r2, r3
 800c20a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c20c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c20e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c210:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c214:	e841 2300 	strex	r3, r2, [r1]
 800c218:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1e6      	bne.n	800c1ee <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	e853 3f00 	ldrex	r3, [r3]
 800c22c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c234:	633b      	str	r3, [r7, #48]	@ 0x30
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	461a      	mov	r2, r3
 800c23c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c23e:	61bb      	str	r3, [r7, #24]
 800c240:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c242:	6979      	ldr	r1, [r7, #20]
 800c244:	69ba      	ldr	r2, [r7, #24]
 800c246:	e841 2300 	strex	r3, r2, [r1]
 800c24a:	613b      	str	r3, [r7, #16]
   return(result);
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1e6      	bne.n	800c220 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c252:	e013      	b.n	800c27c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c258:	781a      	ldrb	r2, [r3, #0]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c264:	1c5a      	adds	r2, r3, #1
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c270:	b29b      	uxth	r3, r3
 800c272:	3b01      	subs	r3, #1
 800c274:	b29a      	uxth	r2, r3
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c27c:	bf00      	nop
 800c27e:	373c      	adds	r7, #60	@ 0x3c
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr

0800c288 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c288:	b480      	push	{r7}
 800c28a:	b091      	sub	sp, #68	@ 0x44
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c296:	2b21      	cmp	r3, #33	@ 0x21
 800c298:	d151      	bne.n	800c33e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c2a0:	b29b      	uxth	r3, r3
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d132      	bne.n	800c30c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ae:	e853 3f00 	ldrex	r3, [r3]
 800c2b2:	623b      	str	r3, [r7, #32]
   return(result);
 800c2b4:	6a3b      	ldr	r3, [r7, #32]
 800c2b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c2ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c4:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2cc:	e841 2300 	strex	r3, r2, [r1]
 800c2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d1e6      	bne.n	800c2a6 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	e853 3f00 	ldrex	r3, [r3]
 800c2e4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2f6:	61fb      	str	r3, [r7, #28]
 800c2f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2fa:	69b9      	ldr	r1, [r7, #24]
 800c2fc:	69fa      	ldr	r2, [r7, #28]
 800c2fe:	e841 2300 	strex	r3, r2, [r1]
 800c302:	617b      	str	r3, [r7, #20]
   return(result);
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1e6      	bne.n	800c2d8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c30a:	e018      	b.n	800c33e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c310:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c314:	881b      	ldrh	r3, [r3, #0]
 800c316:	461a      	mov	r2, r3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c320:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c326:	1c9a      	adds	r2, r3, #2
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c332:	b29b      	uxth	r3, r3
 800c334:	3b01      	subs	r3, #1
 800c336:	b29a      	uxth	r2, r3
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c33e:	bf00      	nop
 800c340:	3744      	adds	r7, #68	@ 0x44
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr

0800c34a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b091      	sub	sp, #68	@ 0x44
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c358:	2b21      	cmp	r3, #33	@ 0x21
 800c35a:	d160      	bne.n	800c41e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c362:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c364:	e057      	b.n	800c416 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d133      	bne.n	800c3da <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	3308      	adds	r3, #8
 800c378:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	e853 3f00 	ldrex	r3, [r3]
 800c380:	623b      	str	r3, [r7, #32]
   return(result);
 800c382:	6a3b      	ldr	r3, [r7, #32]
 800c384:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c388:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	3308      	adds	r3, #8
 800c390:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c392:	633a      	str	r2, [r7, #48]	@ 0x30
 800c394:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c39a:	e841 2300 	strex	r3, r2, [r1]
 800c39e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1e5      	bne.n	800c372 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	e853 3f00 	ldrex	r3, [r3]
 800c3b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3c4:	61fb      	str	r3, [r7, #28]
 800c3c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c8:	69b9      	ldr	r1, [r7, #24]
 800c3ca:	69fa      	ldr	r2, [r7, #28]
 800c3cc:	e841 2300 	strex	r3, r2, [r1]
 800c3d0:	617b      	str	r3, [r7, #20]
   return(result);
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d1e6      	bne.n	800c3a6 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c3d8:	e021      	b.n	800c41e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69db      	ldr	r3, [r3, #28]
 800c3e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d013      	beq.n	800c410 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3ec:	781a      	ldrb	r2, [r3, #0]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3f8:	1c5a      	adds	r2, r3, #1
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c404:	b29b      	uxth	r3, r3
 800c406:	3b01      	subs	r3, #1
 800c408:	b29a      	uxth	r2, r3
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c410:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c412:	3b01      	subs	r3, #1
 800c414:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c416:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d1a4      	bne.n	800c366 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c41c:	e7ff      	b.n	800c41e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800c41e:	bf00      	nop
 800c420:	3744      	adds	r7, #68	@ 0x44
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr

0800c42a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c42a:	b480      	push	{r7}
 800c42c:	b091      	sub	sp, #68	@ 0x44
 800c42e:	af00      	add	r7, sp, #0
 800c430:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c438:	2b21      	cmp	r3, #33	@ 0x21
 800c43a:	d165      	bne.n	800c508 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c442:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c444:	e05c      	b.n	800c500 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c44c:	b29b      	uxth	r3, r3
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d133      	bne.n	800c4ba <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	3308      	adds	r3, #8
 800c458:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45a:	6a3b      	ldr	r3, [r7, #32]
 800c45c:	e853 3f00 	ldrex	r3, [r3]
 800c460:	61fb      	str	r3, [r7, #28]
   return(result);
 800c462:	69fb      	ldr	r3, [r7, #28]
 800c464:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c468:	637b      	str	r3, [r7, #52]	@ 0x34
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	3308      	adds	r3, #8
 800c470:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c474:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c476:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c47a:	e841 2300 	strex	r3, r2, [r1]
 800c47e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c482:	2b00      	cmp	r3, #0
 800c484:	d1e5      	bne.n	800c452 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	e853 3f00 	ldrex	r3, [r3]
 800c492:	60bb      	str	r3, [r7, #8]
   return(result);
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c49a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a4:	61bb      	str	r3, [r7, #24]
 800c4a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a8:	6979      	ldr	r1, [r7, #20]
 800c4aa:	69ba      	ldr	r2, [r7, #24]
 800c4ac:	e841 2300 	strex	r3, r2, [r1]
 800c4b0:	613b      	str	r3, [r7, #16]
   return(result);
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d1e6      	bne.n	800c486 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c4b8:	e026      	b.n	800c508 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	69db      	ldr	r3, [r3, #28]
 800c4c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d018      	beq.n	800c4fa <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4cc:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c4ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4d0:	881b      	ldrh	r3, [r3, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c4dc:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4e2:	1c9a      	adds	r2, r3, #2
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c4ee:	b29b      	uxth	r3, r3
 800c4f0:	3b01      	subs	r3, #1
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c4fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c4fc:	3b01      	subs	r3, #1
 800c4fe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c500:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c502:	2b00      	cmp	r3, #0
 800c504:	d19f      	bne.n	800c446 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c506:	e7ff      	b.n	800c508 <UART_TxISR_16BIT_FIFOEN+0xde>
 800c508:	bf00      	nop
 800c50a:	3744      	adds	r7, #68	@ 0x44
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr

0800c514 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b088      	sub	sp, #32
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	e853 3f00 	ldrex	r3, [r3]
 800c528:	60bb      	str	r3, [r7, #8]
   return(result);
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c530:	61fb      	str	r3, [r7, #28]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	461a      	mov	r2, r3
 800c538:	69fb      	ldr	r3, [r7, #28]
 800c53a:	61bb      	str	r3, [r7, #24]
 800c53c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c53e:	6979      	ldr	r1, [r7, #20]
 800c540:	69ba      	ldr	r2, [r7, #24]
 800c542:	e841 2300 	strex	r3, r2, [r1]
 800c546:	613b      	str	r3, [r7, #16]
   return(result);
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1e6      	bne.n	800c51c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2220      	movs	r2, #32
 800c552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2200      	movs	r2, #0
 800c55a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f7fe fc69 	bl	800ae34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c562:	bf00      	nop
 800c564:	3720      	adds	r7, #32
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}
	...

0800c56c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b09c      	sub	sp, #112	@ 0x70
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c57a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c584:	2b22      	cmp	r3, #34	@ 0x22
 800c586:	f040 80be 	bne.w	800c706 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c590:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c594:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c598:	b2d9      	uxtb	r1, r3
 800c59a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c59e:	b2da      	uxtb	r2, r3
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5a4:	400a      	ands	r2, r1
 800c5a6:	b2d2      	uxtb	r2, r2
 800c5a8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5ae:	1c5a      	adds	r2, r3, #1
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5ba:	b29b      	uxth	r3, r3
 800c5bc:	3b01      	subs	r3, #1
 800c5be:	b29a      	uxth	r2, r3
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5cc:	b29b      	uxth	r3, r3
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f040 80a1 	bne.w	800c716 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5dc:	e853 3f00 	ldrex	r3, [r3]
 800c5e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c5e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c5f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c5f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c5f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5fa:	e841 2300 	strex	r3, r2, [r1]
 800c5fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c600:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c602:	2b00      	cmp	r3, #0
 800c604:	d1e6      	bne.n	800c5d4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	3308      	adds	r3, #8
 800c60c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c610:	e853 3f00 	ldrex	r3, [r3]
 800c614:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c618:	f023 0301 	bic.w	r3, r3, #1
 800c61c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	3308      	adds	r3, #8
 800c624:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c626:	647a      	str	r2, [r7, #68]	@ 0x44
 800c628:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c62c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c62e:	e841 2300 	strex	r3, r2, [r1]
 800c632:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1e5      	bne.n	800c606 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2220      	movs	r2, #32
 800c63e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2200      	movs	r2, #0
 800c646:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2200      	movs	r2, #0
 800c64c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	4a33      	ldr	r2, [pc, #204]	@ (800c720 <UART_RxISR_8BIT+0x1b4>)
 800c654:	4293      	cmp	r3, r2
 800c656:	d01f      	beq.n	800c698 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	685b      	ldr	r3, [r3, #4]
 800c65e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c662:	2b00      	cmp	r3, #0
 800c664:	d018      	beq.n	800c698 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c66e:	e853 3f00 	ldrex	r3, [r3]
 800c672:	623b      	str	r3, [r7, #32]
   return(result);
 800c674:	6a3b      	ldr	r3, [r7, #32]
 800c676:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c67a:	663b      	str	r3, [r7, #96]	@ 0x60
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	461a      	mov	r2, r3
 800c682:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c684:	633b      	str	r3, [r7, #48]	@ 0x30
 800c686:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c688:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c68a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c68c:	e841 2300 	strex	r3, r2, [r1]
 800c690:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1e6      	bne.n	800c666 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d12e      	bne.n	800c6fe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	e853 3f00 	ldrex	r3, [r3]
 800c6b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f023 0310 	bic.w	r3, r3, #16
 800c6ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	461a      	mov	r2, r3
 800c6c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c6c4:	61fb      	str	r3, [r7, #28]
 800c6c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6c8:	69b9      	ldr	r1, [r7, #24]
 800c6ca:	69fa      	ldr	r2, [r7, #28]
 800c6cc:	e841 2300 	strex	r3, r2, [r1]
 800c6d0:	617b      	str	r3, [r7, #20]
   return(result);
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d1e6      	bne.n	800c6a6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	69db      	ldr	r3, [r3, #28]
 800c6de:	f003 0310 	and.w	r3, r3, #16
 800c6e2:	2b10      	cmp	r3, #16
 800c6e4:	d103      	bne.n	800c6ee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	2210      	movs	r2, #16
 800c6ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f7f5 fc3a 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c6fc:	e00b      	b.n	800c716 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f7f5 fc84 	bl	800200c <HAL_UART_RxCpltCallback>
}
 800c704:	e007      	b.n	800c716 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	699a      	ldr	r2, [r3, #24]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f042 0208 	orr.w	r2, r2, #8
 800c714:	619a      	str	r2, [r3, #24]
}
 800c716:	bf00      	nop
 800c718:	3770      	adds	r7, #112	@ 0x70
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}
 800c71e:	bf00      	nop
 800c720:	58000c00 	.word	0x58000c00

0800c724 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b09c      	sub	sp, #112	@ 0x70
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c732:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c73c:	2b22      	cmp	r3, #34	@ 0x22
 800c73e:	f040 80be 	bne.w	800c8be <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c748:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c750:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c752:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c756:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c75a:	4013      	ands	r3, r2
 800c75c:	b29a      	uxth	r2, r3
 800c75e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c760:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c766:	1c9a      	adds	r2, r3, #2
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c772:	b29b      	uxth	r3, r3
 800c774:	3b01      	subs	r3, #1
 800c776:	b29a      	uxth	r2, r3
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c784:	b29b      	uxth	r3, r3
 800c786:	2b00      	cmp	r3, #0
 800c788:	f040 80a1 	bne.w	800c8ce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c794:	e853 3f00 	ldrex	r3, [r3]
 800c798:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c79a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c79c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c7a0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7aa:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c7b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c7b2:	e841 2300 	strex	r3, r2, [r1]
 800c7b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c7b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d1e6      	bne.n	800c78c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	3308      	adds	r3, #8
 800c7c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7c8:	e853 3f00 	ldrex	r3, [r3]
 800c7cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d0:	f023 0301 	bic.w	r3, r3, #1
 800c7d4:	663b      	str	r3, [r7, #96]	@ 0x60
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	3308      	adds	r3, #8
 800c7dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c7de:	643a      	str	r2, [r7, #64]	@ 0x40
 800c7e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c7e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c7e6:	e841 2300 	strex	r3, r2, [r1]
 800c7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d1e5      	bne.n	800c7be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2220      	movs	r2, #32
 800c7f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a33      	ldr	r2, [pc, #204]	@ (800c8d8 <UART_RxISR_16BIT+0x1b4>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d01f      	beq.n	800c850 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d018      	beq.n	800c850 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c824:	6a3b      	ldr	r3, [r7, #32]
 800c826:	e853 3f00 	ldrex	r3, [r3]
 800c82a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c82c:	69fb      	ldr	r3, [r7, #28]
 800c82e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c832:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	461a      	mov	r2, r3
 800c83a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c83c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c83e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c840:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c842:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c844:	e841 2300 	strex	r3, r2, [r1]
 800c848:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1e6      	bne.n	800c81e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c854:	2b01      	cmp	r3, #1
 800c856:	d12e      	bne.n	800c8b6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	e853 3f00 	ldrex	r3, [r3]
 800c86a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	f023 0310 	bic.w	r3, r3, #16
 800c872:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	461a      	mov	r2, r3
 800c87a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c87c:	61bb      	str	r3, [r7, #24]
 800c87e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c880:	6979      	ldr	r1, [r7, #20]
 800c882:	69ba      	ldr	r2, [r7, #24]
 800c884:	e841 2300 	strex	r3, r2, [r1]
 800c888:	613b      	str	r3, [r7, #16]
   return(result);
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d1e6      	bne.n	800c85e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	69db      	ldr	r3, [r3, #28]
 800c896:	f003 0310 	and.w	r3, r3, #16
 800c89a:	2b10      	cmp	r3, #16
 800c89c:	d103      	bne.n	800c8a6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2210      	movs	r2, #16
 800c8a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f7f5 fb5e 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c8b4:	e00b      	b.n	800c8ce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f7f5 fba8 	bl	800200c <HAL_UART_RxCpltCallback>
}
 800c8bc:	e007      	b.n	800c8ce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	699a      	ldr	r2, [r3, #24]
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f042 0208 	orr.w	r2, r2, #8
 800c8cc:	619a      	str	r2, [r3, #24]
}
 800c8ce:	bf00      	nop
 800c8d0:	3770      	adds	r7, #112	@ 0x70
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop
 800c8d8:	58000c00 	.word	0x58000c00

0800c8dc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b0ac      	sub	sp, #176	@ 0xb0
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c8ea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	69db      	ldr	r3, [r3, #28]
 800c8f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	689b      	ldr	r3, [r3, #8]
 800c908:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c912:	2b22      	cmp	r3, #34	@ 0x22
 800c914:	f040 8180 	bne.w	800cc18 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c91e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c922:	e123      	b.n	800cb6c <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c92a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c92e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c932:	b2d9      	uxtb	r1, r3
 800c934:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c938:	b2da      	uxtb	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c93e:	400a      	ands	r2, r1
 800c940:	b2d2      	uxtb	r2, r2
 800c942:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c948:	1c5a      	adds	r2, r3, #1
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c954:	b29b      	uxth	r3, r3
 800c956:	3b01      	subs	r3, #1
 800c958:	b29a      	uxth	r2, r3
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	69db      	ldr	r3, [r3, #28]
 800c966:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c96a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c96e:	f003 0307 	and.w	r3, r3, #7
 800c972:	2b00      	cmp	r3, #0
 800c974:	d053      	beq.n	800ca1e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c97a:	f003 0301 	and.w	r3, r3, #1
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d011      	beq.n	800c9a6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c982:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d00b      	beq.n	800c9a6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2201      	movs	r2, #1
 800c994:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c99c:	f043 0201 	orr.w	r2, r3, #1
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c9a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9aa:	f003 0302 	and.w	r3, r3, #2
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d011      	beq.n	800c9d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c9b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c9b6:	f003 0301 	and.w	r3, r3, #1
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d00b      	beq.n	800c9d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	2202      	movs	r2, #2
 800c9c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9cc:	f043 0204 	orr.w	r2, r3, #4
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c9d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9da:	f003 0304 	and.w	r3, r3, #4
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d011      	beq.n	800ca06 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c9e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c9e6:	f003 0301 	and.w	r3, r3, #1
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d00b      	beq.n	800ca06 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2204      	movs	r2, #4
 800c9f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9fc:	f043 0202 	orr.w	r2, r3, #2
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d006      	beq.n	800ca1e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f7f5 facf 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	f040 80a0 	bne.w	800cb6c <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca34:	e853 3f00 	ldrex	r3, [r3]
 800ca38:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ca3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	461a      	mov	r2, r3
 800ca4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ca4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ca50:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca52:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ca54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ca56:	e841 2300 	strex	r3, r2, [r1]
 800ca5a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ca5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d1e4      	bne.n	800ca2c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	3308      	adds	r3, #8
 800ca68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca6c:	e853 3f00 	ldrex	r3, [r3]
 800ca70:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ca72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca74:	4b6e      	ldr	r3, [pc, #440]	@ (800cc30 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800ca76:	4013      	ands	r3, r2
 800ca78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	3308      	adds	r3, #8
 800ca82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ca86:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ca88:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca8a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ca8c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ca8e:	e841 2300 	strex	r3, r2, [r1]
 800ca92:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ca94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d1e3      	bne.n	800ca62 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2220      	movs	r2, #32
 800ca9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2200      	movs	r2, #0
 800caa6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4a60      	ldr	r2, [pc, #384]	@ (800cc34 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d021      	beq.n	800cafc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d01a      	beq.n	800cafc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cacc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cace:	e853 3f00 	ldrex	r3, [r3]
 800cad2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cad6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	461a      	mov	r2, r3
 800cae4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cae8:	657b      	str	r3, [r7, #84]	@ 0x54
 800caea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800caee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800caf0:	e841 2300 	strex	r3, r2, [r1]
 800caf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800caf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d1e4      	bne.n	800cac6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	d130      	bne.n	800cb66 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2200      	movs	r2, #0
 800cb08:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb12:	e853 3f00 	ldrex	r3, [r3]
 800cb16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cb18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb1a:	f023 0310 	bic.w	r3, r3, #16
 800cb1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	461a      	mov	r2, r3
 800cb28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb2c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cb32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb34:	e841 2300 	strex	r3, r2, [r1]
 800cb38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d1e4      	bne.n	800cb0a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	69db      	ldr	r3, [r3, #28]
 800cb46:	f003 0310 	and.w	r3, r3, #16
 800cb4a:	2b10      	cmp	r3, #16
 800cb4c:	d103      	bne.n	800cb56 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	2210      	movs	r2, #16
 800cb54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cb5c:	4619      	mov	r1, r3
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7f5 fa06 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
 800cb64:	e002      	b.n	800cb6c <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f7f5 fa50 	bl	800200c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cb6c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d006      	beq.n	800cb82 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800cb74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb78:	f003 0320 	and.w	r3, r3, #32
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	f47f aed1 	bne.w	800c924 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb88:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cb8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d049      	beq.n	800cc28 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cb9a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d242      	bcs.n	800cc28 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	3308      	adds	r3, #8
 800cba8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbaa:	6a3b      	ldr	r3, [r7, #32]
 800cbac:	e853 3f00 	ldrex	r3, [r3]
 800cbb0:	61fb      	str	r3, [r7, #28]
   return(result);
 800cbb2:	69fb      	ldr	r3, [r7, #28]
 800cbb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cbb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	3308      	adds	r3, #8
 800cbc2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cbc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cbc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cbcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cbce:	e841 2300 	strex	r3, r2, [r1]
 800cbd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cbd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d1e3      	bne.n	800cba2 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	4a16      	ldr	r2, [pc, #88]	@ (800cc38 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800cbde:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	e853 3f00 	ldrex	r3, [r3]
 800cbec:	60bb      	str	r3, [r7, #8]
   return(result);
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	f043 0320 	orr.w	r3, r3, #32
 800cbf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	461a      	mov	r2, r3
 800cbfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cc02:	61bb      	str	r3, [r7, #24]
 800cc04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc06:	6979      	ldr	r1, [r7, #20]
 800cc08:	69ba      	ldr	r2, [r7, #24]
 800cc0a:	e841 2300 	strex	r3, r2, [r1]
 800cc0e:	613b      	str	r3, [r7, #16]
   return(result);
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d1e4      	bne.n	800cbe0 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc16:	e007      	b.n	800cc28 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	699a      	ldr	r2, [r3, #24]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f042 0208 	orr.w	r2, r2, #8
 800cc26:	619a      	str	r2, [r3, #24]
}
 800cc28:	bf00      	nop
 800cc2a:	37b0      	adds	r7, #176	@ 0xb0
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}
 800cc30:	effffffe 	.word	0xeffffffe
 800cc34:	58000c00 	.word	0x58000c00
 800cc38:	0800c56d 	.word	0x0800c56d

0800cc3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b0ae      	sub	sp, #184	@ 0xb8
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cc4a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	69db      	ldr	r3, [r3, #28]
 800cc54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	689b      	ldr	r3, [r3, #8]
 800cc68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc72:	2b22      	cmp	r3, #34	@ 0x22
 800cc74:	f040 8184 	bne.w	800cf80 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cc7e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cc82:	e127      	b.n	800ced4 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc8a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cc96:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800cc9a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800cc9e:	4013      	ands	r3, r2
 800cca0:	b29a      	uxth	r2, r3
 800cca2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cca6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ccac:	1c9a      	adds	r2, r3, #2
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ccb8:	b29b      	uxth	r3, r3
 800ccba:	3b01      	subs	r3, #1
 800ccbc:	b29a      	uxth	r2, r3
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	69db      	ldr	r3, [r3, #28]
 800ccca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ccce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ccd2:	f003 0307 	and.w	r3, r3, #7
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d053      	beq.n	800cd82 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ccda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ccde:	f003 0301 	and.w	r3, r3, #1
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d011      	beq.n	800cd0a <UART_RxISR_16BIT_FIFOEN+0xce>
 800cce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00b      	beq.n	800cd0a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2201      	movs	r2, #1
 800ccf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd00:	f043 0201 	orr.w	r2, r3, #1
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd0e:	f003 0302 	and.w	r3, r3, #2
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d011      	beq.n	800cd3a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800cd16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cd1a:	f003 0301 	and.w	r3, r3, #1
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d00b      	beq.n	800cd3a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	2202      	movs	r2, #2
 800cd28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd30:	f043 0204 	orr.w	r2, r3, #4
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd3e:	f003 0304 	and.w	r3, r3, #4
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d011      	beq.n	800cd6a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800cd46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cd4a:	f003 0301 	and.w	r3, r3, #1
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d00b      	beq.n	800cd6a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	2204      	movs	r2, #4
 800cd58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd60:	f043 0202 	orr.w	r2, r3, #2
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d006      	beq.n	800cd82 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f7f5 f91d 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	f040 80a2 	bne.w	800ced4 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd98:	e853 3f00 	ldrex	r3, [r3]
 800cd9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cd9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cda0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cda4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	461a      	mov	r2, r3
 800cdae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cdb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cdb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdb8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cdba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cdbe:	e841 2300 	strex	r3, r2, [r1]
 800cdc2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cdc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d1e2      	bne.n	800cd90 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	3308      	adds	r3, #8
 800cdd0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdd4:	e853 3f00 	ldrex	r3, [r3]
 800cdd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cdda:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cddc:	4b6e      	ldr	r3, [pc, #440]	@ (800cf98 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800cdde:	4013      	ands	r3, r2
 800cde0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	3308      	adds	r3, #8
 800cdea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800cdee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cdf0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cdf4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cdf6:	e841 2300 	strex	r3, r2, [r1]
 800cdfa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cdfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d1e3      	bne.n	800cdca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2220      	movs	r2, #32
 800ce06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2200      	movs	r2, #0
 800ce14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	4a60      	ldr	r2, [pc, #384]	@ (800cf9c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d021      	beq.n	800ce64 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	685b      	ldr	r3, [r3, #4]
 800ce26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d01a      	beq.n	800ce64 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce36:	e853 3f00 	ldrex	r3, [r3]
 800ce3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ce3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ce42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce50:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce52:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ce56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce58:	e841 2300 	strex	r3, r2, [r1]
 800ce5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ce5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d1e4      	bne.n	800ce2e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d130      	bne.n	800cece <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2200      	movs	r2, #0
 800ce70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	e853 3f00 	ldrex	r3, [r3]
 800ce7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ce80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce82:	f023 0310 	bic.w	r3, r3, #16
 800ce86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	461a      	mov	r2, r3
 800ce90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ce94:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce9c:	e841 2300 	strex	r3, r2, [r1]
 800cea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d1e4      	bne.n	800ce72 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	69db      	ldr	r3, [r3, #28]
 800ceae:	f003 0310 	and.w	r3, r3, #16
 800ceb2:	2b10      	cmp	r3, #16
 800ceb4:	d103      	bne.n	800cebe <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	2210      	movs	r2, #16
 800cebc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cec4:	4619      	mov	r1, r3
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f7f5 f852 	bl	8001f70 <HAL_UARTEx_RxEventCallback>
 800cecc:	e002      	b.n	800ced4 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7f5 f89c 	bl	800200c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ced4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d006      	beq.n	800ceea <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800cedc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cee0:	f003 0320 	and.w	r3, r3, #32
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	f47f aecd 	bne.w	800cc84 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cef0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cef4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d049      	beq.n	800cf90 <UART_RxISR_16BIT_FIFOEN+0x354>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cf02:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800cf06:	429a      	cmp	r2, r3
 800cf08:	d242      	bcs.n	800cf90 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	3308      	adds	r3, #8
 800cf10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf14:	e853 3f00 	ldrex	r3, [r3]
 800cf18:	623b      	str	r3, [r7, #32]
   return(result);
 800cf1a:	6a3b      	ldr	r3, [r7, #32]
 800cf1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	3308      	adds	r3, #8
 800cf2a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cf2e:	633a      	str	r2, [r7, #48]	@ 0x30
 800cf30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf36:	e841 2300 	strex	r3, r2, [r1]
 800cf3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d1e3      	bne.n	800cf0a <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	4a16      	ldr	r2, [pc, #88]	@ (800cfa0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800cf46:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	e853 3f00 	ldrex	r3, [r3]
 800cf54:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f043 0320 	orr.w	r3, r3, #32
 800cf5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	461a      	mov	r2, r3
 800cf66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf6a:	61fb      	str	r3, [r7, #28]
 800cf6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf6e:	69b9      	ldr	r1, [r7, #24]
 800cf70:	69fa      	ldr	r2, [r7, #28]
 800cf72:	e841 2300 	strex	r3, r2, [r1]
 800cf76:	617b      	str	r3, [r7, #20]
   return(result);
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d1e4      	bne.n	800cf48 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cf7e:	e007      	b.n	800cf90 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	699a      	ldr	r2, [r3, #24]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f042 0208 	orr.w	r2, r2, #8
 800cf8e:	619a      	str	r2, [r3, #24]
}
 800cf90:	bf00      	nop
 800cf92:	37b8      	adds	r7, #184	@ 0xb8
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	effffffe 	.word	0xeffffffe
 800cf9c:	58000c00 	.word	0x58000c00
 800cfa0:	0800c725 	.word	0x0800c725

0800cfa4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cfac:	bf00      	nop
 800cfae:	370c      	adds	r7, #12
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb6:	4770      	bx	lr

0800cfb8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800cfd4:	bf00      	nop
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b085      	sub	sp, #20
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	d101      	bne.n	800cff6 <HAL_UARTEx_DisableFifoMode+0x16>
 800cff2:	2302      	movs	r3, #2
 800cff4:	e027      	b.n	800d046 <HAL_UARTEx_DisableFifoMode+0x66>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2201      	movs	r2, #1
 800cffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2224      	movs	r2, #36	@ 0x24
 800d002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	681a      	ldr	r2, [r3, #0]
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f022 0201 	bic.w	r2, r2, #1
 800d01c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d024:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2200      	movs	r2, #0
 800d02a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	68fa      	ldr	r2, [r7, #12]
 800d032:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2220      	movs	r2, #32
 800d038:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2200      	movs	r2, #0
 800d040:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3714      	adds	r7, #20
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d052:	b580      	push	{r7, lr}
 800d054:	b084      	sub	sp, #16
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
 800d05a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d062:	2b01      	cmp	r3, #1
 800d064:	d101      	bne.n	800d06a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d066:	2302      	movs	r3, #2
 800d068:	e02d      	b.n	800d0c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2224      	movs	r2, #36	@ 0x24
 800d076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	f022 0201 	bic.w	r2, r2, #1
 800d090:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	689b      	ldr	r3, [r3, #8]
 800d098:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	683a      	ldr	r2, [r7, #0]
 800d0a2:	430a      	orrs	r2, r1
 800d0a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f000 f850 	bl	800d14c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	68fa      	ldr	r2, [r7, #12]
 800d0b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2220      	movs	r2, #32
 800d0b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3710      	adds	r7, #16
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b084      	sub	sp, #16
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	d101      	bne.n	800d0e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d0e2:	2302      	movs	r3, #2
 800d0e4:	e02d      	b.n	800d142 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2224      	movs	r2, #36	@ 0x24
 800d0f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	681a      	ldr	r2, [r3, #0]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	f022 0201 	bic.w	r2, r2, #1
 800d10c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	689b      	ldr	r3, [r3, #8]
 800d114:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	683a      	ldr	r2, [r7, #0]
 800d11e:	430a      	orrs	r2, r1
 800d120:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f000 f812 	bl	800d14c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	68fa      	ldr	r2, [r7, #12]
 800d12e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2220      	movs	r2, #32
 800d134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	2200      	movs	r2, #0
 800d13c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d140:	2300      	movs	r3, #0
}
 800d142:	4618      	mov	r0, r3
 800d144:	3710      	adds	r7, #16
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
	...

0800d14c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d14c:	b480      	push	{r7}
 800d14e:	b085      	sub	sp, #20
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d108      	bne.n	800d16e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2201      	movs	r2, #1
 800d160:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2201      	movs	r2, #1
 800d168:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d16c:	e031      	b.n	800d1d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d16e:	2310      	movs	r3, #16
 800d170:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d172:	2310      	movs	r3, #16
 800d174:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	689b      	ldr	r3, [r3, #8]
 800d17c:	0e5b      	lsrs	r3, r3, #25
 800d17e:	b2db      	uxtb	r3, r3
 800d180:	f003 0307 	and.w	r3, r3, #7
 800d184:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	689b      	ldr	r3, [r3, #8]
 800d18c:	0f5b      	lsrs	r3, r3, #29
 800d18e:	b2db      	uxtb	r3, r3
 800d190:	f003 0307 	and.w	r3, r3, #7
 800d194:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d196:	7bbb      	ldrb	r3, [r7, #14]
 800d198:	7b3a      	ldrb	r2, [r7, #12]
 800d19a:	4911      	ldr	r1, [pc, #68]	@ (800d1e0 <UARTEx_SetNbDataToProcess+0x94>)
 800d19c:	5c8a      	ldrb	r2, [r1, r2]
 800d19e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d1a2:	7b3a      	ldrb	r2, [r7, #12]
 800d1a4:	490f      	ldr	r1, [pc, #60]	@ (800d1e4 <UARTEx_SetNbDataToProcess+0x98>)
 800d1a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d1a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800d1ac:	b29a      	uxth	r2, r3
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d1b4:	7bfb      	ldrb	r3, [r7, #15]
 800d1b6:	7b7a      	ldrb	r2, [r7, #13]
 800d1b8:	4909      	ldr	r1, [pc, #36]	@ (800d1e0 <UARTEx_SetNbDataToProcess+0x94>)
 800d1ba:	5c8a      	ldrb	r2, [r1, r2]
 800d1bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d1c0:	7b7a      	ldrb	r2, [r7, #13]
 800d1c2:	4908      	ldr	r1, [pc, #32]	@ (800d1e4 <UARTEx_SetNbDataToProcess+0x98>)
 800d1c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d1c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d1d2:	bf00      	nop
 800d1d4:	3714      	adds	r7, #20
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr
 800d1de:	bf00      	nop
 800d1e0:	080115e0 	.word	0x080115e0
 800d1e4:	080115e8 	.word	0x080115e8

0800d1e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b085      	sub	sp, #20
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d1f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d1fa:	2b84      	cmp	r3, #132	@ 0x84
 800d1fc:	d005      	beq.n	800d20a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d1fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	4413      	add	r3, r2
 800d206:	3303      	adds	r3, #3
 800d208:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d20a:	68fb      	ldr	r3, [r7, #12]
}
 800d20c:	4618      	mov	r0, r3
 800d20e:	3714      	adds	r7, #20
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr

0800d218 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d21c:	f001 f804 	bl	800e228 <vTaskStartScheduler>
  
  return osOK;
 800d220:	2300      	movs	r3, #0
}
 800d222:	4618      	mov	r0, r3
 800d224:	bd80      	pop	{r7, pc}

0800d226 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d226:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d228:	b089      	sub	sp, #36	@ 0x24
 800d22a:	af04      	add	r7, sp, #16
 800d22c:	6078      	str	r0, [r7, #4]
 800d22e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	695b      	ldr	r3, [r3, #20]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d020      	beq.n	800d27a <osThreadCreate+0x54>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	699b      	ldr	r3, [r3, #24]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d01c      	beq.n	800d27a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	685c      	ldr	r4, [r3, #4]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	691e      	ldr	r6, [r3, #16]
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d252:	4618      	mov	r0, r3
 800d254:	f7ff ffc8 	bl	800d1e8 <makeFreeRtosPriority>
 800d258:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	695b      	ldr	r3, [r3, #20]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d262:	9202      	str	r2, [sp, #8]
 800d264:	9301      	str	r3, [sp, #4]
 800d266:	9100      	str	r1, [sp, #0]
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	4632      	mov	r2, r6
 800d26c:	4629      	mov	r1, r5
 800d26e:	4620      	mov	r0, r4
 800d270:	f000 fde8 	bl	800de44 <xTaskCreateStatic>
 800d274:	4603      	mov	r3, r0
 800d276:	60fb      	str	r3, [r7, #12]
 800d278:	e01c      	b.n	800d2b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	685c      	ldr	r4, [r3, #4]
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d286:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d28e:	4618      	mov	r0, r3
 800d290:	f7ff ffaa 	bl	800d1e8 <makeFreeRtosPriority>
 800d294:	4602      	mov	r2, r0
 800d296:	f107 030c 	add.w	r3, r7, #12
 800d29a:	9301      	str	r3, [sp, #4]
 800d29c:	9200      	str	r2, [sp, #0]
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	4632      	mov	r2, r6
 800d2a2:	4629      	mov	r1, r5
 800d2a4:	4620      	mov	r0, r4
 800d2a6:	f000 fe2d 	bl	800df04 <xTaskCreate>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d001      	beq.n	800d2b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	e000      	b.n	800d2b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3714      	adds	r7, #20
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d2be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d2be:	b580      	push	{r7, lr}
 800d2c0:	b084      	sub	sp, #16
 800d2c2:	af00      	add	r7, sp, #0
 800d2c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d001      	beq.n	800d2d4 <osDelay+0x16>
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	e000      	b.n	800d2d6 <osDelay+0x18>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f000 ff70 	bl	800e1bc <vTaskDelay>
  
  return osOK;
 800d2dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3710      	adds	r7, #16
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d2e6:	b480      	push	{r7}
 800d2e8:	b083      	sub	sp, #12
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f103 0208 	add.w	r2, r3, #8
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d2fe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f103 0208 	add.w	r2, r3, #8
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f103 0208 	add.w	r2, r3, #8
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2200      	movs	r2, #0
 800d318:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d31a:	bf00      	nop
 800d31c:	370c      	adds	r7, #12
 800d31e:	46bd      	mov	sp, r7
 800d320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d324:	4770      	bx	lr

0800d326 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d326:	b480      	push	{r7}
 800d328:	b083      	sub	sp, #12
 800d32a:	af00      	add	r7, sp, #0
 800d32c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	2200      	movs	r2, #0
 800d332:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d334:	bf00      	nop
 800d336:	370c      	adds	r7, #12
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d340:	b480      	push	{r7}
 800d342:	b085      	sub	sp, #20
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	68fa      	ldr	r2, [r7, #12]
 800d354:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	689a      	ldr	r2, [r3, #8]
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	683a      	ldr	r2, [r7, #0]
 800d36a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	687a      	ldr	r2, [r7, #4]
 800d370:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	1c5a      	adds	r2, r3, #1
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	601a      	str	r2, [r3, #0]
}
 800d37c:	bf00      	nop
 800d37e:	3714      	adds	r7, #20
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr

0800d388 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d39e:	d103      	bne.n	800d3a8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	691b      	ldr	r3, [r3, #16]
 800d3a4:	60fb      	str	r3, [r7, #12]
 800d3a6:	e00c      	b.n	800d3c2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	3308      	adds	r3, #8
 800d3ac:	60fb      	str	r3, [r7, #12]
 800d3ae:	e002      	b.n	800d3b6 <vListInsert+0x2e>
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	685b      	ldr	r3, [r3, #4]
 800d3b4:	60fb      	str	r3, [r7, #12]
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	685b      	ldr	r3, [r3, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	68ba      	ldr	r2, [r7, #8]
 800d3be:	429a      	cmp	r2, r3
 800d3c0:	d2f6      	bcs.n	800d3b0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	685a      	ldr	r2, [r3, #4]
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	685b      	ldr	r3, [r3, #4]
 800d3ce:	683a      	ldr	r2, [r7, #0]
 800d3d0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	683a      	ldr	r2, [r7, #0]
 800d3dc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	687a      	ldr	r2, [r7, #4]
 800d3e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	1c5a      	adds	r2, r3, #1
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	601a      	str	r2, [r3, #0]
}
 800d3ee:	bf00      	nop
 800d3f0:	3714      	adds	r7, #20
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f8:	4770      	bx	lr

0800d3fa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d3fa:	b480      	push	{r7}
 800d3fc:	b085      	sub	sp, #20
 800d3fe:	af00      	add	r7, sp, #0
 800d400:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	685b      	ldr	r3, [r3, #4]
 800d40c:	687a      	ldr	r2, [r7, #4]
 800d40e:	6892      	ldr	r2, [r2, #8]
 800d410:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	6852      	ldr	r2, [r2, #4]
 800d41a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	685b      	ldr	r3, [r3, #4]
 800d420:	687a      	ldr	r2, [r7, #4]
 800d422:	429a      	cmp	r2, r3
 800d424:	d103      	bne.n	800d42e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	689a      	ldr	r2, [r3, #8]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2200      	movs	r2, #0
 800d432:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	1e5a      	subs	r2, r3, #1
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
}
 800d442:	4618      	mov	r0, r3
 800d444:	3714      	adds	r7, #20
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr
	...

0800d450 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b084      	sub	sp, #16
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
 800d458:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d10b      	bne.n	800d47c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d468:	f383 8811 	msr	BASEPRI, r3
 800d46c:	f3bf 8f6f 	isb	sy
 800d470:	f3bf 8f4f 	dsb	sy
 800d474:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d476:	bf00      	nop
 800d478:	bf00      	nop
 800d47a:	e7fd      	b.n	800d478 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d47c:	f002 f8b4 	bl	800f5e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681a      	ldr	r2, [r3, #0]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d488:	68f9      	ldr	r1, [r7, #12]
 800d48a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d48c:	fb01 f303 	mul.w	r3, r1, r3
 800d490:	441a      	add	r2, r3
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	2200      	movs	r2, #0
 800d49a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681a      	ldr	r2, [r3, #0]
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681a      	ldr	r2, [r3, #0]
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4ac:	3b01      	subs	r3, #1
 800d4ae:	68f9      	ldr	r1, [r7, #12]
 800d4b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d4b2:	fb01 f303 	mul.w	r3, r1, r3
 800d4b6:	441a      	add	r2, r3
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	22ff      	movs	r2, #255	@ 0xff
 800d4c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	22ff      	movs	r2, #255	@ 0xff
 800d4c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d114      	bne.n	800d4fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	691b      	ldr	r3, [r3, #16]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d01a      	beq.n	800d510 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3310      	adds	r3, #16
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f001 f93e 	bl	800e760 <xTaskRemoveFromEventList>
 800d4e4:	4603      	mov	r3, r0
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d012      	beq.n	800d510 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d4ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d520 <xQueueGenericReset+0xd0>)
 800d4ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4f0:	601a      	str	r2, [r3, #0]
 800d4f2:	f3bf 8f4f 	dsb	sy
 800d4f6:	f3bf 8f6f 	isb	sy
 800d4fa:	e009      	b.n	800d510 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	3310      	adds	r3, #16
 800d500:	4618      	mov	r0, r3
 800d502:	f7ff fef0 	bl	800d2e6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	3324      	adds	r3, #36	@ 0x24
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7ff feeb 	bl	800d2e6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d510:	f002 f89c 	bl	800f64c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d514:	2301      	movs	r3, #1
}
 800d516:	4618      	mov	r0, r3
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
 800d51e:	bf00      	nop
 800d520:	e000ed04 	.word	0xe000ed04

0800d524 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d524:	b580      	push	{r7, lr}
 800d526:	b08e      	sub	sp, #56	@ 0x38
 800d528:	af02      	add	r7, sp, #8
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	607a      	str	r2, [r7, #4]
 800d530:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d10b      	bne.n	800d550 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d53c:	f383 8811 	msr	BASEPRI, r3
 800d540:	f3bf 8f6f 	isb	sy
 800d544:	f3bf 8f4f 	dsb	sy
 800d548:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d54a:	bf00      	nop
 800d54c:	bf00      	nop
 800d54e:	e7fd      	b.n	800d54c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d10b      	bne.n	800d56e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d55a:	f383 8811 	msr	BASEPRI, r3
 800d55e:	f3bf 8f6f 	isb	sy
 800d562:	f3bf 8f4f 	dsb	sy
 800d566:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d568:	bf00      	nop
 800d56a:	bf00      	nop
 800d56c:	e7fd      	b.n	800d56a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d002      	beq.n	800d57a <xQueueGenericCreateStatic+0x56>
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d001      	beq.n	800d57e <xQueueGenericCreateStatic+0x5a>
 800d57a:	2301      	movs	r3, #1
 800d57c:	e000      	b.n	800d580 <xQueueGenericCreateStatic+0x5c>
 800d57e:	2300      	movs	r3, #0
 800d580:	2b00      	cmp	r3, #0
 800d582:	d10b      	bne.n	800d59c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	623b      	str	r3, [r7, #32]
}
 800d596:	bf00      	nop
 800d598:	bf00      	nop
 800d59a:	e7fd      	b.n	800d598 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d102      	bne.n	800d5a8 <xQueueGenericCreateStatic+0x84>
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d101      	bne.n	800d5ac <xQueueGenericCreateStatic+0x88>
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	e000      	b.n	800d5ae <xQueueGenericCreateStatic+0x8a>
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d10b      	bne.n	800d5ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b6:	f383 8811 	msr	BASEPRI, r3
 800d5ba:	f3bf 8f6f 	isb	sy
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	61fb      	str	r3, [r7, #28]
}
 800d5c4:	bf00      	nop
 800d5c6:	bf00      	nop
 800d5c8:	e7fd      	b.n	800d5c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d5ca:	2350      	movs	r3, #80	@ 0x50
 800d5cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	2b50      	cmp	r3, #80	@ 0x50
 800d5d2:	d00b      	beq.n	800d5ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5d8:	f383 8811 	msr	BASEPRI, r3
 800d5dc:	f3bf 8f6f 	isb	sy
 800d5e0:	f3bf 8f4f 	dsb	sy
 800d5e4:	61bb      	str	r3, [r7, #24]
}
 800d5e6:	bf00      	nop
 800d5e8:	bf00      	nop
 800d5ea:	e7fd      	b.n	800d5e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d5ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d00d      	beq.n	800d614 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5fa:	2201      	movs	r2, #1
 800d5fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d600:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d606:	9300      	str	r3, [sp, #0]
 800d608:	4613      	mov	r3, r2
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	68b9      	ldr	r1, [r7, #8]
 800d60e:	68f8      	ldr	r0, [r7, #12]
 800d610:	f000 f805 	bl	800d61e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d616:	4618      	mov	r0, r3
 800d618:	3730      	adds	r7, #48	@ 0x30
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}

0800d61e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d61e:	b580      	push	{r7, lr}
 800d620:	b084      	sub	sp, #16
 800d622:	af00      	add	r7, sp, #0
 800d624:	60f8      	str	r0, [r7, #12]
 800d626:	60b9      	str	r1, [r7, #8]
 800d628:	607a      	str	r2, [r7, #4]
 800d62a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d103      	bne.n	800d63a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d632:	69bb      	ldr	r3, [r7, #24]
 800d634:	69ba      	ldr	r2, [r7, #24]
 800d636:	601a      	str	r2, [r3, #0]
 800d638:	e002      	b.n	800d640 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	687a      	ldr	r2, [r7, #4]
 800d63e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	68fa      	ldr	r2, [r7, #12]
 800d644:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d646:	69bb      	ldr	r3, [r7, #24]
 800d648:	68ba      	ldr	r2, [r7, #8]
 800d64a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d64c:	2101      	movs	r1, #1
 800d64e:	69b8      	ldr	r0, [r7, #24]
 800d650:	f7ff fefe 	bl	800d450 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d654:	69bb      	ldr	r3, [r7, #24]
 800d656:	78fa      	ldrb	r2, [r7, #3]
 800d658:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d65c:	bf00      	nop
 800d65e:	3710      	adds	r7, #16
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b08e      	sub	sp, #56	@ 0x38
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	60b9      	str	r1, [r7, #8]
 800d66e:	607a      	str	r2, [r7, #4]
 800d670:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d672:	2300      	movs	r3, #0
 800d674:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d10b      	bne.n	800d698 <xQueueGenericSend+0x34>
	__asm volatile
 800d680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d684:	f383 8811 	msr	BASEPRI, r3
 800d688:	f3bf 8f6f 	isb	sy
 800d68c:	f3bf 8f4f 	dsb	sy
 800d690:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d692:	bf00      	nop
 800d694:	bf00      	nop
 800d696:	e7fd      	b.n	800d694 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d103      	bne.n	800d6a6 <xQueueGenericSend+0x42>
 800d69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d101      	bne.n	800d6aa <xQueueGenericSend+0x46>
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	e000      	b.n	800d6ac <xQueueGenericSend+0x48>
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d10b      	bne.n	800d6c8 <xQueueGenericSend+0x64>
	__asm volatile
 800d6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d6c2:	bf00      	nop
 800d6c4:	bf00      	nop
 800d6c6:	e7fd      	b.n	800d6c4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d103      	bne.n	800d6d6 <xQueueGenericSend+0x72>
 800d6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6d2:	2b01      	cmp	r3, #1
 800d6d4:	d101      	bne.n	800d6da <xQueueGenericSend+0x76>
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e000      	b.n	800d6dc <xQueueGenericSend+0x78>
 800d6da:	2300      	movs	r3, #0
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d10b      	bne.n	800d6f8 <xQueueGenericSend+0x94>
	__asm volatile
 800d6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6e4:	f383 8811 	msr	BASEPRI, r3
 800d6e8:	f3bf 8f6f 	isb	sy
 800d6ec:	f3bf 8f4f 	dsb	sy
 800d6f0:	623b      	str	r3, [r7, #32]
}
 800d6f2:	bf00      	nop
 800d6f4:	bf00      	nop
 800d6f6:	e7fd      	b.n	800d6f4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d6f8:	f001 f9f8 	bl	800eaec <xTaskGetSchedulerState>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d102      	bne.n	800d708 <xQueueGenericSend+0xa4>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d101      	bne.n	800d70c <xQueueGenericSend+0xa8>
 800d708:	2301      	movs	r3, #1
 800d70a:	e000      	b.n	800d70e <xQueueGenericSend+0xaa>
 800d70c:	2300      	movs	r3, #0
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d10b      	bne.n	800d72a <xQueueGenericSend+0xc6>
	__asm volatile
 800d712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d716:	f383 8811 	msr	BASEPRI, r3
 800d71a:	f3bf 8f6f 	isb	sy
 800d71e:	f3bf 8f4f 	dsb	sy
 800d722:	61fb      	str	r3, [r7, #28]
}
 800d724:	bf00      	nop
 800d726:	bf00      	nop
 800d728:	e7fd      	b.n	800d726 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d72a:	f001 ff5d 	bl	800f5e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d730:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d736:	429a      	cmp	r2, r3
 800d738:	d302      	bcc.n	800d740 <xQueueGenericSend+0xdc>
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	2b02      	cmp	r3, #2
 800d73e:	d129      	bne.n	800d794 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d740:	683a      	ldr	r2, [r7, #0]
 800d742:	68b9      	ldr	r1, [r7, #8]
 800d744:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d746:	f000 fa0f 	bl	800db68 <prvCopyDataToQueue>
 800d74a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d750:	2b00      	cmp	r3, #0
 800d752:	d010      	beq.n	800d776 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d756:	3324      	adds	r3, #36	@ 0x24
 800d758:	4618      	mov	r0, r3
 800d75a:	f001 f801 	bl	800e760 <xTaskRemoveFromEventList>
 800d75e:	4603      	mov	r3, r0
 800d760:	2b00      	cmp	r3, #0
 800d762:	d013      	beq.n	800d78c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d764:	4b3f      	ldr	r3, [pc, #252]	@ (800d864 <xQueueGenericSend+0x200>)
 800d766:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d76a:	601a      	str	r2, [r3, #0]
 800d76c:	f3bf 8f4f 	dsb	sy
 800d770:	f3bf 8f6f 	isb	sy
 800d774:	e00a      	b.n	800d78c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d007      	beq.n	800d78c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d77c:	4b39      	ldr	r3, [pc, #228]	@ (800d864 <xQueueGenericSend+0x200>)
 800d77e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d782:	601a      	str	r2, [r3, #0]
 800d784:	f3bf 8f4f 	dsb	sy
 800d788:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d78c:	f001 ff5e 	bl	800f64c <vPortExitCritical>
				return pdPASS;
 800d790:	2301      	movs	r3, #1
 800d792:	e063      	b.n	800d85c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d103      	bne.n	800d7a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d79a:	f001 ff57 	bl	800f64c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	e05c      	b.n	800d85c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d7a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d106      	bne.n	800d7b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d7a8:	f107 0314 	add.w	r3, r7, #20
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f001 f83b 	bl	800e828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d7b6:	f001 ff49 	bl	800f64c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d7ba:	f000 fda5 	bl	800e308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d7be:	f001 ff13 	bl	800f5e8 <vPortEnterCritical>
 800d7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d7c8:	b25b      	sxtb	r3, r3
 800d7ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ce:	d103      	bne.n	800d7d8 <xQueueGenericSend+0x174>
 800d7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d7de:	b25b      	sxtb	r3, r3
 800d7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e4:	d103      	bne.n	800d7ee <xQueueGenericSend+0x18a>
 800d7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d7ee:	f001 ff2d 	bl	800f64c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d7f2:	1d3a      	adds	r2, r7, #4
 800d7f4:	f107 0314 	add.w	r3, r7, #20
 800d7f8:	4611      	mov	r1, r2
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f001 f82a 	bl	800e854 <xTaskCheckForTimeOut>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	d124      	bne.n	800d850 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d806:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d808:	f000 faa6 	bl	800dd58 <prvIsQueueFull>
 800d80c:	4603      	mov	r3, r0
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d018      	beq.n	800d844 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d814:	3310      	adds	r3, #16
 800d816:	687a      	ldr	r2, [r7, #4]
 800d818:	4611      	mov	r1, r2
 800d81a:	4618      	mov	r0, r3
 800d81c:	f000 ff4e 	bl	800e6bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d822:	f000 fa31 	bl	800dc88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d826:	f000 fd7d 	bl	800e324 <xTaskResumeAll>
 800d82a:	4603      	mov	r3, r0
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	f47f af7c 	bne.w	800d72a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d832:	4b0c      	ldr	r3, [pc, #48]	@ (800d864 <xQueueGenericSend+0x200>)
 800d834:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d838:	601a      	str	r2, [r3, #0]
 800d83a:	f3bf 8f4f 	dsb	sy
 800d83e:	f3bf 8f6f 	isb	sy
 800d842:	e772      	b.n	800d72a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d844:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d846:	f000 fa1f 	bl	800dc88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d84a:	f000 fd6b 	bl	800e324 <xTaskResumeAll>
 800d84e:	e76c      	b.n	800d72a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d850:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d852:	f000 fa19 	bl	800dc88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d856:	f000 fd65 	bl	800e324 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d85a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3738      	adds	r7, #56	@ 0x38
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}
 800d864:	e000ed04 	.word	0xe000ed04

0800d868 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b090      	sub	sp, #64	@ 0x40
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	60f8      	str	r0, [r7, #12]
 800d870:	60b9      	str	r1, [r7, #8]
 800d872:	607a      	str	r2, [r7, #4]
 800d874:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d10b      	bne.n	800d898 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d884:	f383 8811 	msr	BASEPRI, r3
 800d888:	f3bf 8f6f 	isb	sy
 800d88c:	f3bf 8f4f 	dsb	sy
 800d890:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d892:	bf00      	nop
 800d894:	bf00      	nop
 800d896:	e7fd      	b.n	800d894 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d103      	bne.n	800d8a6 <xQueueGenericSendFromISR+0x3e>
 800d89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <xQueueGenericSendFromISR+0x42>
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	e000      	b.n	800d8ac <xQueueGenericSendFromISR+0x44>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d10b      	bne.n	800d8c8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b4:	f383 8811 	msr	BASEPRI, r3
 800d8b8:	f3bf 8f6f 	isb	sy
 800d8bc:	f3bf 8f4f 	dsb	sy
 800d8c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d8c2:	bf00      	nop
 800d8c4:	bf00      	nop
 800d8c6:	e7fd      	b.n	800d8c4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	2b02      	cmp	r3, #2
 800d8cc:	d103      	bne.n	800d8d6 <xQueueGenericSendFromISR+0x6e>
 800d8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	d101      	bne.n	800d8da <xQueueGenericSendFromISR+0x72>
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	e000      	b.n	800d8dc <xQueueGenericSendFromISR+0x74>
 800d8da:	2300      	movs	r3, #0
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d10b      	bne.n	800d8f8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e4:	f383 8811 	msr	BASEPRI, r3
 800d8e8:	f3bf 8f6f 	isb	sy
 800d8ec:	f3bf 8f4f 	dsb	sy
 800d8f0:	623b      	str	r3, [r7, #32]
}
 800d8f2:	bf00      	nop
 800d8f4:	bf00      	nop
 800d8f6:	e7fd      	b.n	800d8f4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d8f8:	f001 ff56 	bl	800f7a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d8fc:	f3ef 8211 	mrs	r2, BASEPRI
 800d900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d904:	f383 8811 	msr	BASEPRI, r3
 800d908:	f3bf 8f6f 	isb	sy
 800d90c:	f3bf 8f4f 	dsb	sy
 800d910:	61fa      	str	r2, [r7, #28]
 800d912:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d914:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d916:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d91a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d91e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d920:	429a      	cmp	r2, r3
 800d922:	d302      	bcc.n	800d92a <xQueueGenericSendFromISR+0xc2>
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	2b02      	cmp	r3, #2
 800d928:	d12f      	bne.n	800d98a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d92c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d930:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d938:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d93a:	683a      	ldr	r2, [r7, #0]
 800d93c:	68b9      	ldr	r1, [r7, #8]
 800d93e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d940:	f000 f912 	bl	800db68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d944:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d94c:	d112      	bne.n	800d974 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d952:	2b00      	cmp	r3, #0
 800d954:	d016      	beq.n	800d984 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d958:	3324      	adds	r3, #36	@ 0x24
 800d95a:	4618      	mov	r0, r3
 800d95c:	f000 ff00 	bl	800e760 <xTaskRemoveFromEventList>
 800d960:	4603      	mov	r3, r0
 800d962:	2b00      	cmp	r3, #0
 800d964:	d00e      	beq.n	800d984 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d00b      	beq.n	800d984 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2201      	movs	r2, #1
 800d970:	601a      	str	r2, [r3, #0]
 800d972:	e007      	b.n	800d984 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d974:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d978:	3301      	adds	r3, #1
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	b25a      	sxtb	r2, r3
 800d97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d984:	2301      	movs	r3, #1
 800d986:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d988:	e001      	b.n	800d98e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d98a:	2300      	movs	r3, #0
 800d98c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d98e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d990:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d998:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d99a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3740      	adds	r7, #64	@ 0x40
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}

0800d9a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b08c      	sub	sp, #48	@ 0x30
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	60f8      	str	r0, [r7, #12]
 800d9ac:	60b9      	str	r1, [r7, #8]
 800d9ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d9b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d10b      	bne.n	800d9d6 <xQueueReceive+0x32>
	__asm volatile
 800d9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9c2:	f383 8811 	msr	BASEPRI, r3
 800d9c6:	f3bf 8f6f 	isb	sy
 800d9ca:	f3bf 8f4f 	dsb	sy
 800d9ce:	623b      	str	r3, [r7, #32]
}
 800d9d0:	bf00      	nop
 800d9d2:	bf00      	nop
 800d9d4:	e7fd      	b.n	800d9d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d103      	bne.n	800d9e4 <xQueueReceive+0x40>
 800d9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d101      	bne.n	800d9e8 <xQueueReceive+0x44>
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e000      	b.n	800d9ea <xQueueReceive+0x46>
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d10b      	bne.n	800da06 <xQueueReceive+0x62>
	__asm volatile
 800d9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9f2:	f383 8811 	msr	BASEPRI, r3
 800d9f6:	f3bf 8f6f 	isb	sy
 800d9fa:	f3bf 8f4f 	dsb	sy
 800d9fe:	61fb      	str	r3, [r7, #28]
}
 800da00:	bf00      	nop
 800da02:	bf00      	nop
 800da04:	e7fd      	b.n	800da02 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800da06:	f001 f871 	bl	800eaec <xTaskGetSchedulerState>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d102      	bne.n	800da16 <xQueueReceive+0x72>
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d101      	bne.n	800da1a <xQueueReceive+0x76>
 800da16:	2301      	movs	r3, #1
 800da18:	e000      	b.n	800da1c <xQueueReceive+0x78>
 800da1a:	2300      	movs	r3, #0
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d10b      	bne.n	800da38 <xQueueReceive+0x94>
	__asm volatile
 800da20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da24:	f383 8811 	msr	BASEPRI, r3
 800da28:	f3bf 8f6f 	isb	sy
 800da2c:	f3bf 8f4f 	dsb	sy
 800da30:	61bb      	str	r3, [r7, #24]
}
 800da32:	bf00      	nop
 800da34:	bf00      	nop
 800da36:	e7fd      	b.n	800da34 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800da38:	f001 fdd6 	bl	800f5e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da40:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da44:	2b00      	cmp	r3, #0
 800da46:	d01f      	beq.n	800da88 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da48:	68b9      	ldr	r1, [r7, #8]
 800da4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da4c:	f000 f8f6 	bl	800dc3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800da50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da52:	1e5a      	subs	r2, r3, #1
 800da54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da56:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da5a:	691b      	ldr	r3, [r3, #16]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00f      	beq.n	800da80 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da62:	3310      	adds	r3, #16
 800da64:	4618      	mov	r0, r3
 800da66:	f000 fe7b 	bl	800e760 <xTaskRemoveFromEventList>
 800da6a:	4603      	mov	r3, r0
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d007      	beq.n	800da80 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800da70:	4b3c      	ldr	r3, [pc, #240]	@ (800db64 <xQueueReceive+0x1c0>)
 800da72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da76:	601a      	str	r2, [r3, #0]
 800da78:	f3bf 8f4f 	dsb	sy
 800da7c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da80:	f001 fde4 	bl	800f64c <vPortExitCritical>
				return pdPASS;
 800da84:	2301      	movs	r3, #1
 800da86:	e069      	b.n	800db5c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d103      	bne.n	800da96 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da8e:	f001 fddd 	bl	800f64c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800da92:	2300      	movs	r3, #0
 800da94:	e062      	b.n	800db5c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d106      	bne.n	800daaa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da9c:	f107 0310 	add.w	r3, r7, #16
 800daa0:	4618      	mov	r0, r3
 800daa2:	f000 fec1 	bl	800e828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800daa6:	2301      	movs	r3, #1
 800daa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800daaa:	f001 fdcf 	bl	800f64c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800daae:	f000 fc2b 	bl	800e308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dab2:	f001 fd99 	bl	800f5e8 <vPortEnterCritical>
 800dab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dabc:	b25b      	sxtb	r3, r3
 800dabe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dac2:	d103      	bne.n	800dacc <xQueueReceive+0x128>
 800dac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac6:	2200      	movs	r2, #0
 800dac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dace:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dad2:	b25b      	sxtb	r3, r3
 800dad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dad8:	d103      	bne.n	800dae2 <xQueueReceive+0x13e>
 800dada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dadc:	2200      	movs	r2, #0
 800dade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dae2:	f001 fdb3 	bl	800f64c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dae6:	1d3a      	adds	r2, r7, #4
 800dae8:	f107 0310 	add.w	r3, r7, #16
 800daec:	4611      	mov	r1, r2
 800daee:	4618      	mov	r0, r3
 800daf0:	f000 feb0 	bl	800e854 <xTaskCheckForTimeOut>
 800daf4:	4603      	mov	r3, r0
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d123      	bne.n	800db42 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dafa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dafc:	f000 f916 	bl	800dd2c <prvIsQueueEmpty>
 800db00:	4603      	mov	r3, r0
 800db02:	2b00      	cmp	r3, #0
 800db04:	d017      	beq.n	800db36 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800db06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db08:	3324      	adds	r3, #36	@ 0x24
 800db0a:	687a      	ldr	r2, [r7, #4]
 800db0c:	4611      	mov	r1, r2
 800db0e:	4618      	mov	r0, r3
 800db10:	f000 fdd4 	bl	800e6bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800db14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db16:	f000 f8b7 	bl	800dc88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800db1a:	f000 fc03 	bl	800e324 <xTaskResumeAll>
 800db1e:	4603      	mov	r3, r0
 800db20:	2b00      	cmp	r3, #0
 800db22:	d189      	bne.n	800da38 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800db24:	4b0f      	ldr	r3, [pc, #60]	@ (800db64 <xQueueReceive+0x1c0>)
 800db26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db2a:	601a      	str	r2, [r3, #0]
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	f3bf 8f6f 	isb	sy
 800db34:	e780      	b.n	800da38 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800db36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db38:	f000 f8a6 	bl	800dc88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800db3c:	f000 fbf2 	bl	800e324 <xTaskResumeAll>
 800db40:	e77a      	b.n	800da38 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800db42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db44:	f000 f8a0 	bl	800dc88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db48:	f000 fbec 	bl	800e324 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db4e:	f000 f8ed 	bl	800dd2c <prvIsQueueEmpty>
 800db52:	4603      	mov	r3, r0
 800db54:	2b00      	cmp	r3, #0
 800db56:	f43f af6f 	beq.w	800da38 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800db5a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800db5c:	4618      	mov	r0, r3
 800db5e:	3730      	adds	r7, #48	@ 0x30
 800db60:	46bd      	mov	sp, r7
 800db62:	bd80      	pop	{r7, pc}
 800db64:	e000ed04 	.word	0xe000ed04

0800db68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b086      	sub	sp, #24
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800db74:	2300      	movs	r3, #0
 800db76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db82:	2b00      	cmp	r3, #0
 800db84:	d10d      	bne.n	800dba2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d14d      	bne.n	800dc2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	689b      	ldr	r3, [r3, #8]
 800db92:	4618      	mov	r0, r3
 800db94:	f000 ffc8 	bl	800eb28 <xTaskPriorityDisinherit>
 800db98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2200      	movs	r2, #0
 800db9e:	609a      	str	r2, [r3, #8]
 800dba0:	e043      	b.n	800dc2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d119      	bne.n	800dbdc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	6858      	ldr	r0, [r3, #4]
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbb0:	461a      	mov	r2, r3
 800dbb2:	68b9      	ldr	r1, [r7, #8]
 800dbb4:	f002 ffa4 	bl	8010b00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	685a      	ldr	r2, [r3, #4]
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbc0:	441a      	add	r2, r3
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	685a      	ldr	r2, [r3, #4]
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	689b      	ldr	r3, [r3, #8]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d32b      	bcc.n	800dc2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681a      	ldr	r2, [r3, #0]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	605a      	str	r2, [r3, #4]
 800dbda:	e026      	b.n	800dc2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	68d8      	ldr	r0, [r3, #12]
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbe4:	461a      	mov	r2, r3
 800dbe6:	68b9      	ldr	r1, [r7, #8]
 800dbe8:	f002 ff8a 	bl	8010b00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	68da      	ldr	r2, [r3, #12]
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbf4:	425b      	negs	r3, r3
 800dbf6:	441a      	add	r2, r3
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	68da      	ldr	r2, [r3, #12]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d207      	bcs.n	800dc18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	689a      	ldr	r2, [r3, #8]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc10:	425b      	negs	r3, r3
 800dc12:	441a      	add	r2, r3
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d105      	bne.n	800dc2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d002      	beq.n	800dc2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	3b01      	subs	r3, #1
 800dc28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	1c5a      	adds	r2, r3, #1
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dc32:	697b      	ldr	r3, [r7, #20]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3718      	adds	r7, #24
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b082      	sub	sp, #8
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d018      	beq.n	800dc80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	68da      	ldr	r2, [r3, #12]
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc56:	441a      	add	r2, r3
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	68da      	ldr	r2, [r3, #12]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	689b      	ldr	r3, [r3, #8]
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d303      	bcc.n	800dc70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681a      	ldr	r2, [r3, #0]
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	68d9      	ldr	r1, [r3, #12]
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc78:	461a      	mov	r2, r3
 800dc7a:	6838      	ldr	r0, [r7, #0]
 800dc7c:	f002 ff40 	bl	8010b00 <memcpy>
	}
}
 800dc80:	bf00      	nop
 800dc82:	3708      	adds	r7, #8
 800dc84:	46bd      	mov	sp, r7
 800dc86:	bd80      	pop	{r7, pc}

0800dc88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b084      	sub	sp, #16
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dc90:	f001 fcaa 	bl	800f5e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc9c:	e011      	b.n	800dcc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d012      	beq.n	800dccc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	3324      	adds	r3, #36	@ 0x24
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f000 fd58 	bl	800e760 <xTaskRemoveFromEventList>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d001      	beq.n	800dcba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dcb6:	f000 fe31 	bl	800e91c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dcba:	7bfb      	ldrb	r3, [r7, #15]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	b2db      	uxtb	r3, r3
 800dcc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dcc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	dce9      	bgt.n	800dc9e <prvUnlockQueue+0x16>
 800dcca:	e000      	b.n	800dcce <prvUnlockQueue+0x46>
					break;
 800dccc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	22ff      	movs	r2, #255	@ 0xff
 800dcd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dcd6:	f001 fcb9 	bl	800f64c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dcda:	f001 fc85 	bl	800f5e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dce4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dce6:	e011      	b.n	800dd0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	691b      	ldr	r3, [r3, #16]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d012      	beq.n	800dd16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	3310      	adds	r3, #16
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	f000 fd33 	bl	800e760 <xTaskRemoveFromEventList>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d001      	beq.n	800dd04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dd00:	f000 fe0c 	bl	800e91c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dd04:	7bbb      	ldrb	r3, [r7, #14]
 800dd06:	3b01      	subs	r3, #1
 800dd08:	b2db      	uxtb	r3, r3
 800dd0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	dce9      	bgt.n	800dce8 <prvUnlockQueue+0x60>
 800dd14:	e000      	b.n	800dd18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dd16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	22ff      	movs	r2, #255	@ 0xff
 800dd1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800dd20:	f001 fc94 	bl	800f64c <vPortExitCritical>
}
 800dd24:	bf00      	nop
 800dd26:	3710      	adds	r7, #16
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b084      	sub	sp, #16
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd34:	f001 fc58 	bl	800f5e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d102      	bne.n	800dd46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dd40:	2301      	movs	r3, #1
 800dd42:	60fb      	str	r3, [r7, #12]
 800dd44:	e001      	b.n	800dd4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dd46:	2300      	movs	r3, #0
 800dd48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd4a:	f001 fc7f 	bl	800f64c <vPortExitCritical>

	return xReturn;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd60:	f001 fc42 	bl	800f5e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d102      	bne.n	800dd76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dd70:	2301      	movs	r3, #1
 800dd72:	60fb      	str	r3, [r7, #12]
 800dd74:	e001      	b.n	800dd7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dd76:	2300      	movs	r3, #0
 800dd78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd7a:	f001 fc67 	bl	800f64c <vPortExitCritical>

	return xReturn;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3710      	adds	r7, #16
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dd88:	b480      	push	{r7}
 800dd8a:	b085      	sub	sp, #20
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
 800dd90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd92:	2300      	movs	r3, #0
 800dd94:	60fb      	str	r3, [r7, #12]
 800dd96:	e014      	b.n	800ddc2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dd98:	4a0f      	ldr	r2, [pc, #60]	@ (800ddd8 <vQueueAddToRegistry+0x50>)
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d10b      	bne.n	800ddbc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dda4:	490c      	ldr	r1, [pc, #48]	@ (800ddd8 <vQueueAddToRegistry+0x50>)
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	683a      	ldr	r2, [r7, #0]
 800ddaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ddae:	4a0a      	ldr	r2, [pc, #40]	@ (800ddd8 <vQueueAddToRegistry+0x50>)
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	00db      	lsls	r3, r3, #3
 800ddb4:	4413      	add	r3, r2
 800ddb6:	687a      	ldr	r2, [r7, #4]
 800ddb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ddba:	e006      	b.n	800ddca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	3301      	adds	r3, #1
 800ddc0:	60fb      	str	r3, [r7, #12]
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2b07      	cmp	r3, #7
 800ddc6:	d9e7      	bls.n	800dd98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ddc8:	bf00      	nop
 800ddca:	bf00      	nop
 800ddcc:	3714      	adds	r7, #20
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd4:	4770      	bx	lr
 800ddd6:	bf00      	nop
 800ddd8:	240016a4 	.word	0x240016a4

0800dddc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b086      	sub	sp, #24
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	60f8      	str	r0, [r7, #12]
 800dde4:	60b9      	str	r1, [r7, #8]
 800dde6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ddec:	f001 fbfc 	bl	800f5e8 <vPortEnterCritical>
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ddf6:	b25b      	sxtb	r3, r3
 800ddf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddfc:	d103      	bne.n	800de06 <vQueueWaitForMessageRestricted+0x2a>
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	2200      	movs	r2, #0
 800de02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de0c:	b25b      	sxtb	r3, r3
 800de0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de12:	d103      	bne.n	800de1c <vQueueWaitForMessageRestricted+0x40>
 800de14:	697b      	ldr	r3, [r7, #20]
 800de16:	2200      	movs	r2, #0
 800de18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de1c:	f001 fc16 	bl	800f64c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de24:	2b00      	cmp	r3, #0
 800de26:	d106      	bne.n	800de36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800de28:	697b      	ldr	r3, [r7, #20]
 800de2a:	3324      	adds	r3, #36	@ 0x24
 800de2c:	687a      	ldr	r2, [r7, #4]
 800de2e:	68b9      	ldr	r1, [r7, #8]
 800de30:	4618      	mov	r0, r3
 800de32:	f000 fc69 	bl	800e708 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800de36:	6978      	ldr	r0, [r7, #20]
 800de38:	f7ff ff26 	bl	800dc88 <prvUnlockQueue>
	}
 800de3c:	bf00      	nop
 800de3e:	3718      	adds	r7, #24
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}

0800de44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de44:	b580      	push	{r7, lr}
 800de46:	b08e      	sub	sp, #56	@ 0x38
 800de48:	af04      	add	r7, sp, #16
 800de4a:	60f8      	str	r0, [r7, #12]
 800de4c:	60b9      	str	r1, [r7, #8]
 800de4e:	607a      	str	r2, [r7, #4]
 800de50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800de52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de54:	2b00      	cmp	r3, #0
 800de56:	d10b      	bne.n	800de70 <xTaskCreateStatic+0x2c>
	__asm volatile
 800de58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de5c:	f383 8811 	msr	BASEPRI, r3
 800de60:	f3bf 8f6f 	isb	sy
 800de64:	f3bf 8f4f 	dsb	sy
 800de68:	623b      	str	r3, [r7, #32]
}
 800de6a:	bf00      	nop
 800de6c:	bf00      	nop
 800de6e:	e7fd      	b.n	800de6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800de70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de72:	2b00      	cmp	r3, #0
 800de74:	d10b      	bne.n	800de8e <xTaskCreateStatic+0x4a>
	__asm volatile
 800de76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de7a:	f383 8811 	msr	BASEPRI, r3
 800de7e:	f3bf 8f6f 	isb	sy
 800de82:	f3bf 8f4f 	dsb	sy
 800de86:	61fb      	str	r3, [r7, #28]
}
 800de88:	bf00      	nop
 800de8a:	bf00      	nop
 800de8c:	e7fd      	b.n	800de8a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800de8e:	23a8      	movs	r3, #168	@ 0xa8
 800de90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800de92:	693b      	ldr	r3, [r7, #16]
 800de94:	2ba8      	cmp	r3, #168	@ 0xa8
 800de96:	d00b      	beq.n	800deb0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800de98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de9c:	f383 8811 	msr	BASEPRI, r3
 800dea0:	f3bf 8f6f 	isb	sy
 800dea4:	f3bf 8f4f 	dsb	sy
 800dea8:	61bb      	str	r3, [r7, #24]
}
 800deaa:	bf00      	nop
 800deac:	bf00      	nop
 800deae:	e7fd      	b.n	800deac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800deb0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800deb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d01e      	beq.n	800def6 <xTaskCreateStatic+0xb2>
 800deb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800deba:	2b00      	cmp	r3, #0
 800debc:	d01b      	beq.n	800def6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800debe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dec0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dec4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dec6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deca:	2202      	movs	r2, #2
 800decc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ded0:	2300      	movs	r3, #0
 800ded2:	9303      	str	r3, [sp, #12]
 800ded4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ded6:	9302      	str	r3, [sp, #8]
 800ded8:	f107 0314 	add.w	r3, r7, #20
 800dedc:	9301      	str	r3, [sp, #4]
 800dede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dee0:	9300      	str	r3, [sp, #0]
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	687a      	ldr	r2, [r7, #4]
 800dee6:	68b9      	ldr	r1, [r7, #8]
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	f000 f851 	bl	800df90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800deee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800def0:	f000 f8f6 	bl	800e0e0 <prvAddNewTaskToReadyList>
 800def4:	e001      	b.n	800defa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800def6:	2300      	movs	r3, #0
 800def8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800defa:	697b      	ldr	r3, [r7, #20]
	}
 800defc:	4618      	mov	r0, r3
 800defe:	3728      	adds	r7, #40	@ 0x28
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}

0800df04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800df04:	b580      	push	{r7, lr}
 800df06:	b08c      	sub	sp, #48	@ 0x30
 800df08:	af04      	add	r7, sp, #16
 800df0a:	60f8      	str	r0, [r7, #12]
 800df0c:	60b9      	str	r1, [r7, #8]
 800df0e:	603b      	str	r3, [r7, #0]
 800df10:	4613      	mov	r3, r2
 800df12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800df14:	88fb      	ldrh	r3, [r7, #6]
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	4618      	mov	r0, r3
 800df1a:	f001 fc87 	bl	800f82c <pvPortMalloc>
 800df1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800df20:	697b      	ldr	r3, [r7, #20]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d00e      	beq.n	800df44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800df26:	20a8      	movs	r0, #168	@ 0xa8
 800df28:	f001 fc80 	bl	800f82c <pvPortMalloc>
 800df2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800df2e:	69fb      	ldr	r3, [r7, #28]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d003      	beq.n	800df3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800df34:	69fb      	ldr	r3, [r7, #28]
 800df36:	697a      	ldr	r2, [r7, #20]
 800df38:	631a      	str	r2, [r3, #48]	@ 0x30
 800df3a:	e005      	b.n	800df48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800df3c:	6978      	ldr	r0, [r7, #20]
 800df3e:	f001 fd43 	bl	800f9c8 <vPortFree>
 800df42:	e001      	b.n	800df48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df44:	2300      	movs	r3, #0
 800df46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df48:	69fb      	ldr	r3, [r7, #28]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d017      	beq.n	800df7e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800df4e:	69fb      	ldr	r3, [r7, #28]
 800df50:	2200      	movs	r2, #0
 800df52:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800df56:	88fa      	ldrh	r2, [r7, #6]
 800df58:	2300      	movs	r3, #0
 800df5a:	9303      	str	r3, [sp, #12]
 800df5c:	69fb      	ldr	r3, [r7, #28]
 800df5e:	9302      	str	r3, [sp, #8]
 800df60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df62:	9301      	str	r3, [sp, #4]
 800df64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df66:	9300      	str	r3, [sp, #0]
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	68b9      	ldr	r1, [r7, #8]
 800df6c:	68f8      	ldr	r0, [r7, #12]
 800df6e:	f000 f80f 	bl	800df90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df72:	69f8      	ldr	r0, [r7, #28]
 800df74:	f000 f8b4 	bl	800e0e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800df78:	2301      	movs	r3, #1
 800df7a:	61bb      	str	r3, [r7, #24]
 800df7c:	e002      	b.n	800df84 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df7e:	f04f 33ff 	mov.w	r3, #4294967295
 800df82:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800df84:	69bb      	ldr	r3, [r7, #24]
	}
 800df86:	4618      	mov	r0, r3
 800df88:	3720      	adds	r7, #32
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd80      	pop	{r7, pc}
	...

0800df90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b088      	sub	sp, #32
 800df94:	af00      	add	r7, sp, #0
 800df96:	60f8      	str	r0, [r7, #12]
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	607a      	str	r2, [r7, #4]
 800df9c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800df9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfa0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	009b      	lsls	r3, r3, #2
 800dfa6:	461a      	mov	r2, r3
 800dfa8:	21a5      	movs	r1, #165	@ 0xa5
 800dfaa:	f002 fd17 	bl	80109dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dfae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dfb2:	6879      	ldr	r1, [r7, #4]
 800dfb4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800dfb8:	440b      	add	r3, r1
 800dfba:	009b      	lsls	r3, r3, #2
 800dfbc:	4413      	add	r3, r2
 800dfbe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dfc0:	69bb      	ldr	r3, [r7, #24]
 800dfc2:	f023 0307 	bic.w	r3, r3, #7
 800dfc6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dfc8:	69bb      	ldr	r3, [r7, #24]
 800dfca:	f003 0307 	and.w	r3, r3, #7
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d00b      	beq.n	800dfea <prvInitialiseNewTask+0x5a>
	__asm volatile
 800dfd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfd6:	f383 8811 	msr	BASEPRI, r3
 800dfda:	f3bf 8f6f 	isb	sy
 800dfde:	f3bf 8f4f 	dsb	sy
 800dfe2:	617b      	str	r3, [r7, #20]
}
 800dfe4:	bf00      	nop
 800dfe6:	bf00      	nop
 800dfe8:	e7fd      	b.n	800dfe6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d01f      	beq.n	800e030 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dff0:	2300      	movs	r3, #0
 800dff2:	61fb      	str	r3, [r7, #28]
 800dff4:	e012      	b.n	800e01c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dff6:	68ba      	ldr	r2, [r7, #8]
 800dff8:	69fb      	ldr	r3, [r7, #28]
 800dffa:	4413      	add	r3, r2
 800dffc:	7819      	ldrb	r1, [r3, #0]
 800dffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e000:	69fb      	ldr	r3, [r7, #28]
 800e002:	4413      	add	r3, r2
 800e004:	3334      	adds	r3, #52	@ 0x34
 800e006:	460a      	mov	r2, r1
 800e008:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e00a:	68ba      	ldr	r2, [r7, #8]
 800e00c:	69fb      	ldr	r3, [r7, #28]
 800e00e:	4413      	add	r3, r2
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d006      	beq.n	800e024 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e016:	69fb      	ldr	r3, [r7, #28]
 800e018:	3301      	adds	r3, #1
 800e01a:	61fb      	str	r3, [r7, #28]
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	2b0f      	cmp	r3, #15
 800e020:	d9e9      	bls.n	800dff6 <prvInitialiseNewTask+0x66>
 800e022:	e000      	b.n	800e026 <prvInitialiseNewTask+0x96>
			{
				break;
 800e024:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e028:	2200      	movs	r2, #0
 800e02a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e02e:	e003      	b.n	800e038 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e032:	2200      	movs	r2, #0
 800e034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e03a:	2b06      	cmp	r3, #6
 800e03c:	d901      	bls.n	800e042 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e03e:	2306      	movs	r3, #6
 800e040:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e044:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e046:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e04a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e04c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e050:	2200      	movs	r2, #0
 800e052:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e056:	3304      	adds	r3, #4
 800e058:	4618      	mov	r0, r3
 800e05a:	f7ff f964 	bl	800d326 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e060:	3318      	adds	r3, #24
 800e062:	4618      	mov	r0, r3
 800e064:	f7ff f95f 	bl	800d326 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e06a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e06c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e070:	f1c3 0207 	rsb	r2, r3, #7
 800e074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e076:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e07c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e07e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e080:	2200      	movs	r2, #0
 800e082:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e088:	2200      	movs	r2, #0
 800e08a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e090:	3354      	adds	r3, #84	@ 0x54
 800e092:	224c      	movs	r2, #76	@ 0x4c
 800e094:	2100      	movs	r1, #0
 800e096:	4618      	mov	r0, r3
 800e098:	f002 fca0 	bl	80109dc <memset>
 800e09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e09e:	4a0d      	ldr	r2, [pc, #52]	@ (800e0d4 <prvInitialiseNewTask+0x144>)
 800e0a0:	659a      	str	r2, [r3, #88]	@ 0x58
 800e0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a4:	4a0c      	ldr	r2, [pc, #48]	@ (800e0d8 <prvInitialiseNewTask+0x148>)
 800e0a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e0a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0aa:	4a0c      	ldr	r2, [pc, #48]	@ (800e0dc <prvInitialiseNewTask+0x14c>)
 800e0ac:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e0ae:	683a      	ldr	r2, [r7, #0]
 800e0b0:	68f9      	ldr	r1, [r7, #12]
 800e0b2:	69b8      	ldr	r0, [r7, #24]
 800e0b4:	f001 f964 	bl	800f380 <pxPortInitialiseStack>
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d002      	beq.n	800e0ca <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0ca:	bf00      	nop
 800e0cc:	3720      	adds	r7, #32
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	24005978 	.word	0x24005978
 800e0d8:	240059e0 	.word	0x240059e0
 800e0dc:	24005a48 	.word	0x24005a48

0800e0e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b082      	sub	sp, #8
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e0e8:	f001 fa7e 	bl	800f5e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e0ec:	4b2c      	ldr	r3, [pc, #176]	@ (800e1a0 <prvAddNewTaskToReadyList+0xc0>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	3301      	adds	r3, #1
 800e0f2:	4a2b      	ldr	r2, [pc, #172]	@ (800e1a0 <prvAddNewTaskToReadyList+0xc0>)
 800e0f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e0f6:	4b2b      	ldr	r3, [pc, #172]	@ (800e1a4 <prvAddNewTaskToReadyList+0xc4>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d109      	bne.n	800e112 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e0fe:	4a29      	ldr	r2, [pc, #164]	@ (800e1a4 <prvAddNewTaskToReadyList+0xc4>)
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e104:	4b26      	ldr	r3, [pc, #152]	@ (800e1a0 <prvAddNewTaskToReadyList+0xc0>)
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	2b01      	cmp	r3, #1
 800e10a:	d110      	bne.n	800e12e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e10c:	f000 fc2a 	bl	800e964 <prvInitialiseTaskLists>
 800e110:	e00d      	b.n	800e12e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e112:	4b25      	ldr	r3, [pc, #148]	@ (800e1a8 <prvAddNewTaskToReadyList+0xc8>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d109      	bne.n	800e12e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e11a:	4b22      	ldr	r3, [pc, #136]	@ (800e1a4 <prvAddNewTaskToReadyList+0xc4>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e124:	429a      	cmp	r2, r3
 800e126:	d802      	bhi.n	800e12e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e128:	4a1e      	ldr	r2, [pc, #120]	@ (800e1a4 <prvAddNewTaskToReadyList+0xc4>)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e12e:	4b1f      	ldr	r3, [pc, #124]	@ (800e1ac <prvAddNewTaskToReadyList+0xcc>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	3301      	adds	r3, #1
 800e134:	4a1d      	ldr	r2, [pc, #116]	@ (800e1ac <prvAddNewTaskToReadyList+0xcc>)
 800e136:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e138:	4b1c      	ldr	r3, [pc, #112]	@ (800e1ac <prvAddNewTaskToReadyList+0xcc>)
 800e13a:	681a      	ldr	r2, [r3, #0]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e144:	2201      	movs	r2, #1
 800e146:	409a      	lsls	r2, r3
 800e148:	4b19      	ldr	r3, [pc, #100]	@ (800e1b0 <prvAddNewTaskToReadyList+0xd0>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	4313      	orrs	r3, r2
 800e14e:	4a18      	ldr	r2, [pc, #96]	@ (800e1b0 <prvAddNewTaskToReadyList+0xd0>)
 800e150:	6013      	str	r3, [r2, #0]
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e156:	4613      	mov	r3, r2
 800e158:	009b      	lsls	r3, r3, #2
 800e15a:	4413      	add	r3, r2
 800e15c:	009b      	lsls	r3, r3, #2
 800e15e:	4a15      	ldr	r2, [pc, #84]	@ (800e1b4 <prvAddNewTaskToReadyList+0xd4>)
 800e160:	441a      	add	r2, r3
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	3304      	adds	r3, #4
 800e166:	4619      	mov	r1, r3
 800e168:	4610      	mov	r0, r2
 800e16a:	f7ff f8e9 	bl	800d340 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e16e:	f001 fa6d 	bl	800f64c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e172:	4b0d      	ldr	r3, [pc, #52]	@ (800e1a8 <prvAddNewTaskToReadyList+0xc8>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d00e      	beq.n	800e198 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e17a:	4b0a      	ldr	r3, [pc, #40]	@ (800e1a4 <prvAddNewTaskToReadyList+0xc4>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e184:	429a      	cmp	r2, r3
 800e186:	d207      	bcs.n	800e198 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e188:	4b0b      	ldr	r3, [pc, #44]	@ (800e1b8 <prvAddNewTaskToReadyList+0xd8>)
 800e18a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e18e:	601a      	str	r2, [r3, #0]
 800e190:	f3bf 8f4f 	dsb	sy
 800e194:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e198:	bf00      	nop
 800e19a:	3708      	adds	r7, #8
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}
 800e1a0:	240017e4 	.word	0x240017e4
 800e1a4:	240016e4 	.word	0x240016e4
 800e1a8:	240017f0 	.word	0x240017f0
 800e1ac:	24001800 	.word	0x24001800
 800e1b0:	240017ec 	.word	0x240017ec
 800e1b4:	240016e8 	.word	0x240016e8
 800e1b8:	e000ed04 	.word	0xe000ed04

0800e1bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b084      	sub	sp, #16
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d018      	beq.n	800e200 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e1ce:	4b14      	ldr	r3, [pc, #80]	@ (800e220 <vTaskDelay+0x64>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d00b      	beq.n	800e1ee <vTaskDelay+0x32>
	__asm volatile
 800e1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1da:	f383 8811 	msr	BASEPRI, r3
 800e1de:	f3bf 8f6f 	isb	sy
 800e1e2:	f3bf 8f4f 	dsb	sy
 800e1e6:	60bb      	str	r3, [r7, #8]
}
 800e1e8:	bf00      	nop
 800e1ea:	bf00      	nop
 800e1ec:	e7fd      	b.n	800e1ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e1ee:	f000 f88b 	bl	800e308 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e1f2:	2100      	movs	r1, #0
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f000 fd1f 	bl	800ec38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e1fa:	f000 f893 	bl	800e324 <xTaskResumeAll>
 800e1fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d107      	bne.n	800e216 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e206:	4b07      	ldr	r3, [pc, #28]	@ (800e224 <vTaskDelay+0x68>)
 800e208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e20c:	601a      	str	r2, [r3, #0]
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e216:	bf00      	nop
 800e218:	3710      	adds	r7, #16
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	2400180c 	.word	0x2400180c
 800e224:	e000ed04 	.word	0xe000ed04

0800e228 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b08a      	sub	sp, #40	@ 0x28
 800e22c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e22e:	2300      	movs	r3, #0
 800e230:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e232:	2300      	movs	r3, #0
 800e234:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e236:	463a      	mov	r2, r7
 800e238:	1d39      	adds	r1, r7, #4
 800e23a:	f107 0308 	add.w	r3, r7, #8
 800e23e:	4618      	mov	r0, r3
 800e240:	f7f4 f9b4 	bl	80025ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e244:	6839      	ldr	r1, [r7, #0]
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	68ba      	ldr	r2, [r7, #8]
 800e24a:	9202      	str	r2, [sp, #8]
 800e24c:	9301      	str	r3, [sp, #4]
 800e24e:	2300      	movs	r3, #0
 800e250:	9300      	str	r3, [sp, #0]
 800e252:	2300      	movs	r3, #0
 800e254:	460a      	mov	r2, r1
 800e256:	4924      	ldr	r1, [pc, #144]	@ (800e2e8 <vTaskStartScheduler+0xc0>)
 800e258:	4824      	ldr	r0, [pc, #144]	@ (800e2ec <vTaskStartScheduler+0xc4>)
 800e25a:	f7ff fdf3 	bl	800de44 <xTaskCreateStatic>
 800e25e:	4603      	mov	r3, r0
 800e260:	4a23      	ldr	r2, [pc, #140]	@ (800e2f0 <vTaskStartScheduler+0xc8>)
 800e262:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e264:	4b22      	ldr	r3, [pc, #136]	@ (800e2f0 <vTaskStartScheduler+0xc8>)
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d002      	beq.n	800e272 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e26c:	2301      	movs	r3, #1
 800e26e:	617b      	str	r3, [r7, #20]
 800e270:	e001      	b.n	800e276 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e272:	2300      	movs	r3, #0
 800e274:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e276:	697b      	ldr	r3, [r7, #20]
 800e278:	2b01      	cmp	r3, #1
 800e27a:	d102      	bne.n	800e282 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e27c:	f000 fd42 	bl	800ed04 <xTimerCreateTimerTask>
 800e280:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d11b      	bne.n	800e2c0 <vTaskStartScheduler+0x98>
	__asm volatile
 800e288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e28c:	f383 8811 	msr	BASEPRI, r3
 800e290:	f3bf 8f6f 	isb	sy
 800e294:	f3bf 8f4f 	dsb	sy
 800e298:	613b      	str	r3, [r7, #16]
}
 800e29a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e29c:	4b15      	ldr	r3, [pc, #84]	@ (800e2f4 <vTaskStartScheduler+0xcc>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	3354      	adds	r3, #84	@ 0x54
 800e2a2:	4a15      	ldr	r2, [pc, #84]	@ (800e2f8 <vTaskStartScheduler+0xd0>)
 800e2a4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e2a6:	4b15      	ldr	r3, [pc, #84]	@ (800e2fc <vTaskStartScheduler+0xd4>)
 800e2a8:	f04f 32ff 	mov.w	r2, #4294967295
 800e2ac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e2ae:	4b14      	ldr	r3, [pc, #80]	@ (800e300 <vTaskStartScheduler+0xd8>)
 800e2b0:	2201      	movs	r2, #1
 800e2b2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e2b4:	4b13      	ldr	r3, [pc, #76]	@ (800e304 <vTaskStartScheduler+0xdc>)
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e2ba:	f001 f8f1 	bl	800f4a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e2be:	e00f      	b.n	800e2e0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2c6:	d10b      	bne.n	800e2e0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2cc:	f383 8811 	msr	BASEPRI, r3
 800e2d0:	f3bf 8f6f 	isb	sy
 800e2d4:	f3bf 8f4f 	dsb	sy
 800e2d8:	60fb      	str	r3, [r7, #12]
}
 800e2da:	bf00      	nop
 800e2dc:	bf00      	nop
 800e2de:	e7fd      	b.n	800e2dc <vTaskStartScheduler+0xb4>
}
 800e2e0:	bf00      	nop
 800e2e2:	3718      	adds	r7, #24
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}
 800e2e8:	08011578 	.word	0x08011578
 800e2ec:	0800e935 	.word	0x0800e935
 800e2f0:	24001808 	.word	0x24001808
 800e2f4:	240016e4 	.word	0x240016e4
 800e2f8:	24000050 	.word	0x24000050
 800e2fc:	24001804 	.word	0x24001804
 800e300:	240017f0 	.word	0x240017f0
 800e304:	240017e8 	.word	0x240017e8

0800e308 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e308:	b480      	push	{r7}
 800e30a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e30c:	4b04      	ldr	r3, [pc, #16]	@ (800e320 <vTaskSuspendAll+0x18>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	3301      	adds	r3, #1
 800e312:	4a03      	ldr	r2, [pc, #12]	@ (800e320 <vTaskSuspendAll+0x18>)
 800e314:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e316:	bf00      	nop
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr
 800e320:	2400180c 	.word	0x2400180c

0800e324 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b084      	sub	sp, #16
 800e328:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e32a:	2300      	movs	r3, #0
 800e32c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e32e:	2300      	movs	r3, #0
 800e330:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e332:	4b42      	ldr	r3, [pc, #264]	@ (800e43c <xTaskResumeAll+0x118>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d10b      	bne.n	800e352 <xTaskResumeAll+0x2e>
	__asm volatile
 800e33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e33e:	f383 8811 	msr	BASEPRI, r3
 800e342:	f3bf 8f6f 	isb	sy
 800e346:	f3bf 8f4f 	dsb	sy
 800e34a:	603b      	str	r3, [r7, #0]
}
 800e34c:	bf00      	nop
 800e34e:	bf00      	nop
 800e350:	e7fd      	b.n	800e34e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e352:	f001 f949 	bl	800f5e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e356:	4b39      	ldr	r3, [pc, #228]	@ (800e43c <xTaskResumeAll+0x118>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	3b01      	subs	r3, #1
 800e35c:	4a37      	ldr	r2, [pc, #220]	@ (800e43c <xTaskResumeAll+0x118>)
 800e35e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e360:	4b36      	ldr	r3, [pc, #216]	@ (800e43c <xTaskResumeAll+0x118>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d161      	bne.n	800e42c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e368:	4b35      	ldr	r3, [pc, #212]	@ (800e440 <xTaskResumeAll+0x11c>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d05d      	beq.n	800e42c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e370:	e02e      	b.n	800e3d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e372:	4b34      	ldr	r3, [pc, #208]	@ (800e444 <xTaskResumeAll+0x120>)
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	3318      	adds	r3, #24
 800e37e:	4618      	mov	r0, r3
 800e380:	f7ff f83b 	bl	800d3fa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	3304      	adds	r3, #4
 800e388:	4618      	mov	r0, r3
 800e38a:	f7ff f836 	bl	800d3fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e392:	2201      	movs	r2, #1
 800e394:	409a      	lsls	r2, r3
 800e396:	4b2c      	ldr	r3, [pc, #176]	@ (800e448 <xTaskResumeAll+0x124>)
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	4313      	orrs	r3, r2
 800e39c:	4a2a      	ldr	r2, [pc, #168]	@ (800e448 <xTaskResumeAll+0x124>)
 800e39e:	6013      	str	r3, [r2, #0]
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3a4:	4613      	mov	r3, r2
 800e3a6:	009b      	lsls	r3, r3, #2
 800e3a8:	4413      	add	r3, r2
 800e3aa:	009b      	lsls	r3, r3, #2
 800e3ac:	4a27      	ldr	r2, [pc, #156]	@ (800e44c <xTaskResumeAll+0x128>)
 800e3ae:	441a      	add	r2, r3
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	3304      	adds	r3, #4
 800e3b4:	4619      	mov	r1, r3
 800e3b6:	4610      	mov	r0, r2
 800e3b8:	f7fe ffc2 	bl	800d340 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3c0:	4b23      	ldr	r3, [pc, #140]	@ (800e450 <xTaskResumeAll+0x12c>)
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3c6:	429a      	cmp	r2, r3
 800e3c8:	d302      	bcc.n	800e3d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e3ca:	4b22      	ldr	r3, [pc, #136]	@ (800e454 <xTaskResumeAll+0x130>)
 800e3cc:	2201      	movs	r2, #1
 800e3ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e3d0:	4b1c      	ldr	r3, [pc, #112]	@ (800e444 <xTaskResumeAll+0x120>)
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d1cc      	bne.n	800e372 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d001      	beq.n	800e3e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e3de:	f000 fb65 	bl	800eaac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e3e2:	4b1d      	ldr	r3, [pc, #116]	@ (800e458 <xTaskResumeAll+0x134>)
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d010      	beq.n	800e410 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e3ee:	f000 f847 	bl	800e480 <xTaskIncrementTick>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d002      	beq.n	800e3fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e3f8:	4b16      	ldr	r3, [pc, #88]	@ (800e454 <xTaskResumeAll+0x130>)
 800e3fa:	2201      	movs	r2, #1
 800e3fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	3b01      	subs	r3, #1
 800e402:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d1f1      	bne.n	800e3ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e40a:	4b13      	ldr	r3, [pc, #76]	@ (800e458 <xTaskResumeAll+0x134>)
 800e40c:	2200      	movs	r2, #0
 800e40e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e410:	4b10      	ldr	r3, [pc, #64]	@ (800e454 <xTaskResumeAll+0x130>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d009      	beq.n	800e42c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e418:	2301      	movs	r3, #1
 800e41a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e41c:	4b0f      	ldr	r3, [pc, #60]	@ (800e45c <xTaskResumeAll+0x138>)
 800e41e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e422:	601a      	str	r2, [r3, #0]
 800e424:	f3bf 8f4f 	dsb	sy
 800e428:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e42c:	f001 f90e 	bl	800f64c <vPortExitCritical>

	return xAlreadyYielded;
 800e430:	68bb      	ldr	r3, [r7, #8]
}
 800e432:	4618      	mov	r0, r3
 800e434:	3710      	adds	r7, #16
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}
 800e43a:	bf00      	nop
 800e43c:	2400180c 	.word	0x2400180c
 800e440:	240017e4 	.word	0x240017e4
 800e444:	240017a4 	.word	0x240017a4
 800e448:	240017ec 	.word	0x240017ec
 800e44c:	240016e8 	.word	0x240016e8
 800e450:	240016e4 	.word	0x240016e4
 800e454:	240017f8 	.word	0x240017f8
 800e458:	240017f4 	.word	0x240017f4
 800e45c:	e000ed04 	.word	0xe000ed04

0800e460 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e460:	b480      	push	{r7}
 800e462:	b083      	sub	sp, #12
 800e464:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e466:	4b05      	ldr	r3, [pc, #20]	@ (800e47c <xTaskGetTickCount+0x1c>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e46c:	687b      	ldr	r3, [r7, #4]
}
 800e46e:	4618      	mov	r0, r3
 800e470:	370c      	adds	r7, #12
 800e472:	46bd      	mov	sp, r7
 800e474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e478:	4770      	bx	lr
 800e47a:	bf00      	nop
 800e47c:	240017e8 	.word	0x240017e8

0800e480 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b086      	sub	sp, #24
 800e484:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e486:	2300      	movs	r3, #0
 800e488:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e48a:	4b4f      	ldr	r3, [pc, #316]	@ (800e5c8 <xTaskIncrementTick+0x148>)
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	f040 808f 	bne.w	800e5b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e494:	4b4d      	ldr	r3, [pc, #308]	@ (800e5cc <xTaskIncrementTick+0x14c>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	3301      	adds	r3, #1
 800e49a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e49c:	4a4b      	ldr	r2, [pc, #300]	@ (800e5cc <xTaskIncrementTick+0x14c>)
 800e49e:	693b      	ldr	r3, [r7, #16]
 800e4a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e4a2:	693b      	ldr	r3, [r7, #16]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d121      	bne.n	800e4ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e4a8:	4b49      	ldr	r3, [pc, #292]	@ (800e5d0 <xTaskIncrementTick+0x150>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d00b      	beq.n	800e4ca <xTaskIncrementTick+0x4a>
	__asm volatile
 800e4b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4b6:	f383 8811 	msr	BASEPRI, r3
 800e4ba:	f3bf 8f6f 	isb	sy
 800e4be:	f3bf 8f4f 	dsb	sy
 800e4c2:	603b      	str	r3, [r7, #0]
}
 800e4c4:	bf00      	nop
 800e4c6:	bf00      	nop
 800e4c8:	e7fd      	b.n	800e4c6 <xTaskIncrementTick+0x46>
 800e4ca:	4b41      	ldr	r3, [pc, #260]	@ (800e5d0 <xTaskIncrementTick+0x150>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	60fb      	str	r3, [r7, #12]
 800e4d0:	4b40      	ldr	r3, [pc, #256]	@ (800e5d4 <xTaskIncrementTick+0x154>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	4a3e      	ldr	r2, [pc, #248]	@ (800e5d0 <xTaskIncrementTick+0x150>)
 800e4d6:	6013      	str	r3, [r2, #0]
 800e4d8:	4a3e      	ldr	r2, [pc, #248]	@ (800e5d4 <xTaskIncrementTick+0x154>)
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	6013      	str	r3, [r2, #0]
 800e4de:	4b3e      	ldr	r3, [pc, #248]	@ (800e5d8 <xTaskIncrementTick+0x158>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	4a3c      	ldr	r2, [pc, #240]	@ (800e5d8 <xTaskIncrementTick+0x158>)
 800e4e6:	6013      	str	r3, [r2, #0]
 800e4e8:	f000 fae0 	bl	800eaac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e4ec:	4b3b      	ldr	r3, [pc, #236]	@ (800e5dc <xTaskIncrementTick+0x15c>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	693a      	ldr	r2, [r7, #16]
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	d348      	bcc.n	800e588 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4f6:	4b36      	ldr	r3, [pc, #216]	@ (800e5d0 <xTaskIncrementTick+0x150>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d104      	bne.n	800e50a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e500:	4b36      	ldr	r3, [pc, #216]	@ (800e5dc <xTaskIncrementTick+0x15c>)
 800e502:	f04f 32ff 	mov.w	r2, #4294967295
 800e506:	601a      	str	r2, [r3, #0]
					break;
 800e508:	e03e      	b.n	800e588 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e50a:	4b31      	ldr	r3, [pc, #196]	@ (800e5d0 <xTaskIncrementTick+0x150>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	68db      	ldr	r3, [r3, #12]
 800e512:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	685b      	ldr	r3, [r3, #4]
 800e518:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e51a:	693a      	ldr	r2, [r7, #16]
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	429a      	cmp	r2, r3
 800e520:	d203      	bcs.n	800e52a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e522:	4a2e      	ldr	r2, [pc, #184]	@ (800e5dc <xTaskIncrementTick+0x15c>)
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e528:	e02e      	b.n	800e588 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	3304      	adds	r3, #4
 800e52e:	4618      	mov	r0, r3
 800e530:	f7fe ff63 	bl	800d3fa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d004      	beq.n	800e546 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e53c:	68bb      	ldr	r3, [r7, #8]
 800e53e:	3318      	adds	r3, #24
 800e540:	4618      	mov	r0, r3
 800e542:	f7fe ff5a 	bl	800d3fa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e54a:	2201      	movs	r2, #1
 800e54c:	409a      	lsls	r2, r3
 800e54e:	4b24      	ldr	r3, [pc, #144]	@ (800e5e0 <xTaskIncrementTick+0x160>)
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	4313      	orrs	r3, r2
 800e554:	4a22      	ldr	r2, [pc, #136]	@ (800e5e0 <xTaskIncrementTick+0x160>)
 800e556:	6013      	str	r3, [r2, #0]
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e55c:	4613      	mov	r3, r2
 800e55e:	009b      	lsls	r3, r3, #2
 800e560:	4413      	add	r3, r2
 800e562:	009b      	lsls	r3, r3, #2
 800e564:	4a1f      	ldr	r2, [pc, #124]	@ (800e5e4 <xTaskIncrementTick+0x164>)
 800e566:	441a      	add	r2, r3
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	3304      	adds	r3, #4
 800e56c:	4619      	mov	r1, r3
 800e56e:	4610      	mov	r0, r2
 800e570:	f7fe fee6 	bl	800d340 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e578:	4b1b      	ldr	r3, [pc, #108]	@ (800e5e8 <xTaskIncrementTick+0x168>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e57e:	429a      	cmp	r2, r3
 800e580:	d3b9      	bcc.n	800e4f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e582:	2301      	movs	r3, #1
 800e584:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e586:	e7b6      	b.n	800e4f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e588:	4b17      	ldr	r3, [pc, #92]	@ (800e5e8 <xTaskIncrementTick+0x168>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e58e:	4915      	ldr	r1, [pc, #84]	@ (800e5e4 <xTaskIncrementTick+0x164>)
 800e590:	4613      	mov	r3, r2
 800e592:	009b      	lsls	r3, r3, #2
 800e594:	4413      	add	r3, r2
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	440b      	add	r3, r1
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	2b01      	cmp	r3, #1
 800e59e:	d901      	bls.n	800e5a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e5a4:	4b11      	ldr	r3, [pc, #68]	@ (800e5ec <xTaskIncrementTick+0x16c>)
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d007      	beq.n	800e5bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	617b      	str	r3, [r7, #20]
 800e5b0:	e004      	b.n	800e5bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e5b2:	4b0f      	ldr	r3, [pc, #60]	@ (800e5f0 <xTaskIncrementTick+0x170>)
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	4a0d      	ldr	r2, [pc, #52]	@ (800e5f0 <xTaskIncrementTick+0x170>)
 800e5ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e5bc:	697b      	ldr	r3, [r7, #20]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3718      	adds	r7, #24
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	bf00      	nop
 800e5c8:	2400180c 	.word	0x2400180c
 800e5cc:	240017e8 	.word	0x240017e8
 800e5d0:	2400179c 	.word	0x2400179c
 800e5d4:	240017a0 	.word	0x240017a0
 800e5d8:	240017fc 	.word	0x240017fc
 800e5dc:	24001804 	.word	0x24001804
 800e5e0:	240017ec 	.word	0x240017ec
 800e5e4:	240016e8 	.word	0x240016e8
 800e5e8:	240016e4 	.word	0x240016e4
 800e5ec:	240017f8 	.word	0x240017f8
 800e5f0:	240017f4 	.word	0x240017f4

0800e5f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b087      	sub	sp, #28
 800e5f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e5fa:	4b2a      	ldr	r3, [pc, #168]	@ (800e6a4 <vTaskSwitchContext+0xb0>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d003      	beq.n	800e60a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e602:	4b29      	ldr	r3, [pc, #164]	@ (800e6a8 <vTaskSwitchContext+0xb4>)
 800e604:	2201      	movs	r2, #1
 800e606:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e608:	e045      	b.n	800e696 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800e60a:	4b27      	ldr	r3, [pc, #156]	@ (800e6a8 <vTaskSwitchContext+0xb4>)
 800e60c:	2200      	movs	r2, #0
 800e60e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e610:	4b26      	ldr	r3, [pc, #152]	@ (800e6ac <vTaskSwitchContext+0xb8>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	fab3 f383 	clz	r3, r3
 800e61c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e61e:	7afb      	ldrb	r3, [r7, #11]
 800e620:	f1c3 031f 	rsb	r3, r3, #31
 800e624:	617b      	str	r3, [r7, #20]
 800e626:	4922      	ldr	r1, [pc, #136]	@ (800e6b0 <vTaskSwitchContext+0xbc>)
 800e628:	697a      	ldr	r2, [r7, #20]
 800e62a:	4613      	mov	r3, r2
 800e62c:	009b      	lsls	r3, r3, #2
 800e62e:	4413      	add	r3, r2
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	440b      	add	r3, r1
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d10b      	bne.n	800e652 <vTaskSwitchContext+0x5e>
	__asm volatile
 800e63a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e63e:	f383 8811 	msr	BASEPRI, r3
 800e642:	f3bf 8f6f 	isb	sy
 800e646:	f3bf 8f4f 	dsb	sy
 800e64a:	607b      	str	r3, [r7, #4]
}
 800e64c:	bf00      	nop
 800e64e:	bf00      	nop
 800e650:	e7fd      	b.n	800e64e <vTaskSwitchContext+0x5a>
 800e652:	697a      	ldr	r2, [r7, #20]
 800e654:	4613      	mov	r3, r2
 800e656:	009b      	lsls	r3, r3, #2
 800e658:	4413      	add	r3, r2
 800e65a:	009b      	lsls	r3, r3, #2
 800e65c:	4a14      	ldr	r2, [pc, #80]	@ (800e6b0 <vTaskSwitchContext+0xbc>)
 800e65e:	4413      	add	r3, r2
 800e660:	613b      	str	r3, [r7, #16]
 800e662:	693b      	ldr	r3, [r7, #16]
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	685a      	ldr	r2, [r3, #4]
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	605a      	str	r2, [r3, #4]
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	685a      	ldr	r2, [r3, #4]
 800e670:	693b      	ldr	r3, [r7, #16]
 800e672:	3308      	adds	r3, #8
 800e674:	429a      	cmp	r2, r3
 800e676:	d104      	bne.n	800e682 <vTaskSwitchContext+0x8e>
 800e678:	693b      	ldr	r3, [r7, #16]
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	685a      	ldr	r2, [r3, #4]
 800e67e:	693b      	ldr	r3, [r7, #16]
 800e680:	605a      	str	r2, [r3, #4]
 800e682:	693b      	ldr	r3, [r7, #16]
 800e684:	685b      	ldr	r3, [r3, #4]
 800e686:	68db      	ldr	r3, [r3, #12]
 800e688:	4a0a      	ldr	r2, [pc, #40]	@ (800e6b4 <vTaskSwitchContext+0xc0>)
 800e68a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e68c:	4b09      	ldr	r3, [pc, #36]	@ (800e6b4 <vTaskSwitchContext+0xc0>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	3354      	adds	r3, #84	@ 0x54
 800e692:	4a09      	ldr	r2, [pc, #36]	@ (800e6b8 <vTaskSwitchContext+0xc4>)
 800e694:	6013      	str	r3, [r2, #0]
}
 800e696:	bf00      	nop
 800e698:	371c      	adds	r7, #28
 800e69a:	46bd      	mov	sp, r7
 800e69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a0:	4770      	bx	lr
 800e6a2:	bf00      	nop
 800e6a4:	2400180c 	.word	0x2400180c
 800e6a8:	240017f8 	.word	0x240017f8
 800e6ac:	240017ec 	.word	0x240017ec
 800e6b0:	240016e8 	.word	0x240016e8
 800e6b4:	240016e4 	.word	0x240016e4
 800e6b8:	24000050 	.word	0x24000050

0800e6bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b084      	sub	sp, #16
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
 800e6c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d10b      	bne.n	800e6e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6d0:	f383 8811 	msr	BASEPRI, r3
 800e6d4:	f3bf 8f6f 	isb	sy
 800e6d8:	f3bf 8f4f 	dsb	sy
 800e6dc:	60fb      	str	r3, [r7, #12]
}
 800e6de:	bf00      	nop
 800e6e0:	bf00      	nop
 800e6e2:	e7fd      	b.n	800e6e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e6e4:	4b07      	ldr	r3, [pc, #28]	@ (800e704 <vTaskPlaceOnEventList+0x48>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	3318      	adds	r3, #24
 800e6ea:	4619      	mov	r1, r3
 800e6ec:	6878      	ldr	r0, [r7, #4]
 800e6ee:	f7fe fe4b 	bl	800d388 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e6f2:	2101      	movs	r1, #1
 800e6f4:	6838      	ldr	r0, [r7, #0]
 800e6f6:	f000 fa9f 	bl	800ec38 <prvAddCurrentTaskToDelayedList>
}
 800e6fa:	bf00      	nop
 800e6fc:	3710      	adds	r7, #16
 800e6fe:	46bd      	mov	sp, r7
 800e700:	bd80      	pop	{r7, pc}
 800e702:	bf00      	nop
 800e704:	240016e4 	.word	0x240016e4

0800e708 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b086      	sub	sp, #24
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	60f8      	str	r0, [r7, #12]
 800e710:	60b9      	str	r1, [r7, #8]
 800e712:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	2b00      	cmp	r3, #0
 800e718:	d10b      	bne.n	800e732 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e71a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e71e:	f383 8811 	msr	BASEPRI, r3
 800e722:	f3bf 8f6f 	isb	sy
 800e726:	f3bf 8f4f 	dsb	sy
 800e72a:	617b      	str	r3, [r7, #20]
}
 800e72c:	bf00      	nop
 800e72e:	bf00      	nop
 800e730:	e7fd      	b.n	800e72e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e732:	4b0a      	ldr	r3, [pc, #40]	@ (800e75c <vTaskPlaceOnEventListRestricted+0x54>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	3318      	adds	r3, #24
 800e738:	4619      	mov	r1, r3
 800e73a:	68f8      	ldr	r0, [r7, #12]
 800e73c:	f7fe fe00 	bl	800d340 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d002      	beq.n	800e74c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e746:	f04f 33ff 	mov.w	r3, #4294967295
 800e74a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e74c:	6879      	ldr	r1, [r7, #4]
 800e74e:	68b8      	ldr	r0, [r7, #8]
 800e750:	f000 fa72 	bl	800ec38 <prvAddCurrentTaskToDelayedList>
	}
 800e754:	bf00      	nop
 800e756:	3718      	adds	r7, #24
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}
 800e75c:	240016e4 	.word	0x240016e4

0800e760 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b086      	sub	sp, #24
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	68db      	ldr	r3, [r3, #12]
 800e76c:	68db      	ldr	r3, [r3, #12]
 800e76e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e770:	693b      	ldr	r3, [r7, #16]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d10b      	bne.n	800e78e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e77a:	f383 8811 	msr	BASEPRI, r3
 800e77e:	f3bf 8f6f 	isb	sy
 800e782:	f3bf 8f4f 	dsb	sy
 800e786:	60fb      	str	r3, [r7, #12]
}
 800e788:	bf00      	nop
 800e78a:	bf00      	nop
 800e78c:	e7fd      	b.n	800e78a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e78e:	693b      	ldr	r3, [r7, #16]
 800e790:	3318      	adds	r3, #24
 800e792:	4618      	mov	r0, r3
 800e794:	f7fe fe31 	bl	800d3fa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e798:	4b1d      	ldr	r3, [pc, #116]	@ (800e810 <xTaskRemoveFromEventList+0xb0>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d11c      	bne.n	800e7da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	3304      	adds	r3, #4
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	f7fe fe28 	bl	800d3fa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ae:	2201      	movs	r2, #1
 800e7b0:	409a      	lsls	r2, r3
 800e7b2:	4b18      	ldr	r3, [pc, #96]	@ (800e814 <xTaskRemoveFromEventList+0xb4>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	4313      	orrs	r3, r2
 800e7b8:	4a16      	ldr	r2, [pc, #88]	@ (800e814 <xTaskRemoveFromEventList+0xb4>)
 800e7ba:	6013      	str	r3, [r2, #0]
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7c0:	4613      	mov	r3, r2
 800e7c2:	009b      	lsls	r3, r3, #2
 800e7c4:	4413      	add	r3, r2
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	4a13      	ldr	r2, [pc, #76]	@ (800e818 <xTaskRemoveFromEventList+0xb8>)
 800e7ca:	441a      	add	r2, r3
 800e7cc:	693b      	ldr	r3, [r7, #16]
 800e7ce:	3304      	adds	r3, #4
 800e7d0:	4619      	mov	r1, r3
 800e7d2:	4610      	mov	r0, r2
 800e7d4:	f7fe fdb4 	bl	800d340 <vListInsertEnd>
 800e7d8:	e005      	b.n	800e7e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	3318      	adds	r3, #24
 800e7de:	4619      	mov	r1, r3
 800e7e0:	480e      	ldr	r0, [pc, #56]	@ (800e81c <xTaskRemoveFromEventList+0xbc>)
 800e7e2:	f7fe fdad 	bl	800d340 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800e820 <xTaskRemoveFromEventList+0xc0>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	d905      	bls.n	800e800 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e7f4:	2301      	movs	r3, #1
 800e7f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e7f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e824 <xTaskRemoveFromEventList+0xc4>)
 800e7fa:	2201      	movs	r2, #1
 800e7fc:	601a      	str	r2, [r3, #0]
 800e7fe:	e001      	b.n	800e804 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e800:	2300      	movs	r3, #0
 800e802:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e804:	697b      	ldr	r3, [r7, #20]
}
 800e806:	4618      	mov	r0, r3
 800e808:	3718      	adds	r7, #24
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bd80      	pop	{r7, pc}
 800e80e:	bf00      	nop
 800e810:	2400180c 	.word	0x2400180c
 800e814:	240017ec 	.word	0x240017ec
 800e818:	240016e8 	.word	0x240016e8
 800e81c:	240017a4 	.word	0x240017a4
 800e820:	240016e4 	.word	0x240016e4
 800e824:	240017f8 	.word	0x240017f8

0800e828 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e828:	b480      	push	{r7}
 800e82a:	b083      	sub	sp, #12
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e830:	4b06      	ldr	r3, [pc, #24]	@ (800e84c <vTaskInternalSetTimeOutState+0x24>)
 800e832:	681a      	ldr	r2, [r3, #0]
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e838:	4b05      	ldr	r3, [pc, #20]	@ (800e850 <vTaskInternalSetTimeOutState+0x28>)
 800e83a:	681a      	ldr	r2, [r3, #0]
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	605a      	str	r2, [r3, #4]
}
 800e840:	bf00      	nop
 800e842:	370c      	adds	r7, #12
 800e844:	46bd      	mov	sp, r7
 800e846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84a:	4770      	bx	lr
 800e84c:	240017fc 	.word	0x240017fc
 800e850:	240017e8 	.word	0x240017e8

0800e854 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b088      	sub	sp, #32
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d10b      	bne.n	800e87c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e868:	f383 8811 	msr	BASEPRI, r3
 800e86c:	f3bf 8f6f 	isb	sy
 800e870:	f3bf 8f4f 	dsb	sy
 800e874:	613b      	str	r3, [r7, #16]
}
 800e876:	bf00      	nop
 800e878:	bf00      	nop
 800e87a:	e7fd      	b.n	800e878 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d10b      	bne.n	800e89a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e886:	f383 8811 	msr	BASEPRI, r3
 800e88a:	f3bf 8f6f 	isb	sy
 800e88e:	f3bf 8f4f 	dsb	sy
 800e892:	60fb      	str	r3, [r7, #12]
}
 800e894:	bf00      	nop
 800e896:	bf00      	nop
 800e898:	e7fd      	b.n	800e896 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e89a:	f000 fea5 	bl	800f5e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e89e:	4b1d      	ldr	r3, [pc, #116]	@ (800e914 <xTaskCheckForTimeOut+0xc0>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	685b      	ldr	r3, [r3, #4]
 800e8a8:	69ba      	ldr	r2, [r7, #24]
 800e8aa:	1ad3      	subs	r3, r2, r3
 800e8ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8b6:	d102      	bne.n	800e8be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	61fb      	str	r3, [r7, #28]
 800e8bc:	e023      	b.n	800e906 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681a      	ldr	r2, [r3, #0]
 800e8c2:	4b15      	ldr	r3, [pc, #84]	@ (800e918 <xTaskCheckForTimeOut+0xc4>)
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	d007      	beq.n	800e8da <xTaskCheckForTimeOut+0x86>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	685b      	ldr	r3, [r3, #4]
 800e8ce:	69ba      	ldr	r2, [r7, #24]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d302      	bcc.n	800e8da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	61fb      	str	r3, [r7, #28]
 800e8d8:	e015      	b.n	800e906 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	697a      	ldr	r2, [r7, #20]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d20b      	bcs.n	800e8fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	681a      	ldr	r2, [r3, #0]
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	1ad2      	subs	r2, r2, r3
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f7ff ff99 	bl	800e828 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	61fb      	str	r3, [r7, #28]
 800e8fa:	e004      	b.n	800e906 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	2200      	movs	r2, #0
 800e900:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e902:	2301      	movs	r3, #1
 800e904:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e906:	f000 fea1 	bl	800f64c <vPortExitCritical>

	return xReturn;
 800e90a:	69fb      	ldr	r3, [r7, #28]
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	3720      	adds	r7, #32
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}
 800e914:	240017e8 	.word	0x240017e8
 800e918:	240017fc 	.word	0x240017fc

0800e91c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e91c:	b480      	push	{r7}
 800e91e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e920:	4b03      	ldr	r3, [pc, #12]	@ (800e930 <vTaskMissedYield+0x14>)
 800e922:	2201      	movs	r2, #1
 800e924:	601a      	str	r2, [r3, #0]
}
 800e926:	bf00      	nop
 800e928:	46bd      	mov	sp, r7
 800e92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92e:	4770      	bx	lr
 800e930:	240017f8 	.word	0x240017f8

0800e934 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e93c:	f000 f852 	bl	800e9e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e940:	4b06      	ldr	r3, [pc, #24]	@ (800e95c <prvIdleTask+0x28>)
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	2b01      	cmp	r3, #1
 800e946:	d9f9      	bls.n	800e93c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e948:	4b05      	ldr	r3, [pc, #20]	@ (800e960 <prvIdleTask+0x2c>)
 800e94a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e94e:	601a      	str	r2, [r3, #0]
 800e950:	f3bf 8f4f 	dsb	sy
 800e954:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e958:	e7f0      	b.n	800e93c <prvIdleTask+0x8>
 800e95a:	bf00      	nop
 800e95c:	240016e8 	.word	0x240016e8
 800e960:	e000ed04 	.word	0xe000ed04

0800e964 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b082      	sub	sp, #8
 800e968:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e96a:	2300      	movs	r3, #0
 800e96c:	607b      	str	r3, [r7, #4]
 800e96e:	e00c      	b.n	800e98a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e970:	687a      	ldr	r2, [r7, #4]
 800e972:	4613      	mov	r3, r2
 800e974:	009b      	lsls	r3, r3, #2
 800e976:	4413      	add	r3, r2
 800e978:	009b      	lsls	r3, r3, #2
 800e97a:	4a12      	ldr	r2, [pc, #72]	@ (800e9c4 <prvInitialiseTaskLists+0x60>)
 800e97c:	4413      	add	r3, r2
 800e97e:	4618      	mov	r0, r3
 800e980:	f7fe fcb1 	bl	800d2e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	3301      	adds	r3, #1
 800e988:	607b      	str	r3, [r7, #4]
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2b06      	cmp	r3, #6
 800e98e:	d9ef      	bls.n	800e970 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e990:	480d      	ldr	r0, [pc, #52]	@ (800e9c8 <prvInitialiseTaskLists+0x64>)
 800e992:	f7fe fca8 	bl	800d2e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e996:	480d      	ldr	r0, [pc, #52]	@ (800e9cc <prvInitialiseTaskLists+0x68>)
 800e998:	f7fe fca5 	bl	800d2e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e99c:	480c      	ldr	r0, [pc, #48]	@ (800e9d0 <prvInitialiseTaskLists+0x6c>)
 800e99e:	f7fe fca2 	bl	800d2e6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e9a2:	480c      	ldr	r0, [pc, #48]	@ (800e9d4 <prvInitialiseTaskLists+0x70>)
 800e9a4:	f7fe fc9f 	bl	800d2e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e9a8:	480b      	ldr	r0, [pc, #44]	@ (800e9d8 <prvInitialiseTaskLists+0x74>)
 800e9aa:	f7fe fc9c 	bl	800d2e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e9dc <prvInitialiseTaskLists+0x78>)
 800e9b0:	4a05      	ldr	r2, [pc, #20]	@ (800e9c8 <prvInitialiseTaskLists+0x64>)
 800e9b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e9b4:	4b0a      	ldr	r3, [pc, #40]	@ (800e9e0 <prvInitialiseTaskLists+0x7c>)
 800e9b6:	4a05      	ldr	r2, [pc, #20]	@ (800e9cc <prvInitialiseTaskLists+0x68>)
 800e9b8:	601a      	str	r2, [r3, #0]
}
 800e9ba:	bf00      	nop
 800e9bc:	3708      	adds	r7, #8
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}
 800e9c2:	bf00      	nop
 800e9c4:	240016e8 	.word	0x240016e8
 800e9c8:	24001774 	.word	0x24001774
 800e9cc:	24001788 	.word	0x24001788
 800e9d0:	240017a4 	.word	0x240017a4
 800e9d4:	240017b8 	.word	0x240017b8
 800e9d8:	240017d0 	.word	0x240017d0
 800e9dc:	2400179c 	.word	0x2400179c
 800e9e0:	240017a0 	.word	0x240017a0

0800e9e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b082      	sub	sp, #8
 800e9e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e9ea:	e019      	b.n	800ea20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e9ec:	f000 fdfc 	bl	800f5e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e9f0:	4b10      	ldr	r3, [pc, #64]	@ (800ea34 <prvCheckTasksWaitingTermination+0x50>)
 800e9f2:	68db      	ldr	r3, [r3, #12]
 800e9f4:	68db      	ldr	r3, [r3, #12]
 800e9f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	3304      	adds	r3, #4
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f7fe fcfc 	bl	800d3fa <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ea02:	4b0d      	ldr	r3, [pc, #52]	@ (800ea38 <prvCheckTasksWaitingTermination+0x54>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	3b01      	subs	r3, #1
 800ea08:	4a0b      	ldr	r2, [pc, #44]	@ (800ea38 <prvCheckTasksWaitingTermination+0x54>)
 800ea0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ea0c:	4b0b      	ldr	r3, [pc, #44]	@ (800ea3c <prvCheckTasksWaitingTermination+0x58>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	3b01      	subs	r3, #1
 800ea12:	4a0a      	ldr	r2, [pc, #40]	@ (800ea3c <prvCheckTasksWaitingTermination+0x58>)
 800ea14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea16:	f000 fe19 	bl	800f64c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea1a:	6878      	ldr	r0, [r7, #4]
 800ea1c:	f000 f810 	bl	800ea40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea20:	4b06      	ldr	r3, [pc, #24]	@ (800ea3c <prvCheckTasksWaitingTermination+0x58>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d1e1      	bne.n	800e9ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea28:	bf00      	nop
 800ea2a:	bf00      	nop
 800ea2c:	3708      	adds	r7, #8
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bd80      	pop	{r7, pc}
 800ea32:	bf00      	nop
 800ea34:	240017b8 	.word	0x240017b8
 800ea38:	240017e4 	.word	0x240017e4
 800ea3c:	240017cc 	.word	0x240017cc

0800ea40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b084      	sub	sp, #16
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	3354      	adds	r3, #84	@ 0x54
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f001 ffcd 	bl	80109ec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d108      	bne.n	800ea6e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea60:	4618      	mov	r0, r3
 800ea62:	f000 ffb1 	bl	800f9c8 <vPortFree>
				vPortFree( pxTCB );
 800ea66:	6878      	ldr	r0, [r7, #4]
 800ea68:	f000 ffae 	bl	800f9c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ea6c:	e019      	b.n	800eaa2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d103      	bne.n	800ea80 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f000 ffa5 	bl	800f9c8 <vPortFree>
	}
 800ea7e:	e010      	b.n	800eaa2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ea86:	2b02      	cmp	r3, #2
 800ea88:	d00b      	beq.n	800eaa2 <prvDeleteTCB+0x62>
	__asm volatile
 800ea8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea8e:	f383 8811 	msr	BASEPRI, r3
 800ea92:	f3bf 8f6f 	isb	sy
 800ea96:	f3bf 8f4f 	dsb	sy
 800ea9a:	60fb      	str	r3, [r7, #12]
}
 800ea9c:	bf00      	nop
 800ea9e:	bf00      	nop
 800eaa0:	e7fd      	b.n	800ea9e <prvDeleteTCB+0x5e>
	}
 800eaa2:	bf00      	nop
 800eaa4:	3710      	adds	r7, #16
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}
	...

0800eaac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eaac:	b480      	push	{r7}
 800eaae:	b083      	sub	sp, #12
 800eab0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eab2:	4b0c      	ldr	r3, [pc, #48]	@ (800eae4 <prvResetNextTaskUnblockTime+0x38>)
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d104      	bne.n	800eac6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eabc:	4b0a      	ldr	r3, [pc, #40]	@ (800eae8 <prvResetNextTaskUnblockTime+0x3c>)
 800eabe:	f04f 32ff 	mov.w	r2, #4294967295
 800eac2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eac4:	e008      	b.n	800ead8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eac6:	4b07      	ldr	r3, [pc, #28]	@ (800eae4 <prvResetNextTaskUnblockTime+0x38>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	68db      	ldr	r3, [r3, #12]
 800eacc:	68db      	ldr	r3, [r3, #12]
 800eace:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	685b      	ldr	r3, [r3, #4]
 800ead4:	4a04      	ldr	r2, [pc, #16]	@ (800eae8 <prvResetNextTaskUnblockTime+0x3c>)
 800ead6:	6013      	str	r3, [r2, #0]
}
 800ead8:	bf00      	nop
 800eada:	370c      	adds	r7, #12
 800eadc:	46bd      	mov	sp, r7
 800eade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae2:	4770      	bx	lr
 800eae4:	2400179c 	.word	0x2400179c
 800eae8:	24001804 	.word	0x24001804

0800eaec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800eaec:	b480      	push	{r7}
 800eaee:	b083      	sub	sp, #12
 800eaf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800eaf2:	4b0b      	ldr	r3, [pc, #44]	@ (800eb20 <xTaskGetSchedulerState+0x34>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d102      	bne.n	800eb00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eafa:	2301      	movs	r3, #1
 800eafc:	607b      	str	r3, [r7, #4]
 800eafe:	e008      	b.n	800eb12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb00:	4b08      	ldr	r3, [pc, #32]	@ (800eb24 <xTaskGetSchedulerState+0x38>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d102      	bne.n	800eb0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800eb08:	2302      	movs	r3, #2
 800eb0a:	607b      	str	r3, [r7, #4]
 800eb0c:	e001      	b.n	800eb12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800eb12:	687b      	ldr	r3, [r7, #4]
	}
 800eb14:	4618      	mov	r0, r3
 800eb16:	370c      	adds	r7, #12
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1e:	4770      	bx	lr
 800eb20:	240017f0 	.word	0x240017f0
 800eb24:	2400180c 	.word	0x2400180c

0800eb28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eb28:	b580      	push	{r7, lr}
 800eb2a:	b086      	sub	sp, #24
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eb34:	2300      	movs	r3, #0
 800eb36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d070      	beq.n	800ec20 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eb3e:	4b3b      	ldr	r3, [pc, #236]	@ (800ec2c <xTaskPriorityDisinherit+0x104>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	693a      	ldr	r2, [r7, #16]
 800eb44:	429a      	cmp	r2, r3
 800eb46:	d00b      	beq.n	800eb60 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800eb48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb4c:	f383 8811 	msr	BASEPRI, r3
 800eb50:	f3bf 8f6f 	isb	sy
 800eb54:	f3bf 8f4f 	dsb	sy
 800eb58:	60fb      	str	r3, [r7, #12]
}
 800eb5a:	bf00      	nop
 800eb5c:	bf00      	nop
 800eb5e:	e7fd      	b.n	800eb5c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800eb60:	693b      	ldr	r3, [r7, #16]
 800eb62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d10b      	bne.n	800eb80 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800eb68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb6c:	f383 8811 	msr	BASEPRI, r3
 800eb70:	f3bf 8f6f 	isb	sy
 800eb74:	f3bf 8f4f 	dsb	sy
 800eb78:	60bb      	str	r3, [r7, #8]
}
 800eb7a:	bf00      	nop
 800eb7c:	bf00      	nop
 800eb7e:	e7fd      	b.n	800eb7c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb84:	1e5a      	subs	r2, r3, #1
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb8e:	693b      	ldr	r3, [r7, #16]
 800eb90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb92:	429a      	cmp	r2, r3
 800eb94:	d044      	beq.n	800ec20 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eb96:	693b      	ldr	r3, [r7, #16]
 800eb98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d140      	bne.n	800ec20 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	3304      	adds	r3, #4
 800eba2:	4618      	mov	r0, r3
 800eba4:	f7fe fc29 	bl	800d3fa <uxListRemove>
 800eba8:	4603      	mov	r3, r0
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d115      	bne.n	800ebda <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebb2:	491f      	ldr	r1, [pc, #124]	@ (800ec30 <xTaskPriorityDisinherit+0x108>)
 800ebb4:	4613      	mov	r3, r2
 800ebb6:	009b      	lsls	r3, r3, #2
 800ebb8:	4413      	add	r3, r2
 800ebba:	009b      	lsls	r3, r3, #2
 800ebbc:	440b      	add	r3, r1
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d10a      	bne.n	800ebda <xTaskPriorityDisinherit+0xb2>
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc8:	2201      	movs	r2, #1
 800ebca:	fa02 f303 	lsl.w	r3, r2, r3
 800ebce:	43da      	mvns	r2, r3
 800ebd0:	4b18      	ldr	r3, [pc, #96]	@ (800ec34 <xTaskPriorityDisinherit+0x10c>)
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	4013      	ands	r3, r2
 800ebd6:	4a17      	ldr	r2, [pc, #92]	@ (800ec34 <xTaskPriorityDisinherit+0x10c>)
 800ebd8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ebde:	693b      	ldr	r3, [r7, #16]
 800ebe0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebe2:	693b      	ldr	r3, [r7, #16]
 800ebe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebe6:	f1c3 0207 	rsb	r2, r3, #7
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	409a      	lsls	r2, r3
 800ebf6:	4b0f      	ldr	r3, [pc, #60]	@ (800ec34 <xTaskPriorityDisinherit+0x10c>)
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	4313      	orrs	r3, r2
 800ebfc:	4a0d      	ldr	r2, [pc, #52]	@ (800ec34 <xTaskPriorityDisinherit+0x10c>)
 800ebfe:	6013      	str	r3, [r2, #0]
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec04:	4613      	mov	r3, r2
 800ec06:	009b      	lsls	r3, r3, #2
 800ec08:	4413      	add	r3, r2
 800ec0a:	009b      	lsls	r3, r3, #2
 800ec0c:	4a08      	ldr	r2, [pc, #32]	@ (800ec30 <xTaskPriorityDisinherit+0x108>)
 800ec0e:	441a      	add	r2, r3
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	3304      	adds	r3, #4
 800ec14:	4619      	mov	r1, r3
 800ec16:	4610      	mov	r0, r2
 800ec18:	f7fe fb92 	bl	800d340 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ec20:	697b      	ldr	r3, [r7, #20]
	}
 800ec22:	4618      	mov	r0, r3
 800ec24:	3718      	adds	r7, #24
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bd80      	pop	{r7, pc}
 800ec2a:	bf00      	nop
 800ec2c:	240016e4 	.word	0x240016e4
 800ec30:	240016e8 	.word	0x240016e8
 800ec34:	240017ec 	.word	0x240017ec

0800ec38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ec42:	4b29      	ldr	r3, [pc, #164]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec48:	4b28      	ldr	r3, [pc, #160]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	3304      	adds	r3, #4
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f7fe fbd3 	bl	800d3fa <uxListRemove>
 800ec54:	4603      	mov	r3, r0
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d10b      	bne.n	800ec72 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ec5a:	4b24      	ldr	r3, [pc, #144]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec60:	2201      	movs	r2, #1
 800ec62:	fa02 f303 	lsl.w	r3, r2, r3
 800ec66:	43da      	mvns	r2, r3
 800ec68:	4b21      	ldr	r3, [pc, #132]	@ (800ecf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4013      	ands	r3, r2
 800ec6e:	4a20      	ldr	r2, [pc, #128]	@ (800ecf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ec70:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec78:	d10a      	bne.n	800ec90 <prvAddCurrentTaskToDelayedList+0x58>
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d007      	beq.n	800ec90 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec80:	4b1a      	ldr	r3, [pc, #104]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	3304      	adds	r3, #4
 800ec86:	4619      	mov	r1, r3
 800ec88:	481a      	ldr	r0, [pc, #104]	@ (800ecf4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ec8a:	f7fe fb59 	bl	800d340 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ec8e:	e026      	b.n	800ecde <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ec90:	68fa      	ldr	r2, [r7, #12]
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	4413      	add	r3, r2
 800ec96:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ec98:	4b14      	ldr	r3, [pc, #80]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	68ba      	ldr	r2, [r7, #8]
 800ec9e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800eca0:	68ba      	ldr	r2, [r7, #8]
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	429a      	cmp	r2, r3
 800eca6:	d209      	bcs.n	800ecbc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eca8:	4b13      	ldr	r3, [pc, #76]	@ (800ecf8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ecaa:	681a      	ldr	r2, [r3, #0]
 800ecac:	4b0f      	ldr	r3, [pc, #60]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	3304      	adds	r3, #4
 800ecb2:	4619      	mov	r1, r3
 800ecb4:	4610      	mov	r0, r2
 800ecb6:	f7fe fb67 	bl	800d388 <vListInsert>
}
 800ecba:	e010      	b.n	800ecde <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ecbc:	4b0f      	ldr	r3, [pc, #60]	@ (800ecfc <prvAddCurrentTaskToDelayedList+0xc4>)
 800ecbe:	681a      	ldr	r2, [r3, #0]
 800ecc0:	4b0a      	ldr	r3, [pc, #40]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb4>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	3304      	adds	r3, #4
 800ecc6:	4619      	mov	r1, r3
 800ecc8:	4610      	mov	r0, r2
 800ecca:	f7fe fb5d 	bl	800d388 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ecce:	4b0c      	ldr	r3, [pc, #48]	@ (800ed00 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	68ba      	ldr	r2, [r7, #8]
 800ecd4:	429a      	cmp	r2, r3
 800ecd6:	d202      	bcs.n	800ecde <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ecd8:	4a09      	ldr	r2, [pc, #36]	@ (800ed00 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ecda:	68bb      	ldr	r3, [r7, #8]
 800ecdc:	6013      	str	r3, [r2, #0]
}
 800ecde:	bf00      	nop
 800ece0:	3710      	adds	r7, #16
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}
 800ece6:	bf00      	nop
 800ece8:	240017e8 	.word	0x240017e8
 800ecec:	240016e4 	.word	0x240016e4
 800ecf0:	240017ec 	.word	0x240017ec
 800ecf4:	240017d0 	.word	0x240017d0
 800ecf8:	240017a0 	.word	0x240017a0
 800ecfc:	2400179c 	.word	0x2400179c
 800ed00:	24001804 	.word	0x24001804

0800ed04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b08a      	sub	sp, #40	@ 0x28
 800ed08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ed0e:	f000 faf7 	bl	800f300 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ed12:	4b1d      	ldr	r3, [pc, #116]	@ (800ed88 <xTimerCreateTimerTask+0x84>)
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d021      	beq.n	800ed5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ed22:	1d3a      	adds	r2, r7, #4
 800ed24:	f107 0108 	add.w	r1, r7, #8
 800ed28:	f107 030c 	add.w	r3, r7, #12
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f7f3 fc57 	bl	80025e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ed32:	6879      	ldr	r1, [r7, #4]
 800ed34:	68bb      	ldr	r3, [r7, #8]
 800ed36:	68fa      	ldr	r2, [r7, #12]
 800ed38:	9202      	str	r2, [sp, #8]
 800ed3a:	9301      	str	r3, [sp, #4]
 800ed3c:	2302      	movs	r3, #2
 800ed3e:	9300      	str	r3, [sp, #0]
 800ed40:	2300      	movs	r3, #0
 800ed42:	460a      	mov	r2, r1
 800ed44:	4911      	ldr	r1, [pc, #68]	@ (800ed8c <xTimerCreateTimerTask+0x88>)
 800ed46:	4812      	ldr	r0, [pc, #72]	@ (800ed90 <xTimerCreateTimerTask+0x8c>)
 800ed48:	f7ff f87c 	bl	800de44 <xTaskCreateStatic>
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	4a11      	ldr	r2, [pc, #68]	@ (800ed94 <xTimerCreateTimerTask+0x90>)
 800ed50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ed52:	4b10      	ldr	r3, [pc, #64]	@ (800ed94 <xTimerCreateTimerTask+0x90>)
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d001      	beq.n	800ed5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d10b      	bne.n	800ed7c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ed64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed68:	f383 8811 	msr	BASEPRI, r3
 800ed6c:	f3bf 8f6f 	isb	sy
 800ed70:	f3bf 8f4f 	dsb	sy
 800ed74:	613b      	str	r3, [r7, #16]
}
 800ed76:	bf00      	nop
 800ed78:	bf00      	nop
 800ed7a:	e7fd      	b.n	800ed78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ed7c:	697b      	ldr	r3, [r7, #20]
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3718      	adds	r7, #24
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}
 800ed86:	bf00      	nop
 800ed88:	24001840 	.word	0x24001840
 800ed8c:	08011580 	.word	0x08011580
 800ed90:	0800eed1 	.word	0x0800eed1
 800ed94:	24001844 	.word	0x24001844

0800ed98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b08a      	sub	sp, #40	@ 0x28
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	60f8      	str	r0, [r7, #12]
 800eda0:	60b9      	str	r1, [r7, #8]
 800eda2:	607a      	str	r2, [r7, #4]
 800eda4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eda6:	2300      	movs	r3, #0
 800eda8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d10b      	bne.n	800edc8 <xTimerGenericCommand+0x30>
	__asm volatile
 800edb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edb4:	f383 8811 	msr	BASEPRI, r3
 800edb8:	f3bf 8f6f 	isb	sy
 800edbc:	f3bf 8f4f 	dsb	sy
 800edc0:	623b      	str	r3, [r7, #32]
}
 800edc2:	bf00      	nop
 800edc4:	bf00      	nop
 800edc6:	e7fd      	b.n	800edc4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800edc8:	4b19      	ldr	r3, [pc, #100]	@ (800ee30 <xTimerGenericCommand+0x98>)
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d02a      	beq.n	800ee26 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	2b05      	cmp	r3, #5
 800ede0:	dc18      	bgt.n	800ee14 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ede2:	f7ff fe83 	bl	800eaec <xTaskGetSchedulerState>
 800ede6:	4603      	mov	r3, r0
 800ede8:	2b02      	cmp	r3, #2
 800edea:	d109      	bne.n	800ee00 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800edec:	4b10      	ldr	r3, [pc, #64]	@ (800ee30 <xTimerGenericCommand+0x98>)
 800edee:	6818      	ldr	r0, [r3, #0]
 800edf0:	f107 0114 	add.w	r1, r7, #20
 800edf4:	2300      	movs	r3, #0
 800edf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edf8:	f7fe fc34 	bl	800d664 <xQueueGenericSend>
 800edfc:	6278      	str	r0, [r7, #36]	@ 0x24
 800edfe:	e012      	b.n	800ee26 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ee00:	4b0b      	ldr	r3, [pc, #44]	@ (800ee30 <xTimerGenericCommand+0x98>)
 800ee02:	6818      	ldr	r0, [r3, #0]
 800ee04:	f107 0114 	add.w	r1, r7, #20
 800ee08:	2300      	movs	r3, #0
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	f7fe fc2a 	bl	800d664 <xQueueGenericSend>
 800ee10:	6278      	str	r0, [r7, #36]	@ 0x24
 800ee12:	e008      	b.n	800ee26 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ee14:	4b06      	ldr	r3, [pc, #24]	@ (800ee30 <xTimerGenericCommand+0x98>)
 800ee16:	6818      	ldr	r0, [r3, #0]
 800ee18:	f107 0114 	add.w	r1, r7, #20
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	683a      	ldr	r2, [r7, #0]
 800ee20:	f7fe fd22 	bl	800d868 <xQueueGenericSendFromISR>
 800ee24:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ee26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	3728      	adds	r7, #40	@ 0x28
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}
 800ee30:	24001840 	.word	0x24001840

0800ee34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b088      	sub	sp, #32
 800ee38:	af02      	add	r7, sp, #8
 800ee3a:	6078      	str	r0, [r7, #4]
 800ee3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee3e:	4b23      	ldr	r3, [pc, #140]	@ (800eecc <prvProcessExpiredTimer+0x98>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	68db      	ldr	r3, [r3, #12]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee48:	697b      	ldr	r3, [r7, #20]
 800ee4a:	3304      	adds	r3, #4
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f7fe fad4 	bl	800d3fa <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee58:	f003 0304 	and.w	r3, r3, #4
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d023      	beq.n	800eea8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	699a      	ldr	r2, [r3, #24]
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	18d1      	adds	r1, r2, r3
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	683a      	ldr	r2, [r7, #0]
 800ee6c:	6978      	ldr	r0, [r7, #20]
 800ee6e:	f000 f8d5 	bl	800f01c <prvInsertTimerInActiveList>
 800ee72:	4603      	mov	r3, r0
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d020      	beq.n	800eeba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ee78:	2300      	movs	r3, #0
 800ee7a:	9300      	str	r3, [sp, #0]
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	687a      	ldr	r2, [r7, #4]
 800ee80:	2100      	movs	r1, #0
 800ee82:	6978      	ldr	r0, [r7, #20]
 800ee84:	f7ff ff88 	bl	800ed98 <xTimerGenericCommand>
 800ee88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d114      	bne.n	800eeba <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	f383 8811 	msr	BASEPRI, r3
 800ee98:	f3bf 8f6f 	isb	sy
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	60fb      	str	r3, [r7, #12]
}
 800eea2:	bf00      	nop
 800eea4:	bf00      	nop
 800eea6:	e7fd      	b.n	800eea4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eeae:	f023 0301 	bic.w	r3, r3, #1
 800eeb2:	b2da      	uxtb	r2, r3
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	6a1b      	ldr	r3, [r3, #32]
 800eebe:	6978      	ldr	r0, [r7, #20]
 800eec0:	4798      	blx	r3
}
 800eec2:	bf00      	nop
 800eec4:	3718      	adds	r7, #24
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}
 800eeca:	bf00      	nop
 800eecc:	24001838 	.word	0x24001838

0800eed0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b084      	sub	sp, #16
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eed8:	f107 0308 	add.w	r3, r7, #8
 800eedc:	4618      	mov	r0, r3
 800eede:	f000 f859 	bl	800ef94 <prvGetNextExpireTime>
 800eee2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	4619      	mov	r1, r3
 800eee8:	68f8      	ldr	r0, [r7, #12]
 800eeea:	f000 f805 	bl	800eef8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eeee:	f000 f8d7 	bl	800f0a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eef2:	bf00      	nop
 800eef4:	e7f0      	b.n	800eed8 <prvTimerTask+0x8>
	...

0800eef8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
 800ef00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ef02:	f7ff fa01 	bl	800e308 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ef06:	f107 0308 	add.w	r3, r7, #8
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	f000 f866 	bl	800efdc <prvSampleTimeNow>
 800ef10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d130      	bne.n	800ef7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d10a      	bne.n	800ef34 <prvProcessTimerOrBlockTask+0x3c>
 800ef1e:	687a      	ldr	r2, [r7, #4]
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	429a      	cmp	r2, r3
 800ef24:	d806      	bhi.n	800ef34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ef26:	f7ff f9fd 	bl	800e324 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ef2a:	68f9      	ldr	r1, [r7, #12]
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f7ff ff81 	bl	800ee34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ef32:	e024      	b.n	800ef7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d008      	beq.n	800ef4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ef3a:	4b13      	ldr	r3, [pc, #76]	@ (800ef88 <prvProcessTimerOrBlockTask+0x90>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d101      	bne.n	800ef48 <prvProcessTimerOrBlockTask+0x50>
 800ef44:	2301      	movs	r3, #1
 800ef46:	e000      	b.n	800ef4a <prvProcessTimerOrBlockTask+0x52>
 800ef48:	2300      	movs	r3, #0
 800ef4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ef4c:	4b0f      	ldr	r3, [pc, #60]	@ (800ef8c <prvProcessTimerOrBlockTask+0x94>)
 800ef4e:	6818      	ldr	r0, [r3, #0]
 800ef50:	687a      	ldr	r2, [r7, #4]
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	1ad3      	subs	r3, r2, r3
 800ef56:	683a      	ldr	r2, [r7, #0]
 800ef58:	4619      	mov	r1, r3
 800ef5a:	f7fe ff3f 	bl	800dddc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ef5e:	f7ff f9e1 	bl	800e324 <xTaskResumeAll>
 800ef62:	4603      	mov	r3, r0
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d10a      	bne.n	800ef7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ef68:	4b09      	ldr	r3, [pc, #36]	@ (800ef90 <prvProcessTimerOrBlockTask+0x98>)
 800ef6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef6e:	601a      	str	r2, [r3, #0]
 800ef70:	f3bf 8f4f 	dsb	sy
 800ef74:	f3bf 8f6f 	isb	sy
}
 800ef78:	e001      	b.n	800ef7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ef7a:	f7ff f9d3 	bl	800e324 <xTaskResumeAll>
}
 800ef7e:	bf00      	nop
 800ef80:	3710      	adds	r7, #16
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	2400183c 	.word	0x2400183c
 800ef8c:	24001840 	.word	0x24001840
 800ef90:	e000ed04 	.word	0xe000ed04

0800ef94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ef94:	b480      	push	{r7}
 800ef96:	b085      	sub	sp, #20
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ef9c:	4b0e      	ldr	r3, [pc, #56]	@ (800efd8 <prvGetNextExpireTime+0x44>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d101      	bne.n	800efaa <prvGetNextExpireTime+0x16>
 800efa6:	2201      	movs	r2, #1
 800efa8:	e000      	b.n	800efac <prvGetNextExpireTime+0x18>
 800efaa:	2200      	movs	r2, #0
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d105      	bne.n	800efc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efb8:	4b07      	ldr	r3, [pc, #28]	@ (800efd8 <prvGetNextExpireTime+0x44>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	68db      	ldr	r3, [r3, #12]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	60fb      	str	r3, [r7, #12]
 800efc2:	e001      	b.n	800efc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800efc4:	2300      	movs	r3, #0
 800efc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800efc8:	68fb      	ldr	r3, [r7, #12]
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3714      	adds	r7, #20
 800efce:	46bd      	mov	sp, r7
 800efd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd4:	4770      	bx	lr
 800efd6:	bf00      	nop
 800efd8:	24001838 	.word	0x24001838

0800efdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800efe4:	f7ff fa3c 	bl	800e460 <xTaskGetTickCount>
 800efe8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800efea:	4b0b      	ldr	r3, [pc, #44]	@ (800f018 <prvSampleTimeNow+0x3c>)
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	68fa      	ldr	r2, [r7, #12]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d205      	bcs.n	800f000 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800eff4:	f000 f91e 	bl	800f234 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	601a      	str	r2, [r3, #0]
 800effe:	e002      	b.n	800f006 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2200      	movs	r2, #0
 800f004:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f006:	4a04      	ldr	r2, [pc, #16]	@ (800f018 <prvSampleTimeNow+0x3c>)
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f00c:	68fb      	ldr	r3, [r7, #12]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
 800f016:	bf00      	nop
 800f018:	24001848 	.word	0x24001848

0800f01c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b086      	sub	sp, #24
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	607a      	str	r2, [r7, #4]
 800f028:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f02a:	2300      	movs	r3, #0
 800f02c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	68ba      	ldr	r2, [r7, #8]
 800f032:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	68fa      	ldr	r2, [r7, #12]
 800f038:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f03a:	68ba      	ldr	r2, [r7, #8]
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	429a      	cmp	r2, r3
 800f040:	d812      	bhi.n	800f068 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f042:	687a      	ldr	r2, [r7, #4]
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	1ad2      	subs	r2, r2, r3
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	699b      	ldr	r3, [r3, #24]
 800f04c:	429a      	cmp	r2, r3
 800f04e:	d302      	bcc.n	800f056 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f050:	2301      	movs	r3, #1
 800f052:	617b      	str	r3, [r7, #20]
 800f054:	e01b      	b.n	800f08e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f056:	4b10      	ldr	r3, [pc, #64]	@ (800f098 <prvInsertTimerInActiveList+0x7c>)
 800f058:	681a      	ldr	r2, [r3, #0]
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	3304      	adds	r3, #4
 800f05e:	4619      	mov	r1, r3
 800f060:	4610      	mov	r0, r2
 800f062:	f7fe f991 	bl	800d388 <vListInsert>
 800f066:	e012      	b.n	800f08e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f068:	687a      	ldr	r2, [r7, #4]
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	429a      	cmp	r2, r3
 800f06e:	d206      	bcs.n	800f07e <prvInsertTimerInActiveList+0x62>
 800f070:	68ba      	ldr	r2, [r7, #8]
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	429a      	cmp	r2, r3
 800f076:	d302      	bcc.n	800f07e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f078:	2301      	movs	r3, #1
 800f07a:	617b      	str	r3, [r7, #20]
 800f07c:	e007      	b.n	800f08e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f07e:	4b07      	ldr	r3, [pc, #28]	@ (800f09c <prvInsertTimerInActiveList+0x80>)
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	3304      	adds	r3, #4
 800f086:	4619      	mov	r1, r3
 800f088:	4610      	mov	r0, r2
 800f08a:	f7fe f97d 	bl	800d388 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f08e:	697b      	ldr	r3, [r7, #20]
}
 800f090:	4618      	mov	r0, r3
 800f092:	3718      	adds	r7, #24
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}
 800f098:	2400183c 	.word	0x2400183c
 800f09c:	24001838 	.word	0x24001838

0800f0a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b08c      	sub	sp, #48	@ 0x30
 800f0a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f0a6:	e0b2      	b.n	800f20e <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f0a8:	68bb      	ldr	r3, [r7, #8]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	f2c0 80af 	blt.w	800f20e <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f0b0:	693b      	ldr	r3, [r7, #16]
 800f0b2:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0b6:	695b      	ldr	r3, [r3, #20]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d004      	beq.n	800f0c6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0be:	3304      	adds	r3, #4
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	f7fe f99a 	bl	800d3fa <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f0c6:	1d3b      	adds	r3, r7, #4
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	f7ff ff87 	bl	800efdc <prvSampleTimeNow>
 800f0ce:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800f0d0:	68bb      	ldr	r3, [r7, #8]
 800f0d2:	2b09      	cmp	r3, #9
 800f0d4:	f200 8098 	bhi.w	800f208 <prvProcessReceivedCommands+0x168>
 800f0d8:	a201      	add	r2, pc, #4	@ (adr r2, 800f0e0 <prvProcessReceivedCommands+0x40>)
 800f0da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0de:	bf00      	nop
 800f0e0:	0800f109 	.word	0x0800f109
 800f0e4:	0800f109 	.word	0x0800f109
 800f0e8:	0800f109 	.word	0x0800f109
 800f0ec:	0800f17f 	.word	0x0800f17f
 800f0f0:	0800f193 	.word	0x0800f193
 800f0f4:	0800f1df 	.word	0x0800f1df
 800f0f8:	0800f109 	.word	0x0800f109
 800f0fc:	0800f109 	.word	0x0800f109
 800f100:	0800f17f 	.word	0x0800f17f
 800f104:	0800f193 	.word	0x0800f193
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f10a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f10e:	f043 0301 	orr.w	r3, r3, #1
 800f112:	b2da      	uxtb	r2, r3
 800f114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f116:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f11a:	68fa      	ldr	r2, [r7, #12]
 800f11c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f11e:	699b      	ldr	r3, [r3, #24]
 800f120:	18d1      	adds	r1, r2, r3
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	6a3a      	ldr	r2, [r7, #32]
 800f126:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f128:	f7ff ff78 	bl	800f01c <prvInsertTimerInActiveList>
 800f12c:	4603      	mov	r3, r0
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d06c      	beq.n	800f20c <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f134:	6a1b      	ldr	r3, [r3, #32]
 800f136:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f138:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f13c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f140:	f003 0304 	and.w	r3, r3, #4
 800f144:	2b00      	cmp	r3, #0
 800f146:	d061      	beq.n	800f20c <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f148:	68fa      	ldr	r2, [r7, #12]
 800f14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f14c:	699b      	ldr	r3, [r3, #24]
 800f14e:	441a      	add	r2, r3
 800f150:	2300      	movs	r3, #0
 800f152:	9300      	str	r3, [sp, #0]
 800f154:	2300      	movs	r3, #0
 800f156:	2100      	movs	r1, #0
 800f158:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f15a:	f7ff fe1d 	bl	800ed98 <xTimerGenericCommand>
 800f15e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800f160:	69fb      	ldr	r3, [r7, #28]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d152      	bne.n	800f20c <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800f166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f16a:	f383 8811 	msr	BASEPRI, r3
 800f16e:	f3bf 8f6f 	isb	sy
 800f172:	f3bf 8f4f 	dsb	sy
 800f176:	61bb      	str	r3, [r7, #24]
}
 800f178:	bf00      	nop
 800f17a:	bf00      	nop
 800f17c:	e7fd      	b.n	800f17a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f180:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f184:	f023 0301 	bic.w	r3, r3, #1
 800f188:	b2da      	uxtb	r2, r3
 800f18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f18c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f190:	e03d      	b.n	800f20e <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f194:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f198:	f043 0301 	orr.w	r3, r3, #1
 800f19c:	b2da      	uxtb	r2, r3
 800f19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f1a4:	68fa      	ldr	r2, [r7, #12]
 800f1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ac:	699b      	ldr	r3, [r3, #24]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d10b      	bne.n	800f1ca <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800f1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b6:	f383 8811 	msr	BASEPRI, r3
 800f1ba:	f3bf 8f6f 	isb	sy
 800f1be:	f3bf 8f4f 	dsb	sy
 800f1c2:	617b      	str	r3, [r7, #20]
}
 800f1c4:	bf00      	nop
 800f1c6:	bf00      	nop
 800f1c8:	e7fd      	b.n	800f1c6 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1cc:	699a      	ldr	r2, [r3, #24]
 800f1ce:	6a3b      	ldr	r3, [r7, #32]
 800f1d0:	18d1      	adds	r1, r2, r3
 800f1d2:	6a3b      	ldr	r3, [r7, #32]
 800f1d4:	6a3a      	ldr	r2, [r7, #32]
 800f1d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1d8:	f7ff ff20 	bl	800f01c <prvInsertTimerInActiveList>
					break;
 800f1dc:	e017      	b.n	800f20e <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f1e4:	f003 0302 	and.w	r3, r3, #2
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d103      	bne.n	800f1f4 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800f1ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1ee:	f000 fbeb 	bl	800f9c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f1f2:	e00c      	b.n	800f20e <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f1fa:	f023 0301 	bic.w	r3, r3, #1
 800f1fe:	b2da      	uxtb	r2, r3
 800f200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f202:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f206:	e002      	b.n	800f20e <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800f208:	bf00      	nop
 800f20a:	e000      	b.n	800f20e <prvProcessReceivedCommands+0x16e>
					break;
 800f20c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f20e:	4b08      	ldr	r3, [pc, #32]	@ (800f230 <prvProcessReceivedCommands+0x190>)
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f107 0108 	add.w	r1, r7, #8
 800f216:	2200      	movs	r2, #0
 800f218:	4618      	mov	r0, r3
 800f21a:	f7fe fbc3 	bl	800d9a4 <xQueueReceive>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	f47f af41 	bne.w	800f0a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f226:	bf00      	nop
 800f228:	bf00      	nop
 800f22a:	3728      	adds	r7, #40	@ 0x28
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}
 800f230:	24001840 	.word	0x24001840

0800f234 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b088      	sub	sp, #32
 800f238:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f23a:	e049      	b.n	800f2d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f23c:	4b2e      	ldr	r3, [pc, #184]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	68db      	ldr	r3, [r3, #12]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f246:	4b2c      	ldr	r3, [pc, #176]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	68db      	ldr	r3, [r3, #12]
 800f24c:	68db      	ldr	r3, [r3, #12]
 800f24e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	3304      	adds	r3, #4
 800f254:	4618      	mov	r0, r3
 800f256:	f7fe f8d0 	bl	800d3fa <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	6a1b      	ldr	r3, [r3, #32]
 800f25e:	68f8      	ldr	r0, [r7, #12]
 800f260:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f268:	f003 0304 	and.w	r3, r3, #4
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d02f      	beq.n	800f2d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	699b      	ldr	r3, [r3, #24]
 800f274:	693a      	ldr	r2, [r7, #16]
 800f276:	4413      	add	r3, r2
 800f278:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f27a:	68ba      	ldr	r2, [r7, #8]
 800f27c:	693b      	ldr	r3, [r7, #16]
 800f27e:	429a      	cmp	r2, r3
 800f280:	d90e      	bls.n	800f2a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	68ba      	ldr	r2, [r7, #8]
 800f286:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	68fa      	ldr	r2, [r7, #12]
 800f28c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f28e:	4b1a      	ldr	r3, [pc, #104]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f290:	681a      	ldr	r2, [r3, #0]
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	3304      	adds	r3, #4
 800f296:	4619      	mov	r1, r3
 800f298:	4610      	mov	r0, r2
 800f29a:	f7fe f875 	bl	800d388 <vListInsert>
 800f29e:	e017      	b.n	800f2d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	9300      	str	r3, [sp, #0]
 800f2a4:	2300      	movs	r3, #0
 800f2a6:	693a      	ldr	r2, [r7, #16]
 800f2a8:	2100      	movs	r1, #0
 800f2aa:	68f8      	ldr	r0, [r7, #12]
 800f2ac:	f7ff fd74 	bl	800ed98 <xTimerGenericCommand>
 800f2b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d10b      	bne.n	800f2d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2bc:	f383 8811 	msr	BASEPRI, r3
 800f2c0:	f3bf 8f6f 	isb	sy
 800f2c4:	f3bf 8f4f 	dsb	sy
 800f2c8:	603b      	str	r3, [r7, #0]
}
 800f2ca:	bf00      	nop
 800f2cc:	bf00      	nop
 800f2ce:	e7fd      	b.n	800f2cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f2d0:	4b09      	ldr	r3, [pc, #36]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d1b0      	bne.n	800f23c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f2da:	4b07      	ldr	r3, [pc, #28]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f2e0:	4b06      	ldr	r3, [pc, #24]	@ (800f2fc <prvSwitchTimerLists+0xc8>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	4a04      	ldr	r2, [pc, #16]	@ (800f2f8 <prvSwitchTimerLists+0xc4>)
 800f2e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f2e8:	4a04      	ldr	r2, [pc, #16]	@ (800f2fc <prvSwitchTimerLists+0xc8>)
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	6013      	str	r3, [r2, #0]
}
 800f2ee:	bf00      	nop
 800f2f0:	3718      	adds	r7, #24
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bd80      	pop	{r7, pc}
 800f2f6:	bf00      	nop
 800f2f8:	24001838 	.word	0x24001838
 800f2fc:	2400183c 	.word	0x2400183c

0800f300 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b082      	sub	sp, #8
 800f304:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f306:	f000 f96f 	bl	800f5e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f30a:	4b15      	ldr	r3, [pc, #84]	@ (800f360 <prvCheckForValidListAndQueue+0x60>)
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d120      	bne.n	800f354 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f312:	4814      	ldr	r0, [pc, #80]	@ (800f364 <prvCheckForValidListAndQueue+0x64>)
 800f314:	f7fd ffe7 	bl	800d2e6 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f318:	4813      	ldr	r0, [pc, #76]	@ (800f368 <prvCheckForValidListAndQueue+0x68>)
 800f31a:	f7fd ffe4 	bl	800d2e6 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f31e:	4b13      	ldr	r3, [pc, #76]	@ (800f36c <prvCheckForValidListAndQueue+0x6c>)
 800f320:	4a10      	ldr	r2, [pc, #64]	@ (800f364 <prvCheckForValidListAndQueue+0x64>)
 800f322:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f324:	4b12      	ldr	r3, [pc, #72]	@ (800f370 <prvCheckForValidListAndQueue+0x70>)
 800f326:	4a10      	ldr	r2, [pc, #64]	@ (800f368 <prvCheckForValidListAndQueue+0x68>)
 800f328:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f32a:	2300      	movs	r3, #0
 800f32c:	9300      	str	r3, [sp, #0]
 800f32e:	4b11      	ldr	r3, [pc, #68]	@ (800f374 <prvCheckForValidListAndQueue+0x74>)
 800f330:	4a11      	ldr	r2, [pc, #68]	@ (800f378 <prvCheckForValidListAndQueue+0x78>)
 800f332:	210c      	movs	r1, #12
 800f334:	200a      	movs	r0, #10
 800f336:	f7fe f8f5 	bl	800d524 <xQueueGenericCreateStatic>
 800f33a:	4603      	mov	r3, r0
 800f33c:	4a08      	ldr	r2, [pc, #32]	@ (800f360 <prvCheckForValidListAndQueue+0x60>)
 800f33e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f340:	4b07      	ldr	r3, [pc, #28]	@ (800f360 <prvCheckForValidListAndQueue+0x60>)
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d005      	beq.n	800f354 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f348:	4b05      	ldr	r3, [pc, #20]	@ (800f360 <prvCheckForValidListAndQueue+0x60>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	490b      	ldr	r1, [pc, #44]	@ (800f37c <prvCheckForValidListAndQueue+0x7c>)
 800f34e:	4618      	mov	r0, r3
 800f350:	f7fe fd1a 	bl	800dd88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f354:	f000 f97a 	bl	800f64c <vPortExitCritical>
}
 800f358:	bf00      	nop
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop
 800f360:	24001840 	.word	0x24001840
 800f364:	24001810 	.word	0x24001810
 800f368:	24001824 	.word	0x24001824
 800f36c:	24001838 	.word	0x24001838
 800f370:	2400183c 	.word	0x2400183c
 800f374:	240018c4 	.word	0x240018c4
 800f378:	2400184c 	.word	0x2400184c
 800f37c:	08011588 	.word	0x08011588

0800f380 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f380:	b480      	push	{r7}
 800f382:	b085      	sub	sp, #20
 800f384:	af00      	add	r7, sp, #0
 800f386:	60f8      	str	r0, [r7, #12]
 800f388:	60b9      	str	r1, [r7, #8]
 800f38a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	3b04      	subs	r3, #4
 800f390:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f398:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	3b04      	subs	r3, #4
 800f39e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	f023 0201 	bic.w	r2, r3, #1
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	3b04      	subs	r3, #4
 800f3ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f3b0:	4a0c      	ldr	r2, [pc, #48]	@ (800f3e4 <pxPortInitialiseStack+0x64>)
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	3b14      	subs	r3, #20
 800f3ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f3bc:	687a      	ldr	r2, [r7, #4]
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	3b04      	subs	r3, #4
 800f3c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f06f 0202 	mvn.w	r2, #2
 800f3ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	3b20      	subs	r3, #32
 800f3d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3714      	adds	r7, #20
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e2:	4770      	bx	lr
 800f3e4:	0800f3e9 	.word	0x0800f3e9

0800f3e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f3e8:	b480      	push	{r7}
 800f3ea:	b085      	sub	sp, #20
 800f3ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f3f2:	4b13      	ldr	r3, [pc, #76]	@ (800f440 <prvTaskExitError+0x58>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3fa:	d00b      	beq.n	800f414 <prvTaskExitError+0x2c>
	__asm volatile
 800f3fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f400:	f383 8811 	msr	BASEPRI, r3
 800f404:	f3bf 8f6f 	isb	sy
 800f408:	f3bf 8f4f 	dsb	sy
 800f40c:	60fb      	str	r3, [r7, #12]
}
 800f40e:	bf00      	nop
 800f410:	bf00      	nop
 800f412:	e7fd      	b.n	800f410 <prvTaskExitError+0x28>
	__asm volatile
 800f414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f418:	f383 8811 	msr	BASEPRI, r3
 800f41c:	f3bf 8f6f 	isb	sy
 800f420:	f3bf 8f4f 	dsb	sy
 800f424:	60bb      	str	r3, [r7, #8]
}
 800f426:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f428:	bf00      	nop
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d0fc      	beq.n	800f42a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f430:	bf00      	nop
 800f432:	bf00      	nop
 800f434:	3714      	adds	r7, #20
 800f436:	46bd      	mov	sp, r7
 800f438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43c:	4770      	bx	lr
 800f43e:	bf00      	nop
 800f440:	2400004c 	.word	0x2400004c
	...

0800f450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f450:	4b07      	ldr	r3, [pc, #28]	@ (800f470 <pxCurrentTCBConst2>)
 800f452:	6819      	ldr	r1, [r3, #0]
 800f454:	6808      	ldr	r0, [r1, #0]
 800f456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f45a:	f380 8809 	msr	PSP, r0
 800f45e:	f3bf 8f6f 	isb	sy
 800f462:	f04f 0000 	mov.w	r0, #0
 800f466:	f380 8811 	msr	BASEPRI, r0
 800f46a:	4770      	bx	lr
 800f46c:	f3af 8000 	nop.w

0800f470 <pxCurrentTCBConst2>:
 800f470:	240016e4 	.word	0x240016e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f474:	bf00      	nop
 800f476:	bf00      	nop

0800f478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f478:	4808      	ldr	r0, [pc, #32]	@ (800f49c <prvPortStartFirstTask+0x24>)
 800f47a:	6800      	ldr	r0, [r0, #0]
 800f47c:	6800      	ldr	r0, [r0, #0]
 800f47e:	f380 8808 	msr	MSP, r0
 800f482:	f04f 0000 	mov.w	r0, #0
 800f486:	f380 8814 	msr	CONTROL, r0
 800f48a:	b662      	cpsie	i
 800f48c:	b661      	cpsie	f
 800f48e:	f3bf 8f4f 	dsb	sy
 800f492:	f3bf 8f6f 	isb	sy
 800f496:	df00      	svc	0
 800f498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f49a:	bf00      	nop
 800f49c:	e000ed08 	.word	0xe000ed08

0800f4a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b086      	sub	sp, #24
 800f4a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f4a6:	4b47      	ldr	r3, [pc, #284]	@ (800f5c4 <xPortStartScheduler+0x124>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4a47      	ldr	r2, [pc, #284]	@ (800f5c8 <xPortStartScheduler+0x128>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d10b      	bne.n	800f4c8 <xPortStartScheduler+0x28>
	__asm volatile
 800f4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4b4:	f383 8811 	msr	BASEPRI, r3
 800f4b8:	f3bf 8f6f 	isb	sy
 800f4bc:	f3bf 8f4f 	dsb	sy
 800f4c0:	60fb      	str	r3, [r7, #12]
}
 800f4c2:	bf00      	nop
 800f4c4:	bf00      	nop
 800f4c6:	e7fd      	b.n	800f4c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f4c8:	4b3e      	ldr	r3, [pc, #248]	@ (800f5c4 <xPortStartScheduler+0x124>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	4a3f      	ldr	r2, [pc, #252]	@ (800f5cc <xPortStartScheduler+0x12c>)
 800f4ce:	4293      	cmp	r3, r2
 800f4d0:	d10b      	bne.n	800f4ea <xPortStartScheduler+0x4a>
	__asm volatile
 800f4d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4d6:	f383 8811 	msr	BASEPRI, r3
 800f4da:	f3bf 8f6f 	isb	sy
 800f4de:	f3bf 8f4f 	dsb	sy
 800f4e2:	613b      	str	r3, [r7, #16]
}
 800f4e4:	bf00      	nop
 800f4e6:	bf00      	nop
 800f4e8:	e7fd      	b.n	800f4e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f4ea:	4b39      	ldr	r3, [pc, #228]	@ (800f5d0 <xPortStartScheduler+0x130>)
 800f4ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	781b      	ldrb	r3, [r3, #0]
 800f4f2:	b2db      	uxtb	r3, r3
 800f4f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	22ff      	movs	r2, #255	@ 0xff
 800f4fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f4fc:	697b      	ldr	r3, [r7, #20]
 800f4fe:	781b      	ldrb	r3, [r3, #0]
 800f500:	b2db      	uxtb	r3, r3
 800f502:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f504:	78fb      	ldrb	r3, [r7, #3]
 800f506:	b2db      	uxtb	r3, r3
 800f508:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f50c:	b2da      	uxtb	r2, r3
 800f50e:	4b31      	ldr	r3, [pc, #196]	@ (800f5d4 <xPortStartScheduler+0x134>)
 800f510:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f512:	4b31      	ldr	r3, [pc, #196]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f514:	2207      	movs	r2, #7
 800f516:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f518:	e009      	b.n	800f52e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f51a:	4b2f      	ldr	r3, [pc, #188]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	3b01      	subs	r3, #1
 800f520:	4a2d      	ldr	r2, [pc, #180]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f522:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f524:	78fb      	ldrb	r3, [r7, #3]
 800f526:	b2db      	uxtb	r3, r3
 800f528:	005b      	lsls	r3, r3, #1
 800f52a:	b2db      	uxtb	r3, r3
 800f52c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f52e:	78fb      	ldrb	r3, [r7, #3]
 800f530:	b2db      	uxtb	r3, r3
 800f532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f536:	2b80      	cmp	r3, #128	@ 0x80
 800f538:	d0ef      	beq.n	800f51a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f53a:	4b27      	ldr	r3, [pc, #156]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	f1c3 0307 	rsb	r3, r3, #7
 800f542:	2b04      	cmp	r3, #4
 800f544:	d00b      	beq.n	800f55e <xPortStartScheduler+0xbe>
	__asm volatile
 800f546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f54a:	f383 8811 	msr	BASEPRI, r3
 800f54e:	f3bf 8f6f 	isb	sy
 800f552:	f3bf 8f4f 	dsb	sy
 800f556:	60bb      	str	r3, [r7, #8]
}
 800f558:	bf00      	nop
 800f55a:	bf00      	nop
 800f55c:	e7fd      	b.n	800f55a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f55e:	4b1e      	ldr	r3, [pc, #120]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	021b      	lsls	r3, r3, #8
 800f564:	4a1c      	ldr	r2, [pc, #112]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f568:	4b1b      	ldr	r3, [pc, #108]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f570:	4a19      	ldr	r2, [pc, #100]	@ (800f5d8 <xPortStartScheduler+0x138>)
 800f572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	b2da      	uxtb	r2, r3
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f57c:	4b17      	ldr	r3, [pc, #92]	@ (800f5dc <xPortStartScheduler+0x13c>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	4a16      	ldr	r2, [pc, #88]	@ (800f5dc <xPortStartScheduler+0x13c>)
 800f582:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f588:	4b14      	ldr	r3, [pc, #80]	@ (800f5dc <xPortStartScheduler+0x13c>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	4a13      	ldr	r2, [pc, #76]	@ (800f5dc <xPortStartScheduler+0x13c>)
 800f58e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f594:	f000 f8da 	bl	800f74c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f598:	4b11      	ldr	r3, [pc, #68]	@ (800f5e0 <xPortStartScheduler+0x140>)
 800f59a:	2200      	movs	r2, #0
 800f59c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f59e:	f000 f8f9 	bl	800f794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f5a2:	4b10      	ldr	r3, [pc, #64]	@ (800f5e4 <xPortStartScheduler+0x144>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a0f      	ldr	r2, [pc, #60]	@ (800f5e4 <xPortStartScheduler+0x144>)
 800f5a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f5ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f5ae:	f7ff ff63 	bl	800f478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f5b2:	f7ff f81f 	bl	800e5f4 <vTaskSwitchContext>
	prvTaskExitError();
 800f5b6:	f7ff ff17 	bl	800f3e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f5ba:	2300      	movs	r3, #0
}
 800f5bc:	4618      	mov	r0, r3
 800f5be:	3718      	adds	r7, #24
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	bd80      	pop	{r7, pc}
 800f5c4:	e000ed00 	.word	0xe000ed00
 800f5c8:	410fc271 	.word	0x410fc271
 800f5cc:	410fc270 	.word	0x410fc270
 800f5d0:	e000e400 	.word	0xe000e400
 800f5d4:	24001914 	.word	0x24001914
 800f5d8:	24001918 	.word	0x24001918
 800f5dc:	e000ed20 	.word	0xe000ed20
 800f5e0:	2400004c 	.word	0x2400004c
 800f5e4:	e000ef34 	.word	0xe000ef34

0800f5e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b083      	sub	sp, #12
 800f5ec:	af00      	add	r7, sp, #0
	__asm volatile
 800f5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f2:	f383 8811 	msr	BASEPRI, r3
 800f5f6:	f3bf 8f6f 	isb	sy
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	607b      	str	r3, [r7, #4]
}
 800f600:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f602:	4b10      	ldr	r3, [pc, #64]	@ (800f644 <vPortEnterCritical+0x5c>)
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	3301      	adds	r3, #1
 800f608:	4a0e      	ldr	r2, [pc, #56]	@ (800f644 <vPortEnterCritical+0x5c>)
 800f60a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f60c:	4b0d      	ldr	r3, [pc, #52]	@ (800f644 <vPortEnterCritical+0x5c>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	2b01      	cmp	r3, #1
 800f612:	d110      	bne.n	800f636 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f614:	4b0c      	ldr	r3, [pc, #48]	@ (800f648 <vPortEnterCritical+0x60>)
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	b2db      	uxtb	r3, r3
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d00b      	beq.n	800f636 <vPortEnterCritical+0x4e>
	__asm volatile
 800f61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f622:	f383 8811 	msr	BASEPRI, r3
 800f626:	f3bf 8f6f 	isb	sy
 800f62a:	f3bf 8f4f 	dsb	sy
 800f62e:	603b      	str	r3, [r7, #0]
}
 800f630:	bf00      	nop
 800f632:	bf00      	nop
 800f634:	e7fd      	b.n	800f632 <vPortEnterCritical+0x4a>
	}
}
 800f636:	bf00      	nop
 800f638:	370c      	adds	r7, #12
 800f63a:	46bd      	mov	sp, r7
 800f63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f640:	4770      	bx	lr
 800f642:	bf00      	nop
 800f644:	2400004c 	.word	0x2400004c
 800f648:	e000ed04 	.word	0xe000ed04

0800f64c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f64c:	b480      	push	{r7}
 800f64e:	b083      	sub	sp, #12
 800f650:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f652:	4b12      	ldr	r3, [pc, #72]	@ (800f69c <vPortExitCritical+0x50>)
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d10b      	bne.n	800f672 <vPortExitCritical+0x26>
	__asm volatile
 800f65a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f65e:	f383 8811 	msr	BASEPRI, r3
 800f662:	f3bf 8f6f 	isb	sy
 800f666:	f3bf 8f4f 	dsb	sy
 800f66a:	607b      	str	r3, [r7, #4]
}
 800f66c:	bf00      	nop
 800f66e:	bf00      	nop
 800f670:	e7fd      	b.n	800f66e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f672:	4b0a      	ldr	r3, [pc, #40]	@ (800f69c <vPortExitCritical+0x50>)
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	3b01      	subs	r3, #1
 800f678:	4a08      	ldr	r2, [pc, #32]	@ (800f69c <vPortExitCritical+0x50>)
 800f67a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f67c:	4b07      	ldr	r3, [pc, #28]	@ (800f69c <vPortExitCritical+0x50>)
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	2b00      	cmp	r3, #0
 800f682:	d105      	bne.n	800f690 <vPortExitCritical+0x44>
 800f684:	2300      	movs	r3, #0
 800f686:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	f383 8811 	msr	BASEPRI, r3
}
 800f68e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f690:	bf00      	nop
 800f692:	370c      	adds	r7, #12
 800f694:	46bd      	mov	sp, r7
 800f696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69a:	4770      	bx	lr
 800f69c:	2400004c 	.word	0x2400004c

0800f6a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f6a0:	f3ef 8009 	mrs	r0, PSP
 800f6a4:	f3bf 8f6f 	isb	sy
 800f6a8:	4b15      	ldr	r3, [pc, #84]	@ (800f700 <pxCurrentTCBConst>)
 800f6aa:	681a      	ldr	r2, [r3, #0]
 800f6ac:	f01e 0f10 	tst.w	lr, #16
 800f6b0:	bf08      	it	eq
 800f6b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f6b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6ba:	6010      	str	r0, [r2, #0]
 800f6bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f6c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f6c4:	f380 8811 	msr	BASEPRI, r0
 800f6c8:	f3bf 8f4f 	dsb	sy
 800f6cc:	f3bf 8f6f 	isb	sy
 800f6d0:	f7fe ff90 	bl	800e5f4 <vTaskSwitchContext>
 800f6d4:	f04f 0000 	mov.w	r0, #0
 800f6d8:	f380 8811 	msr	BASEPRI, r0
 800f6dc:	bc09      	pop	{r0, r3}
 800f6de:	6819      	ldr	r1, [r3, #0]
 800f6e0:	6808      	ldr	r0, [r1, #0]
 800f6e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e6:	f01e 0f10 	tst.w	lr, #16
 800f6ea:	bf08      	it	eq
 800f6ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f6f0:	f380 8809 	msr	PSP, r0
 800f6f4:	f3bf 8f6f 	isb	sy
 800f6f8:	4770      	bx	lr
 800f6fa:	bf00      	nop
 800f6fc:	f3af 8000 	nop.w

0800f700 <pxCurrentTCBConst>:
 800f700:	240016e4 	.word	0x240016e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f704:	bf00      	nop
 800f706:	bf00      	nop

0800f708 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b082      	sub	sp, #8
 800f70c:	af00      	add	r7, sp, #0
	__asm volatile
 800f70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f712:	f383 8811 	msr	BASEPRI, r3
 800f716:	f3bf 8f6f 	isb	sy
 800f71a:	f3bf 8f4f 	dsb	sy
 800f71e:	607b      	str	r3, [r7, #4]
}
 800f720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f722:	f7fe fead 	bl	800e480 <xTaskIncrementTick>
 800f726:	4603      	mov	r3, r0
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d003      	beq.n	800f734 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f72c:	4b06      	ldr	r3, [pc, #24]	@ (800f748 <SysTick_Handler+0x40>)
 800f72e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f732:	601a      	str	r2, [r3, #0]
 800f734:	2300      	movs	r3, #0
 800f736:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	f383 8811 	msr	BASEPRI, r3
}
 800f73e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f740:	bf00      	nop
 800f742:	3708      	adds	r7, #8
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}
 800f748:	e000ed04 	.word	0xe000ed04

0800f74c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f74c:	b480      	push	{r7}
 800f74e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f750:	4b0b      	ldr	r3, [pc, #44]	@ (800f780 <vPortSetupTimerInterrupt+0x34>)
 800f752:	2200      	movs	r2, #0
 800f754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f756:	4b0b      	ldr	r3, [pc, #44]	@ (800f784 <vPortSetupTimerInterrupt+0x38>)
 800f758:	2200      	movs	r2, #0
 800f75a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f75c:	4b0a      	ldr	r3, [pc, #40]	@ (800f788 <vPortSetupTimerInterrupt+0x3c>)
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	4a0a      	ldr	r2, [pc, #40]	@ (800f78c <vPortSetupTimerInterrupt+0x40>)
 800f762:	fba2 2303 	umull	r2, r3, r2, r3
 800f766:	099b      	lsrs	r3, r3, #6
 800f768:	4a09      	ldr	r2, [pc, #36]	@ (800f790 <vPortSetupTimerInterrupt+0x44>)
 800f76a:	3b01      	subs	r3, #1
 800f76c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f76e:	4b04      	ldr	r3, [pc, #16]	@ (800f780 <vPortSetupTimerInterrupt+0x34>)
 800f770:	2207      	movs	r2, #7
 800f772:	601a      	str	r2, [r3, #0]
}
 800f774:	bf00      	nop
 800f776:	46bd      	mov	sp, r7
 800f778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop
 800f780:	e000e010 	.word	0xe000e010
 800f784:	e000e018 	.word	0xe000e018
 800f788:	2400003c 	.word	0x2400003c
 800f78c:	10624dd3 	.word	0x10624dd3
 800f790:	e000e014 	.word	0xe000e014

0800f794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f794:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f7a4 <vPortEnableVFP+0x10>
 800f798:	6801      	ldr	r1, [r0, #0]
 800f79a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f79e:	6001      	str	r1, [r0, #0]
 800f7a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f7a2:	bf00      	nop
 800f7a4:	e000ed88 	.word	0xe000ed88

0800f7a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b085      	sub	sp, #20
 800f7ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f7ae:	f3ef 8305 	mrs	r3, IPSR
 800f7b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	2b0f      	cmp	r3, #15
 800f7b8:	d915      	bls.n	800f7e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f7ba:	4a18      	ldr	r2, [pc, #96]	@ (800f81c <vPortValidateInterruptPriority+0x74>)
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	4413      	add	r3, r2
 800f7c0:	781b      	ldrb	r3, [r3, #0]
 800f7c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f7c4:	4b16      	ldr	r3, [pc, #88]	@ (800f820 <vPortValidateInterruptPriority+0x78>)
 800f7c6:	781b      	ldrb	r3, [r3, #0]
 800f7c8:	7afa      	ldrb	r2, [r7, #11]
 800f7ca:	429a      	cmp	r2, r3
 800f7cc:	d20b      	bcs.n	800f7e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f7ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7d2:	f383 8811 	msr	BASEPRI, r3
 800f7d6:	f3bf 8f6f 	isb	sy
 800f7da:	f3bf 8f4f 	dsb	sy
 800f7de:	607b      	str	r3, [r7, #4]
}
 800f7e0:	bf00      	nop
 800f7e2:	bf00      	nop
 800f7e4:	e7fd      	b.n	800f7e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800f824 <vPortValidateInterruptPriority+0x7c>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f7ee:	4b0e      	ldr	r3, [pc, #56]	@ (800f828 <vPortValidateInterruptPriority+0x80>)
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d90b      	bls.n	800f80e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f7f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7fa:	f383 8811 	msr	BASEPRI, r3
 800f7fe:	f3bf 8f6f 	isb	sy
 800f802:	f3bf 8f4f 	dsb	sy
 800f806:	603b      	str	r3, [r7, #0]
}
 800f808:	bf00      	nop
 800f80a:	bf00      	nop
 800f80c:	e7fd      	b.n	800f80a <vPortValidateInterruptPriority+0x62>
	}
 800f80e:	bf00      	nop
 800f810:	3714      	adds	r7, #20
 800f812:	46bd      	mov	sp, r7
 800f814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f818:	4770      	bx	lr
 800f81a:	bf00      	nop
 800f81c:	e000e3f0 	.word	0xe000e3f0
 800f820:	24001914 	.word	0x24001914
 800f824:	e000ed0c 	.word	0xe000ed0c
 800f828:	24001918 	.word	0x24001918

0800f82c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b08a      	sub	sp, #40	@ 0x28
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f834:	2300      	movs	r3, #0
 800f836:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f838:	f7fe fd66 	bl	800e308 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f83c:	4b5c      	ldr	r3, [pc, #368]	@ (800f9b0 <pvPortMalloc+0x184>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d101      	bne.n	800f848 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f844:	f000 f924 	bl	800fa90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f848:	4b5a      	ldr	r3, [pc, #360]	@ (800f9b4 <pvPortMalloc+0x188>)
 800f84a:	681a      	ldr	r2, [r3, #0]
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	4013      	ands	r3, r2
 800f850:	2b00      	cmp	r3, #0
 800f852:	f040 8095 	bne.w	800f980 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d01e      	beq.n	800f89a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f85c:	2208      	movs	r2, #8
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	4413      	add	r3, r2
 800f862:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f003 0307 	and.w	r3, r3, #7
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d015      	beq.n	800f89a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f023 0307 	bic.w	r3, r3, #7
 800f874:	3308      	adds	r3, #8
 800f876:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	f003 0307 	and.w	r3, r3, #7
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d00b      	beq.n	800f89a <pvPortMalloc+0x6e>
	__asm volatile
 800f882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f886:	f383 8811 	msr	BASEPRI, r3
 800f88a:	f3bf 8f6f 	isb	sy
 800f88e:	f3bf 8f4f 	dsb	sy
 800f892:	617b      	str	r3, [r7, #20]
}
 800f894:	bf00      	nop
 800f896:	bf00      	nop
 800f898:	e7fd      	b.n	800f896 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d06f      	beq.n	800f980 <pvPortMalloc+0x154>
 800f8a0:	4b45      	ldr	r3, [pc, #276]	@ (800f9b8 <pvPortMalloc+0x18c>)
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	687a      	ldr	r2, [r7, #4]
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d86a      	bhi.n	800f980 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f8aa:	4b44      	ldr	r3, [pc, #272]	@ (800f9bc <pvPortMalloc+0x190>)
 800f8ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f8ae:	4b43      	ldr	r3, [pc, #268]	@ (800f9bc <pvPortMalloc+0x190>)
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8b4:	e004      	b.n	800f8c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8c2:	685b      	ldr	r3, [r3, #4]
 800f8c4:	687a      	ldr	r2, [r7, #4]
 800f8c6:	429a      	cmp	r2, r3
 800f8c8:	d903      	bls.n	800f8d2 <pvPortMalloc+0xa6>
 800f8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d1f1      	bne.n	800f8b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f8d2:	4b37      	ldr	r3, [pc, #220]	@ (800f9b0 <pvPortMalloc+0x184>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d051      	beq.n	800f980 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f8dc:	6a3b      	ldr	r3, [r7, #32]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	2208      	movs	r2, #8
 800f8e2:	4413      	add	r3, r2
 800f8e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8e8:	681a      	ldr	r2, [r3, #0]
 800f8ea:	6a3b      	ldr	r3, [r7, #32]
 800f8ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8f0:	685a      	ldr	r2, [r3, #4]
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	1ad2      	subs	r2, r2, r3
 800f8f6:	2308      	movs	r3, #8
 800f8f8:	005b      	lsls	r3, r3, #1
 800f8fa:	429a      	cmp	r2, r3
 800f8fc:	d920      	bls.n	800f940 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f8fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	4413      	add	r3, r2
 800f904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f906:	69bb      	ldr	r3, [r7, #24]
 800f908:	f003 0307 	and.w	r3, r3, #7
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d00b      	beq.n	800f928 <pvPortMalloc+0xfc>
	__asm volatile
 800f910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f914:	f383 8811 	msr	BASEPRI, r3
 800f918:	f3bf 8f6f 	isb	sy
 800f91c:	f3bf 8f4f 	dsb	sy
 800f920:	613b      	str	r3, [r7, #16]
}
 800f922:	bf00      	nop
 800f924:	bf00      	nop
 800f926:	e7fd      	b.n	800f924 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f92a:	685a      	ldr	r2, [r3, #4]
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	1ad2      	subs	r2, r2, r3
 800f930:	69bb      	ldr	r3, [r7, #24]
 800f932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f936:	687a      	ldr	r2, [r7, #4]
 800f938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f93a:	69b8      	ldr	r0, [r7, #24]
 800f93c:	f000 f90a 	bl	800fb54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f940:	4b1d      	ldr	r3, [pc, #116]	@ (800f9b8 <pvPortMalloc+0x18c>)
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f946:	685b      	ldr	r3, [r3, #4]
 800f948:	1ad3      	subs	r3, r2, r3
 800f94a:	4a1b      	ldr	r2, [pc, #108]	@ (800f9b8 <pvPortMalloc+0x18c>)
 800f94c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f94e:	4b1a      	ldr	r3, [pc, #104]	@ (800f9b8 <pvPortMalloc+0x18c>)
 800f950:	681a      	ldr	r2, [r3, #0]
 800f952:	4b1b      	ldr	r3, [pc, #108]	@ (800f9c0 <pvPortMalloc+0x194>)
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	429a      	cmp	r2, r3
 800f958:	d203      	bcs.n	800f962 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f95a:	4b17      	ldr	r3, [pc, #92]	@ (800f9b8 <pvPortMalloc+0x18c>)
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	4a18      	ldr	r2, [pc, #96]	@ (800f9c0 <pvPortMalloc+0x194>)
 800f960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f964:	685a      	ldr	r2, [r3, #4]
 800f966:	4b13      	ldr	r3, [pc, #76]	@ (800f9b4 <pvPortMalloc+0x188>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	431a      	orrs	r2, r3
 800f96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f96e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f972:	2200      	movs	r2, #0
 800f974:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f976:	4b13      	ldr	r3, [pc, #76]	@ (800f9c4 <pvPortMalloc+0x198>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	3301      	adds	r3, #1
 800f97c:	4a11      	ldr	r2, [pc, #68]	@ (800f9c4 <pvPortMalloc+0x198>)
 800f97e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f980:	f7fe fcd0 	bl	800e324 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f984:	69fb      	ldr	r3, [r7, #28]
 800f986:	f003 0307 	and.w	r3, r3, #7
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d00b      	beq.n	800f9a6 <pvPortMalloc+0x17a>
	__asm volatile
 800f98e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f992:	f383 8811 	msr	BASEPRI, r3
 800f996:	f3bf 8f6f 	isb	sy
 800f99a:	f3bf 8f4f 	dsb	sy
 800f99e:	60fb      	str	r3, [r7, #12]
}
 800f9a0:	bf00      	nop
 800f9a2:	bf00      	nop
 800f9a4:	e7fd      	b.n	800f9a2 <pvPortMalloc+0x176>
	return pvReturn;
 800f9a6:	69fb      	ldr	r3, [r7, #28]
}
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	3728      	adds	r7, #40	@ 0x28
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}
 800f9b0:	24005524 	.word	0x24005524
 800f9b4:	24005538 	.word	0x24005538
 800f9b8:	24005528 	.word	0x24005528
 800f9bc:	2400551c 	.word	0x2400551c
 800f9c0:	2400552c 	.word	0x2400552c
 800f9c4:	24005530 	.word	0x24005530

0800f9c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b086      	sub	sp, #24
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d04f      	beq.n	800fa7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f9da:	2308      	movs	r3, #8
 800f9dc:	425b      	negs	r3, r3
 800f9de:	697a      	ldr	r2, [r7, #20]
 800f9e0:	4413      	add	r3, r2
 800f9e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f9e8:	693b      	ldr	r3, [r7, #16]
 800f9ea:	685a      	ldr	r2, [r3, #4]
 800f9ec:	4b25      	ldr	r3, [pc, #148]	@ (800fa84 <vPortFree+0xbc>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	4013      	ands	r3, r2
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d10b      	bne.n	800fa0e <vPortFree+0x46>
	__asm volatile
 800f9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9fa:	f383 8811 	msr	BASEPRI, r3
 800f9fe:	f3bf 8f6f 	isb	sy
 800fa02:	f3bf 8f4f 	dsb	sy
 800fa06:	60fb      	str	r3, [r7, #12]
}
 800fa08:	bf00      	nop
 800fa0a:	bf00      	nop
 800fa0c:	e7fd      	b.n	800fa0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fa0e:	693b      	ldr	r3, [r7, #16]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d00b      	beq.n	800fa2e <vPortFree+0x66>
	__asm volatile
 800fa16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa1a:	f383 8811 	msr	BASEPRI, r3
 800fa1e:	f3bf 8f6f 	isb	sy
 800fa22:	f3bf 8f4f 	dsb	sy
 800fa26:	60bb      	str	r3, [r7, #8]
}
 800fa28:	bf00      	nop
 800fa2a:	bf00      	nop
 800fa2c:	e7fd      	b.n	800fa2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fa2e:	693b      	ldr	r3, [r7, #16]
 800fa30:	685a      	ldr	r2, [r3, #4]
 800fa32:	4b14      	ldr	r3, [pc, #80]	@ (800fa84 <vPortFree+0xbc>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	4013      	ands	r3, r2
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d01e      	beq.n	800fa7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d11a      	bne.n	800fa7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fa44:	693b      	ldr	r3, [r7, #16]
 800fa46:	685a      	ldr	r2, [r3, #4]
 800fa48:	4b0e      	ldr	r3, [pc, #56]	@ (800fa84 <vPortFree+0xbc>)
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	43db      	mvns	r3, r3
 800fa4e:	401a      	ands	r2, r3
 800fa50:	693b      	ldr	r3, [r7, #16]
 800fa52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fa54:	f7fe fc58 	bl	800e308 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	685a      	ldr	r2, [r3, #4]
 800fa5c:	4b0a      	ldr	r3, [pc, #40]	@ (800fa88 <vPortFree+0xc0>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	4413      	add	r3, r2
 800fa62:	4a09      	ldr	r2, [pc, #36]	@ (800fa88 <vPortFree+0xc0>)
 800fa64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fa66:	6938      	ldr	r0, [r7, #16]
 800fa68:	f000 f874 	bl	800fb54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fa6c:	4b07      	ldr	r3, [pc, #28]	@ (800fa8c <vPortFree+0xc4>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	3301      	adds	r3, #1
 800fa72:	4a06      	ldr	r2, [pc, #24]	@ (800fa8c <vPortFree+0xc4>)
 800fa74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fa76:	f7fe fc55 	bl	800e324 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fa7a:	bf00      	nop
 800fa7c:	3718      	adds	r7, #24
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	bd80      	pop	{r7, pc}
 800fa82:	bf00      	nop
 800fa84:	24005538 	.word	0x24005538
 800fa88:	24005528 	.word	0x24005528
 800fa8c:	24005534 	.word	0x24005534

0800fa90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fa90:	b480      	push	{r7}
 800fa92:	b085      	sub	sp, #20
 800fa94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fa96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fa9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fa9c:	4b27      	ldr	r3, [pc, #156]	@ (800fb3c <prvHeapInit+0xac>)
 800fa9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	f003 0307 	and.w	r3, r3, #7
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d00c      	beq.n	800fac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	3307      	adds	r3, #7
 800faae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	f023 0307 	bic.w	r3, r3, #7
 800fab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fab8:	68ba      	ldr	r2, [r7, #8]
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	1ad3      	subs	r3, r2, r3
 800fabe:	4a1f      	ldr	r2, [pc, #124]	@ (800fb3c <prvHeapInit+0xac>)
 800fac0:	4413      	add	r3, r2
 800fac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fac8:	4a1d      	ldr	r2, [pc, #116]	@ (800fb40 <prvHeapInit+0xb0>)
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800face:	4b1c      	ldr	r3, [pc, #112]	@ (800fb40 <prvHeapInit+0xb0>)
 800fad0:	2200      	movs	r2, #0
 800fad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	68ba      	ldr	r2, [r7, #8]
 800fad8:	4413      	add	r3, r2
 800fada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fadc:	2208      	movs	r2, #8
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	1a9b      	subs	r3, r3, r2
 800fae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	f023 0307 	bic.w	r3, r3, #7
 800faea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	4a15      	ldr	r2, [pc, #84]	@ (800fb44 <prvHeapInit+0xb4>)
 800faf0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800faf2:	4b14      	ldr	r3, [pc, #80]	@ (800fb44 <prvHeapInit+0xb4>)
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	2200      	movs	r2, #0
 800faf8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fafa:	4b12      	ldr	r3, [pc, #72]	@ (800fb44 <prvHeapInit+0xb4>)
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	2200      	movs	r2, #0
 800fb00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	68fa      	ldr	r2, [r7, #12]
 800fb0a:	1ad2      	subs	r2, r2, r3
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fb10:	4b0c      	ldr	r3, [pc, #48]	@ (800fb44 <prvHeapInit+0xb4>)
 800fb12:	681a      	ldr	r2, [r3, #0]
 800fb14:	683b      	ldr	r3, [r7, #0]
 800fb16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	685b      	ldr	r3, [r3, #4]
 800fb1c:	4a0a      	ldr	r2, [pc, #40]	@ (800fb48 <prvHeapInit+0xb8>)
 800fb1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	685b      	ldr	r3, [r3, #4]
 800fb24:	4a09      	ldr	r2, [pc, #36]	@ (800fb4c <prvHeapInit+0xbc>)
 800fb26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fb28:	4b09      	ldr	r3, [pc, #36]	@ (800fb50 <prvHeapInit+0xc0>)
 800fb2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fb2e:	601a      	str	r2, [r3, #0]
}
 800fb30:	bf00      	nop
 800fb32:	3714      	adds	r7, #20
 800fb34:	46bd      	mov	sp, r7
 800fb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3a:	4770      	bx	lr
 800fb3c:	2400191c 	.word	0x2400191c
 800fb40:	2400551c 	.word	0x2400551c
 800fb44:	24005524 	.word	0x24005524
 800fb48:	2400552c 	.word	0x2400552c
 800fb4c:	24005528 	.word	0x24005528
 800fb50:	24005538 	.word	0x24005538

0800fb54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fb54:	b480      	push	{r7}
 800fb56:	b085      	sub	sp, #20
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fb5c:	4b28      	ldr	r3, [pc, #160]	@ (800fc00 <prvInsertBlockIntoFreeList+0xac>)
 800fb5e:	60fb      	str	r3, [r7, #12]
 800fb60:	e002      	b.n	800fb68 <prvInsertBlockIntoFreeList+0x14>
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	60fb      	str	r3, [r7, #12]
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	687a      	ldr	r2, [r7, #4]
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d8f7      	bhi.n	800fb62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	685b      	ldr	r3, [r3, #4]
 800fb7a:	68ba      	ldr	r2, [r7, #8]
 800fb7c:	4413      	add	r3, r2
 800fb7e:	687a      	ldr	r2, [r7, #4]
 800fb80:	429a      	cmp	r2, r3
 800fb82:	d108      	bne.n	800fb96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	685a      	ldr	r2, [r3, #4]
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	685b      	ldr	r3, [r3, #4]
 800fb8c:	441a      	add	r2, r3
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	685b      	ldr	r3, [r3, #4]
 800fb9e:	68ba      	ldr	r2, [r7, #8]
 800fba0:	441a      	add	r2, r3
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	429a      	cmp	r2, r3
 800fba8:	d118      	bne.n	800fbdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	681a      	ldr	r2, [r3, #0]
 800fbae:	4b15      	ldr	r3, [pc, #84]	@ (800fc04 <prvInsertBlockIntoFreeList+0xb0>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d00d      	beq.n	800fbd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	685a      	ldr	r2, [r3, #4]
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	685b      	ldr	r3, [r3, #4]
 800fbc0:	441a      	add	r2, r3
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	681a      	ldr	r2, [r3, #0]
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	601a      	str	r2, [r3, #0]
 800fbd0:	e008      	b.n	800fbe4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fbd2:	4b0c      	ldr	r3, [pc, #48]	@ (800fc04 <prvInsertBlockIntoFreeList+0xb0>)
 800fbd4:	681a      	ldr	r2, [r3, #0]
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	601a      	str	r2, [r3, #0]
 800fbda:	e003      	b.n	800fbe4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	681a      	ldr	r2, [r3, #0]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fbe4:	68fa      	ldr	r2, [r7, #12]
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d002      	beq.n	800fbf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	687a      	ldr	r2, [r7, #4]
 800fbf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fbf2:	bf00      	nop
 800fbf4:	3714      	adds	r7, #20
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfc:	4770      	bx	lr
 800fbfe:	bf00      	nop
 800fc00:	2400551c 	.word	0x2400551c
 800fc04:	24005524 	.word	0x24005524

0800fc08 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 50);  // Short 50ms beep
 800fc0c:	2132      	movs	r1, #50	@ 0x32
 800fc0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800fc12:	f7f1 fe6f 	bl	80018f4 <Buzzer_PlayTone>
    osDelay(50);                     // Wait for beep to finish
 800fc16:	2032      	movs	r0, #50	@ 0x32
 800fc18:	f7fd fb51 	bl	800d2be <osDelay>
}
 800fc1c:	bf00      	nop
 800fc1e:	bd80      	pop	{r7, pc}

0800fc20 <BUZZER_TASK>:

/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b086      	sub	sp, #24
 800fc24:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 800fc26:	f7f1 fe53 	bl	80018d0 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(1); // 30% volume to avoid being too loud
 800fc2a:	2001      	movs	r0, #1
 800fc2c:	f7f1 feaa 	bl	8001984 <Buzzer_SetVolume>
    
    // Startup sound - quick melody to indicate system start
    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
 800fc30:	4a11      	ldr	r2, [pc, #68]	@ (800fc78 <BUZZER_TASK+0x58>)
 800fc32:	f107 030c 	add.w	r3, r7, #12
 800fc36:	ca07      	ldmia	r2, {r0, r1, r2}
 800fc38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint32_t startup_dur[] = {100, 100, 150};
 800fc3c:	4a0f      	ldr	r2, [pc, #60]	@ (800fc7c <BUZZER_TASK+0x5c>)
 800fc3e:	463b      	mov	r3, r7
 800fc40:	ca07      	ldmia	r2, {r0, r1, r2}
 800fc42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
 800fc46:	4639      	mov	r1, r7
 800fc48:	f107 030c 	add.w	r3, r7, #12
 800fc4c:	2203      	movs	r2, #3
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f7f1 feb6 	bl	80019c0 <Buzzer_PlayMelody>
    
    osDelay(500); // Wait before starting heartbeat
 800fc54:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800fc58:	f7fd fb31 	bl	800d2be <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 800fc5c:	f7ff ffd4 	bl	800fc08 <BuzzerTask_HeartbeatBeep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 800fc60:	4b07      	ldr	r3, [pc, #28]	@ (800fc80 <BUZZER_TASK+0x60>)
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	3301      	adds	r3, #1
 800fc66:	4a06      	ldr	r2, [pc, #24]	@ (800fc80 <BUZZER_TASK+0x60>)
 800fc68:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(1000);
 800fc6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800fc6e:	f7fd fb26 	bl	800d2be <osDelay>
        BuzzerTask_HeartbeatBeep();
 800fc72:	bf00      	nop
 800fc74:	e7f2      	b.n	800fc5c <BUZZER_TASK+0x3c>
 800fc76:	bf00      	nop
 800fc78:	08011590 	.word	0x08011590
 800fc7c:	0801159c 	.word	0x0801159c
 800fc80:	2400553c 	.word	0x2400553c

0800fc84 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 800fc84:	b480      	push	{r7}
 800fc86:	b083      	sub	sp, #12
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
 800fc8c:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	b21a      	sxth	r2, r3
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	3301      	adds	r3, #1
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	b21b      	sxth	r3, r3
 800fc9c:	021b      	lsls	r3, r3, #8
 800fc9e:	b21b      	sxth	r3, r3
 800fca0:	4313      	orrs	r3, r2
 800fca2:	b21b      	sxth	r3, r3
 800fca4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fca8:	b21a      	sxth	r2, r3
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fcb4:	b29b      	uxth	r3, r3
 800fcb6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fcba:	b29b      	uxth	r3, r3
 800fcbc:	b21a      	sxth	r2, r3
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	3301      	adds	r3, #1
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	08db      	lsrs	r3, r3, #3
 800fcca:	b2db      	uxtb	r3, r3
 800fccc:	b21a      	sxth	r2, r3
 800fcce:	683b      	ldr	r3, [r7, #0]
 800fcd0:	3302      	adds	r3, #2
 800fcd2:	781b      	ldrb	r3, [r3, #0]
 800fcd4:	b21b      	sxth	r3, r3
 800fcd6:	015b      	lsls	r3, r3, #5
 800fcd8:	b21b      	sxth	r3, r3
 800fcda:	4313      	orrs	r3, r2
 800fcdc:	b21b      	sxth	r3, r3
 800fcde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fce2:	b21a      	sxth	r2, r3
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800fcee:	b29b      	uxth	r3, r3
 800fcf0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	b21a      	sxth	r2, r3
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	3302      	adds	r3, #2
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	099b      	lsrs	r3, r3, #6
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	b21a      	sxth	r2, r3
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	3303      	adds	r3, #3
 800fd0c:	781b      	ldrb	r3, [r3, #0]
 800fd0e:	b21b      	sxth	r3, r3
 800fd10:	009b      	lsls	r3, r3, #2
 800fd12:	b21b      	sxth	r3, r3
 800fd14:	4313      	orrs	r3, r2
 800fd16:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	3304      	adds	r3, #4
 800fd1c:	781b      	ldrb	r3, [r3, #0]
 800fd1e:	b21b      	sxth	r3, r3
 800fd20:	029b      	lsls	r3, r3, #10
 800fd22:	b21b      	sxth	r3, r3
 800fd24:	4313      	orrs	r3, r2
 800fd26:	b21b      	sxth	r3, r3
 800fd28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd2c:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fd38:	b29b      	uxth	r3, r3
 800fd3a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fd3e:	b29b      	uxth	r3, r3
 800fd40:	b21a      	sxth	r2, r3
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	3304      	adds	r3, #4
 800fd4a:	781b      	ldrb	r3, [r3, #0]
 800fd4c:	085b      	lsrs	r3, r3, #1
 800fd4e:	b2db      	uxtb	r3, r3
 800fd50:	b21a      	sxth	r2, r3
 800fd52:	683b      	ldr	r3, [r7, #0]
 800fd54:	3305      	adds	r3, #5
 800fd56:	781b      	ldrb	r3, [r3, #0]
 800fd58:	b21b      	sxth	r3, r3
 800fd5a:	01db      	lsls	r3, r3, #7
 800fd5c:	b21b      	sxth	r3, r3
 800fd5e:	4313      	orrs	r3, r2
 800fd60:	b21b      	sxth	r3, r3
 800fd62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd66:	b21a      	sxth	r2, r3
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800fd72:	b29b      	uxth	r3, r3
 800fd74:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fd78:	b29b      	uxth	r3, r3
 800fd7a:	b21a      	sxth	r2, r3
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	3305      	adds	r3, #5
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	091b      	lsrs	r3, r3, #4
 800fd88:	b2db      	uxtb	r3, r3
 800fd8a:	109b      	asrs	r3, r3, #2
 800fd8c:	b25b      	sxtb	r3, r3
 800fd8e:	f003 0303 	and.w	r3, r3, #3
 800fd92:	b25a      	sxtb	r2, r3
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	3305      	adds	r3, #5
 800fd9c:	781b      	ldrb	r3, [r3, #0]
 800fd9e:	091b      	lsrs	r3, r3, #4
 800fda0:	b2db      	uxtb	r3, r3
 800fda2:	b25b      	sxtb	r3, r3
 800fda4:	f003 0303 	and.w	r3, r3, #3
 800fda8:	b25a      	sxtb	r2, r3
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 800fdae:	683b      	ldr	r3, [r7, #0]
 800fdb0:	3306      	adds	r3, #6
 800fdb2:	781b      	ldrb	r3, [r3, #0]
 800fdb4:	b21a      	sxth	r2, r3
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	3307      	adds	r3, #7
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	b21b      	sxth	r3, r3
 800fdbe:	021b      	lsls	r3, r3, #8
 800fdc0:	b21b      	sxth	r3, r3
 800fdc2:	4313      	orrs	r3, r2
 800fdc4:	b21a      	sxth	r2, r3
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 800fdca:	683b      	ldr	r3, [r7, #0]
 800fdcc:	3308      	adds	r3, #8
 800fdce:	781b      	ldrb	r3, [r3, #0]
 800fdd0:	b21a      	sxth	r2, r3
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	3309      	adds	r3, #9
 800fdd6:	781b      	ldrb	r3, [r3, #0]
 800fdd8:	b21b      	sxth	r3, r3
 800fdda:	021b      	lsls	r3, r3, #8
 800fddc:	b21b      	sxth	r3, r3
 800fdde:	4313      	orrs	r3, r2
 800fde0:	b21a      	sxth	r2, r3
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	330a      	adds	r3, #10
 800fdea:	781b      	ldrb	r3, [r3, #0]
 800fdec:	b21a      	sxth	r2, r3
 800fdee:	683b      	ldr	r3, [r7, #0]
 800fdf0:	330b      	adds	r3, #11
 800fdf2:	781b      	ldrb	r3, [r3, #0]
 800fdf4:	b21b      	sxth	r3, r3
 800fdf6:	021b      	lsls	r3, r3, #8
 800fdf8:	b21b      	sxth	r3, r3
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	b21a      	sxth	r2, r3
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	691b      	ldr	r3, [r3, #16]
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800fe0c:	441a      	add	r2, r3
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	695b      	ldr	r3, [r3, #20]
 800fe16:	687a      	ldr	r2, [r7, #4]
 800fe18:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800fe1c:	441a      	add	r2, r3
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	330c      	adds	r3, #12
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	b25a      	sxtb	r2, r3
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 800fe2e:	683b      	ldr	r3, [r7, #0]
 800fe30:	330d      	adds	r3, #13
 800fe32:	781b      	ldrb	r3, [r3, #0]
 800fe34:	b25a      	sxtb	r2, r3
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	330e      	adds	r3, #14
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	461a      	mov	r2, r3
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 800fe46:	683b      	ldr	r3, [r7, #0]
 800fe48:	3310      	adds	r3, #16
 800fe4a:	781b      	ldrb	r3, [r3, #0]
 800fe4c:	b21a      	sxth	r2, r3
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	3311      	adds	r3, #17
 800fe52:	781b      	ldrb	r3, [r3, #0]
 800fe54:	b21b      	sxth	r3, r3
 800fe56:	021b      	lsls	r3, r3, #8
 800fe58:	b21b      	sxth	r3, r3
 800fe5a:	4313      	orrs	r3, r2
 800fe5c:	b21a      	sxth	r2, r3
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800fe68:	b29b      	uxth	r3, r3
 800fe6a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fe6e:	b29b      	uxth	r3, r3
 800fe70:	b21a      	sxth	r2, r3
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fe80:	f003 0301 	and.w	r3, r3, #1
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	bf14      	ite	ne
 800fe88:	2301      	movne	r3, #1
 800fe8a:	2300      	moveq	r3, #0
 800fe8c:	b2db      	uxtb	r3, r3
 800fe8e:	461a      	mov	r2, r3
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fe98:	f003 0302 	and.w	r3, r3, #2
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	bf14      	ite	ne
 800fea0:	2301      	movne	r3, #1
 800fea2:	2300      	moveq	r3, #0
 800fea4:	b2db      	uxtb	r3, r3
 800fea6:	461a      	mov	r2, r3
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800feb0:	f003 0304 	and.w	r3, r3, #4
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	bf14      	ite	ne
 800feb8:	2301      	movne	r3, #1
 800feba:	2300      	moveq	r3, #0
 800febc:	b2db      	uxtb	r3, r3
 800febe:	461a      	mov	r2, r3
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fec8:	f003 0308 	and.w	r3, r3, #8
 800fecc:	2b00      	cmp	r3, #0
 800fece:	bf14      	ite	ne
 800fed0:	2301      	movne	r3, #1
 800fed2:	2300      	moveq	r3, #0
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	461a      	mov	r2, r3
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	bf14      	ite	ne
 800fee8:	2301      	movne	r3, #1
 800feea:	2300      	moveq	r3, #0
 800feec:	b2db      	uxtb	r3, r3
 800feee:	461a      	mov	r2, r3
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fef8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	bf14      	ite	ne
 800ff00:	2301      	movne	r3, #1
 800ff02:	2300      	moveq	r3, #0
 800ff04:	b2db      	uxtb	r3, r3
 800ff06:	461a      	mov	r2, r3
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ff10:	f003 0310 	and.w	r3, r3, #16
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	bf14      	ite	ne
 800ff18:	2301      	movne	r3, #1
 800ff1a:	2300      	moveq	r3, #0
 800ff1c:	b2db      	uxtb	r3, r3
 800ff1e:	461a      	mov	r2, r3
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ff2a:	f003 0320 	and.w	r3, r3, #32
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	bf14      	ite	ne
 800ff32:	2301      	movne	r3, #1
 800ff34:	2300      	moveq	r3, #0
 800ff36:	b2db      	uxtb	r3, r3
 800ff38:	461a      	mov	r2, r3
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 800ff40:	bf00      	nop
 800ff42:	370c      	adds	r7, #12
 800ff44:	46bd      	mov	sp, r7
 800ff46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4a:	4770      	bx	lr

0800ff4c <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b083      	sub	sp, #12
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800ff5a:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	3304      	adds	r3, #4
 800ff60:	f04f 0200 	mov.w	r2, #0
 800ff64:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	3308      	adds	r3, #8
 800ff6a:	f04f 0200 	mov.w	r2, #0
 800ff6e:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	330c      	adds	r3, #12
 800ff74:	f04f 0200 	mov.w	r2, #0
 800ff78:	601a      	str	r2, [r3, #0]
}
 800ff7a:	bf00      	nop
 800ff7c:	370c      	adds	r7, #12
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff84:	4770      	bx	lr

0800ff86 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 800ff86:	b580      	push	{r7, lr}
 800ff88:	b084      	sub	sp, #16
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	60f8      	str	r0, [r7, #12]
 800ff8e:	60b9      	str	r1, [r7, #8]
 800ff90:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 800ff92:	68bb      	ldr	r3, [r7, #8]
 800ff94:	edd3 7a00 	vldr	s15, [r3]
 800ff98:	68bb      	ldr	r3, [r7, #8]
 800ff9a:	3304      	adds	r3, #4
 800ff9c:	ed93 7a00 	vldr	s14, [r3]
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	3308      	adds	r3, #8
 800ffa4:	edd3 6a00 	vldr	s13, [r3]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	ed93 6a00 	vldr	s12, [r3]
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	3304      	adds	r3, #4
 800ffb2:	edd3 5a00 	vldr	s11, [r3]
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	3308      	adds	r3, #8
 800ffba:	ed93 5a00 	vldr	s10, [r3]
 800ffbe:	eef0 2a45 	vmov.f32	s5, s10
 800ffc2:	eeb0 2a65 	vmov.f32	s4, s11
 800ffc6:	eef0 1a46 	vmov.f32	s3, s12
 800ffca:	eeb0 1a66 	vmov.f32	s2, s13
 800ffce:	eef0 0a47 	vmov.f32	s1, s14
 800ffd2:	eeb0 0a67 	vmov.f32	s0, s15
 800ffd6:	68f8      	ldr	r0, [r7, #12]
 800ffd8:	f7f0 fcec 	bl	80009b4 <MahonyAHRSupdateIMU>
}
 800ffdc:	bf00      	nop
 800ffde:	3710      	adds	r7, #16
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}

0800ffe4 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b084      	sub	sp, #16
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	607a      	str	r2, [r7, #4]
 800fff0:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	ed93 7a00 	vldr	s14, [r3]
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	330c      	adds	r3, #12
 800fffc:	edd3 7a00 	vldr	s15, [r3]
 8010000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	3304      	adds	r3, #4
 8010008:	edd3 6a00 	vldr	s13, [r3]
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	3308      	adds	r3, #8
 8010010:	edd3 7a00 	vldr	s15, [r3]
 8010014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010018:	ee77 7a27 	vadd.f32	s15, s14, s15
 801001c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	ed93 7a00 	vldr	s14, [r3]
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	edd3 7a00 	vldr	s15, [r3]
 801002c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	3304      	adds	r3, #4
 8010034:	edd3 6a00 	vldr	s13, [r3]
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	3304      	adds	r3, #4
 801003c:	edd3 7a00 	vldr	s15, [r3]
 8010040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010044:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010048:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801004c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010050:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010054:	eef0 0a67 	vmov.f32	s1, s15
 8010058:	eeb0 0a46 	vmov.f32	s0, s12
 801005c:	f000 fde0 	bl	8010c20 <atan2f>
 8010060:	eef0 7a40 	vmov.f32	s15, s0
 8010064:	68bb      	ldr	r3, [r7, #8]
 8010066:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	3304      	adds	r3, #4
 801006e:	ed93 7a00 	vldr	s14, [r3]
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	330c      	adds	r3, #12
 8010076:	edd3 7a00 	vldr	s15, [r3]
 801007a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	edd3 6a00 	vldr	s13, [r3]
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	3308      	adds	r3, #8
 8010088:	edd3 7a00 	vldr	s15, [r3]
 801008c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010094:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010098:	ee67 7a87 	vmul.f32	s15, s15, s14
 801009c:	eeb0 0a67 	vmov.f32	s0, s15
 80100a0:	f000 fd92 	bl	8010bc8 <asinf>
 80100a4:	eef0 7a40 	vmov.f32	s15, s0
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	ed93 7a00 	vldr	s14, [r3]
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	3304      	adds	r3, #4
 80100b8:	edd3 7a00 	vldr	s15, [r3]
 80100bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	3308      	adds	r3, #8
 80100c4:	edd3 6a00 	vldr	s13, [r3]
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	330c      	adds	r3, #12
 80100cc:	edd3 7a00 	vldr	s15, [r3]
 80100d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80100d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80100d8:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	ed93 7a00 	vldr	s14, [r3]
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	edd3 7a00 	vldr	s15, [r3]
 80100e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	330c      	adds	r3, #12
 80100f0:	edd3 6a00 	vldr	s13, [r3]
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	330c      	adds	r3, #12
 80100f8:	edd3 7a00 	vldr	s15, [r3]
 80100fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010100:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010104:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010108:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801010c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010110:	eef0 0a67 	vmov.f32	s1, s15
 8010114:	eeb0 0a46 	vmov.f32	s0, s12
 8010118:	f000 fd82 	bl	8010c20 <atan2f>
 801011c:	eef0 7a40 	vmov.f32	s15, s0
 8010120:	683b      	ldr	r3, [r7, #0]
 8010122:	edc3 7a00 	vstr	s15, [r3]
}
 8010126:	bf00      	nop
 8010128:	3710      	adds	r7, #16
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
	...

08010130 <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 8010130:	b480      	push	{r7}
 8010132:	b093      	sub	sp, #76	@ 0x4c
 8010134:	af00      	add	r7, sp, #0
 8010136:	60f8      	str	r0, [r7, #12]
 8010138:	60b9      	str	r1, [r7, #8]
 801013a:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	647b      	str	r3, [r7, #68]	@ 0x44
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	685b      	ldr	r3, [r3, #4]
 8010146:	643b      	str	r3, [r7, #64]	@ 0x40
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	689b      	ldr	r3, [r3, #8]
 801014c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	68db      	ldr	r3, [r3, #12]
 8010152:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 8010154:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010158:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801015c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010160:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010168:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801016c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010174:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 8010178:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801017c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010180:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010184:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010188:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801018c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010194:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010198:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 801019c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80101a0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80101a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80101a8:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80101ac:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80101b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80101b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80101bc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 80101c0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80101c4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80101c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80101cc:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80101d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80101d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80101d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80101e0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 80101e4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80101e8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80101ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80101f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80101f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80101fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010204:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 8010208:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 801020c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010214:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010218:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 801021c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010220:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010224:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010228:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 801022c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8010230:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010238:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801023c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010240:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010248:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801024c:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 8010250:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010254:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010258:	ee27 7a27 	vmul.f32	s14, s14, s15
 801025c:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010260:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010268:	ee77 7a27 	vadd.f32	s15, s14, s15
 801026c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010270:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 8010274:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010278:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801027c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010280:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010288:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801028c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010294:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	ed93 7a00 	vldr	s14, [r3]
 801029e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80102a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102a6:	68bb      	ldr	r3, [r7, #8]
 80102a8:	3304      	adds	r3, #4
 80102aa:	edd3 6a00 	vldr	s13, [r3]
 80102ae:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80102b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80102b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	3308      	adds	r3, #8
 80102be:	edd3 6a00 	vldr	s13, [r3]
 80102c2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80102c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80102ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	ed93 7a00 	vldr	s14, [r3]
 80102da:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80102de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102e2:	68bb      	ldr	r3, [r7, #8]
 80102e4:	3304      	adds	r3, #4
 80102e6:	edd3 6a00 	vldr	s13, [r3]
 80102ea:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80102ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80102f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80102f6:	68bb      	ldr	r3, [r7, #8]
 80102f8:	3308      	adds	r3, #8
 80102fa:	edd3 6a00 	vldr	s13, [r3]
 80102fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8010302:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	3304      	adds	r3, #4
 801030a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801030e:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 8010312:	68bb      	ldr	r3, [r7, #8]
 8010314:	ed93 7a00 	vldr	s14, [r3]
 8010318:	edd7 7a07 	vldr	s15, [r7, #28]
 801031c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	3304      	adds	r3, #4
 8010324:	edd3 6a00 	vldr	s13, [r3]
 8010328:	edd7 7a06 	vldr	s15, [r7, #24]
 801032c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010330:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	3308      	adds	r3, #8
 8010338:	edd3 6a00 	vldr	s13, [r3]
 801033c:	edd7 7a05 	vldr	s15, [r7, #20]
 8010340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	3308      	adds	r3, #8
 8010348:	ee77 7a27 	vadd.f32	s15, s14, s15
 801034c:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	3308      	adds	r3, #8
 8010354:	edd3 7a00 	vldr	s15, [r3]
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	3308      	adds	r3, #8
 801035c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8010374 <TransformAccelToWorldFrame+0x244>
 8010360:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010364:	edc3 7a00 	vstr	s15, [r3]
}
 8010368:	bf00      	nop
 801036a:	374c      	adds	r7, #76	@ 0x4c
 801036c:	46bd      	mov	sp, r7
 801036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010372:	4770      	bx	lr
 8010374:	411cf5c3 	.word	0x411cf5c3

08010378 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 8010378:	b480      	push	{r7}
 801037a:	b085      	sub	sp, #20
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
 8010380:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	edd3 7a00 	vldr	s15, [r3]
 8010388:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80104c8 <CalculateVelocity+0x150>
 801038c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010390:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80104c8 <CalculateVelocity+0x150>
 8010394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010398:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801039c:	4b4b      	ldr	r3, [pc, #300]	@ (80104cc <CalculateVelocity+0x154>)
 801039e:	edd3 7a00 	vldr	s15, [r3]
 80103a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80103aa:	4b48      	ldr	r3, [pc, #288]	@ (80104cc <CalculateVelocity+0x154>)
 80103ac:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	3304      	adds	r3, #4
 80103b4:	edd3 7a00 	vldr	s15, [r3]
 80103b8:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80104c8 <CalculateVelocity+0x150>
 80103bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80103c0:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80104c8 <CalculateVelocity+0x150>
 80103c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103c8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80103cc:	4b3f      	ldr	r3, [pc, #252]	@ (80104cc <CalculateVelocity+0x154>)
 80103ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80103d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80103da:	4b3c      	ldr	r3, [pc, #240]	@ (80104cc <CalculateVelocity+0x154>)
 80103dc:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	3308      	adds	r3, #8
 80103e4:	edd3 7a00 	vldr	s15, [r3]
 80103e8:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80104c8 <CalculateVelocity+0x150>
 80103ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80103f0:	eddf 7a35 	vldr	s15, [pc, #212]	@ 80104c8 <CalculateVelocity+0x150>
 80103f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80103fc:	4b33      	ldr	r3, [pc, #204]	@ (80104cc <CalculateVelocity+0x154>)
 80103fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8010402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010406:	ee77 7a27 	vadd.f32	s15, s14, s15
 801040a:	4b30      	ldr	r3, [pc, #192]	@ (80104cc <CalculateVelocity+0x154>)
 801040c:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	ed93 7a00 	vldr	s14, [r3]
 8010416:	4b2d      	ldr	r3, [pc, #180]	@ (80104cc <CalculateVelocity+0x154>)
 8010418:	edd3 7a00 	vldr	s15, [r3]
 801041c:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80104d0 <CalculateVelocity+0x158>
 8010420:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	3304      	adds	r3, #4
 8010432:	ed93 7a00 	vldr	s14, [r3]
 8010436:	4b25      	ldr	r3, [pc, #148]	@ (80104cc <CalculateVelocity+0x154>)
 8010438:	edd3 7a01 	vldr	s15, [r3, #4]
 801043c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80104d0 <CalculateVelocity+0x158>
 8010440:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010444:	683b      	ldr	r3, [r7, #0]
 8010446:	3304      	adds	r3, #4
 8010448:	ee77 7a27 	vadd.f32	s15, s14, s15
 801044c:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	3308      	adds	r3, #8
 8010454:	ed93 7a00 	vldr	s14, [r3]
 8010458:	4b1c      	ldr	r3, [pc, #112]	@ (80104cc <CalculateVelocity+0x154>)
 801045a:	edd3 7a02 	vldr	s15, [r3, #8]
 801045e:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80104d0 <CalculateVelocity+0x158>
 8010462:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	3308      	adds	r3, #8
 801046a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801046e:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 8010472:	4b18      	ldr	r3, [pc, #96]	@ (80104d4 <CalculateVelocity+0x15c>)
 8010474:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	ed93 7a00 	vldr	s14, [r3]
 801047c:	edd7 7a03 	vldr	s15, [r7, #12]
 8010480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	3304      	adds	r3, #4
 801048e:	ed93 7a00 	vldr	s14, [r3]
 8010492:	683b      	ldr	r3, [r7, #0]
 8010494:	3304      	adds	r3, #4
 8010496:	edd7 7a03 	vldr	s15, [r7, #12]
 801049a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801049e:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	3308      	adds	r3, #8
 80104a6:	ed93 7a00 	vldr	s14, [r3]
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	3308      	adds	r3, #8
 80104ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80104b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80104b6:	edc3 7a00 	vstr	s15, [r3]
}
 80104ba:	bf00      	nop
 80104bc:	3714      	adds	r7, #20
 80104be:	46bd      	mov	sp, r7
 80104c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c4:	4770      	bx	lr
 80104c6:	bf00      	nop
 80104c8:	3dcccccd 	.word	0x3dcccccd
 80104cc:	240055dc 	.word	0x240055dc
 80104d0:	3a83126f 	.word	0x3a83126f
 80104d4:	3f7fbe77 	.word	0x3f7fbe77

080104d8 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in robot frame
 * @note This gives gravity direction in robot frame, unaffected by yaw rotation
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	ed2d 8b02 	vpush	{d8}
 80104de:	b084      	sub	sp, #16
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
 80104e4:	6039      	str	r1, [r7, #0]
    // Extract pitch and roll angles from quaternion, ignoring yaw
    float pitch = asinf(-2.0f*(quat[1]*quat[3] - quat[0]*quat[2]));
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	3304      	adds	r3, #4
 80104ea:	ed93 7a00 	vldr	s14, [r3]
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	330c      	adds	r3, #12
 80104f2:	edd3 7a00 	vldr	s15, [r3]
 80104f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	edd3 6a00 	vldr	s13, [r3]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	3308      	adds	r3, #8
 8010504:	edd3 7a00 	vldr	s15, [r3]
 8010508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801050c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010510:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010514:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010518:	eeb0 0a67 	vmov.f32	s0, s15
 801051c:	f000 fb54 	bl	8010bc8 <asinf>
 8010520:	ed87 0a03 	vstr	s0, [r7, #12]
    float roll = atan2f(2.0f*(quat[0]*quat[1] + quat[2]*quat[3]), 2.0f*(quat[0]*quat[0] + quat[3]*quat[3]) - 1.0f);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	ed93 7a00 	vldr	s14, [r3]
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	3304      	adds	r3, #4
 801052e:	edd3 7a00 	vldr	s15, [r3]
 8010532:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	3308      	adds	r3, #8
 801053a:	edd3 6a00 	vldr	s13, [r3]
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	330c      	adds	r3, #12
 8010542:	edd3 7a00 	vldr	s15, [r3]
 8010546:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801054a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801054e:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	ed93 7a00 	vldr	s14, [r3]
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	edd3 7a00 	vldr	s15, [r3]
 801055e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	330c      	adds	r3, #12
 8010566:	edd3 6a00 	vldr	s13, [r3]
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	330c      	adds	r3, #12
 801056e:	edd3 7a00 	vldr	s15, [r3]
 8010572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010576:	ee77 7a27 	vadd.f32	s15, s14, s15
 801057a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801057e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010582:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010586:	eef0 0a67 	vmov.f32	s1, s15
 801058a:	eeb0 0a46 	vmov.f32	s0, s12
 801058e:	f000 fb47 	bl	8010c20 <atan2f>
 8010592:	ed87 0a02 	vstr	s0, [r7, #8]
    
    // Calculate gravity vector in robot frame using only pitch and roll
    // When robot is level: gravity = [0, 0, -1]
    // When robot tilts: gravity components change based on tilt angles
    gravity_projected[0] = sinf(pitch);           // X component (forward/backward tilt)
 8010596:	ed97 0a03 	vldr	s0, [r7, #12]
 801059a:	f000 fb7d 	bl	8010c98 <sinf>
 801059e:	eef0 7a40 	vmov.f32	s15, s0
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = -sinf(roll) * cosf(pitch);  // Y component (left/right tilt)  
 80105a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80105ac:	f000 fb74 	bl	8010c98 <sinf>
 80105b0:	eef0 7a40 	vmov.f32	s15, s0
 80105b4:	eeb1 8a67 	vneg.f32	s16, s15
 80105b8:	ed97 0a03 	vldr	s0, [r7, #12]
 80105bc:	f000 fc30 	bl	8010e20 <cosf>
 80105c0:	eef0 7a40 	vmov.f32	s15, s0
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	3304      	adds	r3, #4
 80105c8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80105cc:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = -cosf(pitch) * cosf(roll);  // Z component (up/down)
 80105d0:	ed97 0a03 	vldr	s0, [r7, #12]
 80105d4:	f000 fc24 	bl	8010e20 <cosf>
 80105d8:	eef0 7a40 	vmov.f32	s15, s0
 80105dc:	eeb1 8a67 	vneg.f32	s16, s15
 80105e0:	ed97 0a02 	vldr	s0, [r7, #8]
 80105e4:	f000 fc1c 	bl	8010e20 <cosf>
 80105e8:	eef0 7a40 	vmov.f32	s15, s0
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	3308      	adds	r3, #8
 80105f0:	ee68 7a27 	vmul.f32	s15, s16, s15
 80105f4:	edc3 7a00 	vstr	s15, [r3]
}
 80105f8:	bf00      	nop
 80105fa:	3710      	adds	r7, #16
 80105fc:	46bd      	mov	sp, r7
 80105fe:	ecbd 8b02 	vpop	{d8}
 8010602:	bd80      	pop	{r7, pc}

08010604 <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b082      	sub	sp, #8
 8010608:	af00      	add	r7, sp, #0
 801060a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 801060c:	200a      	movs	r0, #10
 801060e:	f7fc fe56 	bl	800d2be <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 8010612:	e002      	b.n	801061a <ImuTask_Entry+0x16>
    {
        osDelay(100);
 8010614:	2064      	movs	r0, #100	@ 0x64
 8010616:	f7fc fe52 	bl	800d2be <osDelay>
    while(BMI088_init())
 801061a:	f7f0 fd2b 	bl	8001074 <BMI088_init>
 801061e:	4603      	mov	r3, r0
 8010620:	2b00      	cmp	r3, #0
 8010622:	d1f7      	bne.n	8010614 <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 8010624:	4848      	ldr	r0, [pc, #288]	@ (8010748 <ImuTask_Entry+0x144>)
 8010626:	f7ff fc91 	bl	800ff4c <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 801062a:	4b48      	ldr	r3, [pc, #288]	@ (801074c <ImuTask_Entry+0x148>)
 801062c:	f04f 0200 	mov.w	r2, #0
 8010630:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 8010632:	4b46      	ldr	r3, [pc, #280]	@ (801074c <ImuTask_Entry+0x148>)
 8010634:	f04f 0200 	mov.w	r2, #0
 8010638:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 801063a:	4b44      	ldr	r3, [pc, #272]	@ (801074c <ImuTask_Entry+0x148>)
 801063c:	f04f 0200 	mov.w	r2, #0
 8010640:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 8010642:	4b43      	ldr	r3, [pc, #268]	@ (8010750 <ImuTask_Entry+0x14c>)
 8010644:	f04f 0200 	mov.w	r2, #0
 8010648:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 801064a:	4b41      	ldr	r3, [pc, #260]	@ (8010750 <ImuTask_Entry+0x14c>)
 801064c:	f04f 0200 	mov.w	r2, #0
 8010650:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 8010652:	4b3f      	ldr	r3, [pc, #252]	@ (8010750 <ImuTask_Entry+0x14c>)
 8010654:	4a3f      	ldr	r2, [pc, #252]	@ (8010754 <ImuTask_Entry+0x150>)
 8010656:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 8010658:	4a3f      	ldr	r2, [pc, #252]	@ (8010758 <ImuTask_Entry+0x154>)
 801065a:	4940      	ldr	r1, [pc, #256]	@ (801075c <ImuTask_Entry+0x158>)
 801065c:	4840      	ldr	r0, [pc, #256]	@ (8010760 <ImuTask_Entry+0x15c>)
 801065e:	f7f0 fe75 	bl	800134c <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 8010662:	4a3e      	ldr	r2, [pc, #248]	@ (801075c <ImuTask_Entry+0x158>)
 8010664:	493e      	ldr	r1, [pc, #248]	@ (8010760 <ImuTask_Entry+0x15c>)
 8010666:	4838      	ldr	r0, [pc, #224]	@ (8010748 <ImuTask_Entry+0x144>)
 8010668:	f7ff fc8d 	bl	800ff86 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 801066c:	4a3d      	ldr	r2, [pc, #244]	@ (8010764 <ImuTask_Entry+0x160>)
 801066e:	4b3e      	ldr	r3, [pc, #248]	@ (8010768 <ImuTask_Entry+0x164>)
 8010670:	493e      	ldr	r1, [pc, #248]	@ (801076c <ImuTask_Entry+0x168>)
 8010672:	4835      	ldr	r0, [pc, #212]	@ (8010748 <ImuTask_Entry+0x144>)
 8010674:	f7ff fcb6 	bl	800ffe4 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 8010678:	4a3d      	ldr	r2, [pc, #244]	@ (8010770 <ImuTask_Entry+0x16c>)
 801067a:	4938      	ldr	r1, [pc, #224]	@ (801075c <ImuTask_Entry+0x158>)
 801067c:	4832      	ldr	r0, [pc, #200]	@ (8010748 <ImuTask_Entry+0x144>)
 801067e:	f7ff fd57 	bl	8010130 <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 8010682:	4932      	ldr	r1, [pc, #200]	@ (801074c <ImuTask_Entry+0x148>)
 8010684:	483a      	ldr	r0, [pc, #232]	@ (8010770 <ImuTask_Entry+0x16c>)
 8010686:	f7ff fe77 	bl	8010378 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 801068a:	4931      	ldr	r1, [pc, #196]	@ (8010750 <ImuTask_Entry+0x14c>)
 801068c:	482e      	ldr	r0, [pc, #184]	@ (8010748 <ImuTask_Entry+0x144>)
 801068e:	f7ff ff23 	bl	80104d8 <CalculateProjectedGravity>
        
        err_ll = err_l;
 8010692:	4b38      	ldr	r3, [pc, #224]	@ (8010774 <ImuTask_Entry+0x170>)
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	4a38      	ldr	r2, [pc, #224]	@ (8010778 <ImuTask_Entry+0x174>)
 8010698:	6013      	str	r3, [r2, #0]
        err_l = err;
 801069a:	4b38      	ldr	r3, [pc, #224]	@ (801077c <ImuTask_Entry+0x178>)
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	4a35      	ldr	r2, [pc, #212]	@ (8010774 <ImuTask_Entry+0x170>)
 80106a0:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 80106a2:	4b2d      	ldr	r3, [pc, #180]	@ (8010758 <ImuTask_Entry+0x154>)
 80106a4:	edd3 7a00 	vldr	s15, [r3]
 80106a8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8010780 <ImuTask_Entry+0x17c>
 80106ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106b0:	4b32      	ldr	r3, [pc, #200]	@ (801077c <ImuTask_Entry+0x178>)
 80106b2:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 80106b6:	4b31      	ldr	r3, [pc, #196]	@ (801077c <ImuTask_Entry+0x178>)
 80106b8:	edd3 7a00 	vldr	s15, [r3]
 80106bc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010784 <ImuTask_Entry+0x180>
 80106c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80106c4:	4b2d      	ldr	r3, [pc, #180]	@ (801077c <ImuTask_Entry+0x178>)
 80106c6:	edd3 6a00 	vldr	s13, [r3]
 80106ca:	4b2a      	ldr	r3, [pc, #168]	@ (8010774 <ImuTask_Entry+0x170>)
 80106cc:	edd3 7a00 	vldr	s15, [r3]
 80106d0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80106d4:	4b28      	ldr	r3, [pc, #160]	@ (8010778 <ImuTask_Entry+0x174>)
 80106d6:	edd3 7a00 	vldr	s15, [r3]
 80106da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80106de:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8010788 <ImuTask_Entry+0x184>
 80106e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80106e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80106ea:	4b24      	ldr	r3, [pc, #144]	@ (801077c <ImuTask_Entry+0x178>)
 80106ec:	edd3 6a00 	vldr	s13, [r3]
 80106f0:	4b20      	ldr	r3, [pc, #128]	@ (8010774 <ImuTask_Entry+0x170>)
 80106f2:	edd3 7a00 	vldr	s15, [r3]
 80106f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80106fa:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80106fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010706:	4b21      	ldr	r3, [pc, #132]	@ (801078c <ImuTask_Entry+0x188>)
 8010708:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 801070c:	4b1f      	ldr	r3, [pc, #124]	@ (801078c <ImuTask_Entry+0x188>)
 801070e:	edd3 7a00 	vldr	s15, [r3]
 8010712:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8010790 <ImuTask_Entry+0x18c>
 8010716:	eef4 7ac7 	vcmpe.f32	s15, s14
 801071a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801071e:	dd02      	ble.n	8010726 <ImuTask_Entry+0x122>
 8010720:	4b1a      	ldr	r3, [pc, #104]	@ (801078c <ImuTask_Entry+0x188>)
 8010722:	4a1c      	ldr	r2, [pc, #112]	@ (8010794 <ImuTask_Entry+0x190>)
 8010724:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 8010726:	4b19      	ldr	r3, [pc, #100]	@ (801078c <ImuTask_Entry+0x188>)
 8010728:	edd3 7a00 	vldr	s15, [r3]
 801072c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010734:	d503      	bpl.n	801073e <ImuTask_Entry+0x13a>
 8010736:	4b15      	ldr	r3, [pc, #84]	@ (801078c <ImuTask_Entry+0x188>)
 8010738:	f04f 0200 	mov.w	r2, #0
 801073c:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 801073e:	2001      	movs	r0, #1
 8010740:	f7fc fdbd 	bl	800d2be <osDelay>
        BMI088_read(gyro, acc, &temp);
 8010744:	e788      	b.n	8010658 <ImuTask_Entry+0x54>
 8010746:	bf00      	nop
 8010748:	2400558c 	.word	0x2400558c
 801074c:	240055a8 	.word	0x240055a8
 8010750:	240055b4 	.word	0x240055b4
 8010754:	bf800000 	.word	0xbf800000
 8010758:	24005588 	.word	0x24005588
 801075c:	2400557c 	.word	0x2400557c
 8010760:	24005570 	.word	0x24005570
 8010764:	240055a0 	.word	0x240055a0
 8010768:	240055a4 	.word	0x240055a4
 801076c:	2400559c 	.word	0x2400559c
 8010770:	240055d0 	.word	0x240055d0
 8010774:	240055c8 	.word	0x240055c8
 8010778:	240055cc 	.word	0x240055cc
 801077c:	240055c4 	.word	0x240055c4
 8010780:	42200000 	.word	0x42200000
 8010784:	42c80000 	.word	0x42c80000
 8010788:	42480000 	.word	0x42480000
 801078c:	240055c0 	.word	0x240055c0
 8010790:	43fa0000 	.word	0x43fa0000
 8010794:	43fa0000 	.word	0x43fa0000

08010798 <j60_10_TASK>:

motor_t j60_motor[6];
static float time_counter = 0.0f;  // Time counter for sine wave
float target_position = 0.0f;

void j60_10_TASK(void) {
 8010798:	b580      	push	{r7, lr}
 801079a:	af00      	add	r7, sp, #0
	Init_J60_Motor(&j60_motor[0], 1, 1);
 801079c:	2201      	movs	r2, #1
 801079e:	2101      	movs	r1, #1
 80107a0:	481d      	ldr	r0, [pc, #116]	@ (8010818 <j60_10_TASK+0x80>)
 80107a2:	f7f1 f9c5 	bl	8001b30 <Init_J60_Motor>
	Enable_J60_Motor(&j60_motor[0]);
 80107a6:	481c      	ldr	r0, [pc, #112]	@ (8010818 <j60_10_TASK+0x80>)
 80107a8:	f7f1 f982 	bl	8001ab0 <Enable_J60_Motor>
	

    for (;;) {
        // Generate sine wave: amplitude = 1 rad, period = 2 seconds (frequency  0.16 Hz)
        target_position = 3.142f * sinf(time_counter);
 80107ac:	4b1b      	ldr	r3, [pc, #108]	@ (801081c <j60_10_TASK+0x84>)
 80107ae:	edd3 7a00 	vldr	s15, [r3]
 80107b2:	eeb0 0a67 	vmov.f32	s0, s15
 80107b6:	f000 fa6f 	bl	8010c98 <sinf>
 80107ba:	eef0 7a40 	vmov.f32	s15, s0
 80107be:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010820 <j60_10_TASK+0x88>
 80107c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80107c6:	4b17      	ldr	r3, [pc, #92]	@ (8010824 <j60_10_TASK+0x8c>)
 80107c8:	edc3 7a00 	vstr	s15, [r3]
        
        j60_motor[0].cmd.pos_set = target_position;  // Set sine wave position
 80107cc:	4b15      	ldr	r3, [pc, #84]	@ (8010824 <j60_10_TASK+0x8c>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	4a11      	ldr	r2, [pc, #68]	@ (8010818 <j60_10_TASK+0x80>)
 80107d2:	6693      	str	r3, [r2, #104]	@ 0x68
        j60_motor[0].cmd.vel_set = 0.0f;    // No velocity
 80107d4:	4b10      	ldr	r3, [pc, #64]	@ (8010818 <j60_10_TASK+0x80>)
 80107d6:	f04f 0200 	mov.w	r2, #0
 80107da:	66da      	str	r2, [r3, #108]	@ 0x6c
        j60_motor[0].cmd.kp_set = 0.0f;   // Position gain
 80107dc:	4b0e      	ldr	r3, [pc, #56]	@ (8010818 <j60_10_TASK+0x80>)
 80107de:	f04f 0200 	mov.w	r2, #0
 80107e2:	671a      	str	r2, [r3, #112]	@ 0x70
        j60_motor[0].cmd.kd_set = 0.0f;     // Damping gain
 80107e4:	4b0c      	ldr	r3, [pc, #48]	@ (8010818 <j60_10_TASK+0x80>)
 80107e6:	f04f 0200 	mov.w	r2, #0
 80107ea:	675a      	str	r2, [r3, #116]	@ 0x74
        j60_motor[0].cmd.tor_set = 0.0f;    // No torque
 80107ec:	4b0a      	ldr	r3, [pc, #40]	@ (8010818 <j60_10_TASK+0x80>)
 80107ee:	f04f 0200 	mov.w	r2, #0
 80107f2:	679a      	str	r2, [r3, #120]	@ 0x78
        Send_J60_Motor_Command(&j60_motor[0]);
 80107f4:	4808      	ldr	r0, [pc, #32]	@ (8010818 <j60_10_TASK+0x80>)
 80107f6:	f7f1 fa1d 	bl	8001c34 <Send_J60_Motor_Command>
        
        // Increment time (10ms per loop = 0.01 seconds)
        time_counter += 0.01f;
 80107fa:	4b08      	ldr	r3, [pc, #32]	@ (801081c <j60_10_TASK+0x84>)
 80107fc:	edd3 7a00 	vldr	s15, [r3]
 8010800:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8010828 <j60_10_TASK+0x90>
 8010804:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010808:	4b04      	ldr	r3, [pc, #16]	@ (801081c <j60_10_TASK+0x84>)
 801080a:	edc3 7a00 	vstr	s15, [r3]
        
        osDelay(10);  // Wait 10ms for reasonable CAN bus timing
 801080e:	200a      	movs	r0, #10
 8010810:	f7fc fd55 	bl	800d2be <osDelay>
        target_position = 3.142f * sinf(time_counter);
 8010814:	bf00      	nop
 8010816:	e7c9      	b.n	80107ac <j60_10_TASK+0x14>
 8010818:	240055e8 	.word	0x240055e8
 801081c:	240058d0 	.word	0x240058d0
 8010820:	40491687 	.word	0x40491687
 8010824:	240058d4 	.word	0x240058d4
 8010828:	3c23d70a 	.word	0x3c23d70a

0801082c <MCU_TO_PC_DATA_ASSIGN>:

// Use MCU_MSG_SIZE for buffer sizes
uint8_t tx_buffer[MCU_MSG_SIZE];
uint8_t rx_buffer[MCU_MSG_SIZE];

void MCU_TO_PC_DATA_ASSIGN(){
 801082c:	b480      	push	{r7}
 801082e:	af00      	add	r7, sp, #0
	pc_mcu_tx_data[0] = 1.2f;
 8010830:	4b22      	ldr	r3, [pc, #136]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010832:	4a23      	ldr	r2, [pc, #140]	@ (80108c0 <MCU_TO_PC_DATA_ASSIGN+0x94>)
 8010834:	601a      	str	r2, [r3, #0]
	pc_mcu_tx_data[1] += 1.2f;
 8010836:	4b21      	ldr	r3, [pc, #132]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010838:	edd3 7a01 	vldr	s15, [r3, #4]
 801083c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80108c4 <MCU_TO_PC_DATA_ASSIGN+0x98>
 8010840:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010844:	4b1d      	ldr	r3, [pc, #116]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010846:	edc3 7a01 	vstr	s15, [r3, #4]
	pc_mcu_tx_data[2] = 2.2f;
 801084a:	4b1c      	ldr	r3, [pc, #112]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 801084c:	4a1e      	ldr	r2, [pc, #120]	@ (80108c8 <MCU_TO_PC_DATA_ASSIGN+0x9c>)
 801084e:	609a      	str	r2, [r3, #8]
	pc_mcu_tx_data[3] += 2.2f;
 8010850:	4b1a      	ldr	r3, [pc, #104]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010852:	edd3 7a03 	vldr	s15, [r3, #12]
 8010856:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80108cc <MCU_TO_PC_DATA_ASSIGN+0xa0>
 801085a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801085e:	4b17      	ldr	r3, [pc, #92]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010860:	edc3 7a03 	vstr	s15, [r3, #12]
	pc_mcu_tx_data[4] = 3.2f;
 8010864:	4b15      	ldr	r3, [pc, #84]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010866:	4a1a      	ldr	r2, [pc, #104]	@ (80108d0 <MCU_TO_PC_DATA_ASSIGN+0xa4>)
 8010868:	611a      	str	r2, [r3, #16]
	pc_mcu_tx_data[5] += 4.2f;
 801086a:	4b14      	ldr	r3, [pc, #80]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 801086c:	edd3 7a05 	vldr	s15, [r3, #20]
 8010870:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80108d4 <MCU_TO_PC_DATA_ASSIGN+0xa8>
 8010874:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010878:	4b10      	ldr	r3, [pc, #64]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 801087a:	edc3 7a05 	vstr	s15, [r3, #20]
	pc_mcu_tx_data[6] = 5.2f;
 801087e:	4b0f      	ldr	r3, [pc, #60]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010880:	4a15      	ldr	r2, [pc, #84]	@ (80108d8 <MCU_TO_PC_DATA_ASSIGN+0xac>)
 8010882:	619a      	str	r2, [r3, #24]
	pc_mcu_tx_data[7] += 5.2f;
 8010884:	4b0d      	ldr	r3, [pc, #52]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010886:	edd3 7a07 	vldr	s15, [r3, #28]
 801088a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80108dc <MCU_TO_PC_DATA_ASSIGN+0xb0>
 801088e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010892:	4b0a      	ldr	r3, [pc, #40]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010894:	edc3 7a07 	vstr	s15, [r3, #28]
	pc_mcu_tx_data[8] = 6.2f;
 8010898:	4b08      	ldr	r3, [pc, #32]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 801089a:	4a11      	ldr	r2, [pc, #68]	@ (80108e0 <MCU_TO_PC_DATA_ASSIGN+0xb4>)
 801089c:	621a      	str	r2, [r3, #32]
	pc_mcu_tx_data[9] += 6.2f;
 801089e:	4b07      	ldr	r3, [pc, #28]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 80108a0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80108a4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80108e4 <MCU_TO_PC_DATA_ASSIGN+0xb8>
 80108a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80108ac:	4b03      	ldr	r3, [pc, #12]	@ (80108bc <MCU_TO_PC_DATA_ASSIGN+0x90>)
 80108ae:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
}
 80108b2:	bf00      	nop
 80108b4:	46bd      	mov	sp, r7
 80108b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ba:	4770      	bx	lr
 80108bc:	240058d8 	.word	0x240058d8
 80108c0:	3f99999a 	.word	0x3f99999a
 80108c4:	3f99999a 	.word	0x3f99999a
 80108c8:	400ccccd 	.word	0x400ccccd
 80108cc:	400ccccd 	.word	0x400ccccd
 80108d0:	404ccccd 	.word	0x404ccccd
 80108d4:	40866666 	.word	0x40866666
 80108d8:	40a66666 	.word	0x40a66666
 80108dc:	40a66666 	.word	0x40a66666
 80108e0:	40c66666 	.word	0x40c66666
 80108e4:	40c66666 	.word	0x40c66666

080108e8 <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 80108e8:	b480      	push	{r7}
 80108ea:	b085      	sub	sp, #20
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	460b      	mov	r3, r1
 80108f2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80108f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80108f8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 80108fa:	2300      	movs	r3, #0
 80108fc:	81bb      	strh	r3, [r7, #12]
 80108fe:	e028      	b.n	8010952 <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8010900:	89bb      	ldrh	r3, [r7, #12]
 8010902:	687a      	ldr	r2, [r7, #4]
 8010904:	4413      	add	r3, r2
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	b21b      	sxth	r3, r3
 801090a:	021b      	lsls	r3, r3, #8
 801090c:	b21a      	sxth	r2, r3
 801090e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010912:	4053      	eors	r3, r2
 8010914:	b21b      	sxth	r3, r3
 8010916:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010918:	2300      	movs	r3, #0
 801091a:	72fb      	strb	r3, [r7, #11]
 801091c:	e013      	b.n	8010946 <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 801091e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010922:	2b00      	cmp	r3, #0
 8010924:	da09      	bge.n	801093a <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 8010926:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801092a:	005b      	lsls	r3, r3, #1
 801092c:	b21a      	sxth	r2, r3
 801092e:	f241 0321 	movw	r3, #4129	@ 0x1021
 8010932:	4053      	eors	r3, r2
 8010934:	b21b      	sxth	r3, r3
 8010936:	81fb      	strh	r3, [r7, #14]
 8010938:	e002      	b.n	8010940 <crc16_ccitt+0x58>
            else
                crc <<= 1;
 801093a:	89fb      	ldrh	r3, [r7, #14]
 801093c:	005b      	lsls	r3, r3, #1
 801093e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010940:	7afb      	ldrb	r3, [r7, #11]
 8010942:	3301      	adds	r3, #1
 8010944:	72fb      	strb	r3, [r7, #11]
 8010946:	7afb      	ldrb	r3, [r7, #11]
 8010948:	2b07      	cmp	r3, #7
 801094a:	d9e8      	bls.n	801091e <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 801094c:	89bb      	ldrh	r3, [r7, #12]
 801094e:	3301      	adds	r3, #1
 8010950:	81bb      	strh	r3, [r7, #12]
 8010952:	89ba      	ldrh	r2, [r7, #12]
 8010954:	887b      	ldrh	r3, [r7, #2]
 8010956:	429a      	cmp	r2, r3
 8010958:	d3d2      	bcc.n	8010900 <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 801095a:	89fb      	ldrh	r3, [r7, #14]
}
 801095c:	4618      	mov	r0, r3
 801095e:	3714      	adds	r7, #20
 8010960:	46bd      	mov	sp, r7
 8010962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010966:	4770      	bx	lr

08010968 <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 8010968:	b5b0      	push	{r4, r5, r7, lr}
 801096a:	b082      	sub	sp, #8
 801096c:	af00      	add	r7, sp, #0
    // Start first receive
    HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 801096e:	2220      	movs	r2, #32
 8010970:	4916      	ldr	r1, [pc, #88]	@ (80109cc <PC_MCU_UART_TASK+0x64>)
 8010972:	4817      	ldr	r0, [pc, #92]	@ (80109d0 <PC_MCU_UART_TASK+0x68>)
 8010974:	f7f9 fe58 	bl	800a628 <HAL_UART_Receive_IT>

    for (;;) {
        // Pack floats into tx_buffer
        MCU_TO_PC_DATA_ASSIGN();
 8010978:	f7ff ff58 	bl	801082c <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, NUM_FLOATS * 4);
 801097c:	4a15      	ldr	r2, [pc, #84]	@ (80109d4 <PC_MCU_UART_TASK+0x6c>)
 801097e:	4b16      	ldr	r3, [pc, #88]	@ (80109d8 <PC_MCU_UART_TASK+0x70>)
 8010980:	4614      	mov	r4, r2
 8010982:	461d      	mov	r5, r3
 8010984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010986:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010988:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801098c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        uint16_t crc = crc16_ccitt(tx_buffer, NUM_FLOATS * 4);
 8010990:	2120      	movs	r1, #32
 8010992:	4810      	ldr	r0, [pc, #64]	@ (80109d4 <PC_MCU_UART_TASK+0x6c>)
 8010994:	f7ff ffa8 	bl	80108e8 <crc16_ccitt>
 8010998:	4603      	mov	r3, r0
 801099a:	80fb      	strh	r3, [r7, #6]
        tx_buffer[NUM_FLOATS * 4] = crc & 0xFF;
 801099c:	88fb      	ldrh	r3, [r7, #6]
 801099e:	b2da      	uxtb	r2, r3
 80109a0:	4b0c      	ldr	r3, [pc, #48]	@ (80109d4 <PC_MCU_UART_TASK+0x6c>)
 80109a2:	f883 2020 	strb.w	r2, [r3, #32]
        tx_buffer[NUM_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 80109a6:	88fb      	ldrh	r3, [r7, #6]
 80109a8:	0a1b      	lsrs	r3, r3, #8
 80109aa:	b29b      	uxth	r3, r3
 80109ac:	b2da      	uxtb	r2, r3
 80109ae:	4b09      	ldr	r3, [pc, #36]	@ (80109d4 <PC_MCU_UART_TASK+0x6c>)
 80109b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Send message
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_MSG_SIZE);
 80109b4:	2220      	movs	r2, #32
 80109b6:	4907      	ldr	r1, [pc, #28]	@ (80109d4 <PC_MCU_UART_TASK+0x6c>)
 80109b8:	4805      	ldr	r0, [pc, #20]	@ (80109d0 <PC_MCU_UART_TASK+0x68>)
 80109ba:	f7f9 fda1 	bl	800a500 <HAL_UART_Transmit_IT>

        osDelay(1000); // Send every 1 second
 80109be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80109c2:	f7fc fc7c 	bl	800d2be <osDelay>
    for (;;) {
 80109c6:	bf00      	nop
 80109c8:	e7d6      	b.n	8010978 <PC_MCU_UART_TASK+0x10>
 80109ca:	bf00      	nop
 80109cc:	24005958 	.word	0x24005958
 80109d0:	2400160c 	.word	0x2400160c
 80109d4:	24005938 	.word	0x24005938
 80109d8:	240058d8 	.word	0x240058d8

080109dc <memset>:
 80109dc:	4402      	add	r2, r0
 80109de:	4603      	mov	r3, r0
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d100      	bne.n	80109e6 <memset+0xa>
 80109e4:	4770      	bx	lr
 80109e6:	f803 1b01 	strb.w	r1, [r3], #1
 80109ea:	e7f9      	b.n	80109e0 <memset+0x4>

080109ec <_reclaim_reent>:
 80109ec:	4b2d      	ldr	r3, [pc, #180]	@ (8010aa4 <_reclaim_reent+0xb8>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	4283      	cmp	r3, r0
 80109f2:	b570      	push	{r4, r5, r6, lr}
 80109f4:	4604      	mov	r4, r0
 80109f6:	d053      	beq.n	8010aa0 <_reclaim_reent+0xb4>
 80109f8:	69c3      	ldr	r3, [r0, #28]
 80109fa:	b31b      	cbz	r3, 8010a44 <_reclaim_reent+0x58>
 80109fc:	68db      	ldr	r3, [r3, #12]
 80109fe:	b163      	cbz	r3, 8010a1a <_reclaim_reent+0x2e>
 8010a00:	2500      	movs	r5, #0
 8010a02:	69e3      	ldr	r3, [r4, #28]
 8010a04:	68db      	ldr	r3, [r3, #12]
 8010a06:	5959      	ldr	r1, [r3, r5]
 8010a08:	b9b1      	cbnz	r1, 8010a38 <_reclaim_reent+0x4c>
 8010a0a:	3504      	adds	r5, #4
 8010a0c:	2d80      	cmp	r5, #128	@ 0x80
 8010a0e:	d1f8      	bne.n	8010a02 <_reclaim_reent+0x16>
 8010a10:	69e3      	ldr	r3, [r4, #28]
 8010a12:	4620      	mov	r0, r4
 8010a14:	68d9      	ldr	r1, [r3, #12]
 8010a16:	f000 f881 	bl	8010b1c <_free_r>
 8010a1a:	69e3      	ldr	r3, [r4, #28]
 8010a1c:	6819      	ldr	r1, [r3, #0]
 8010a1e:	b111      	cbz	r1, 8010a26 <_reclaim_reent+0x3a>
 8010a20:	4620      	mov	r0, r4
 8010a22:	f000 f87b 	bl	8010b1c <_free_r>
 8010a26:	69e3      	ldr	r3, [r4, #28]
 8010a28:	689d      	ldr	r5, [r3, #8]
 8010a2a:	b15d      	cbz	r5, 8010a44 <_reclaim_reent+0x58>
 8010a2c:	4629      	mov	r1, r5
 8010a2e:	4620      	mov	r0, r4
 8010a30:	682d      	ldr	r5, [r5, #0]
 8010a32:	f000 f873 	bl	8010b1c <_free_r>
 8010a36:	e7f8      	b.n	8010a2a <_reclaim_reent+0x3e>
 8010a38:	680e      	ldr	r6, [r1, #0]
 8010a3a:	4620      	mov	r0, r4
 8010a3c:	f000 f86e 	bl	8010b1c <_free_r>
 8010a40:	4631      	mov	r1, r6
 8010a42:	e7e1      	b.n	8010a08 <_reclaim_reent+0x1c>
 8010a44:	6961      	ldr	r1, [r4, #20]
 8010a46:	b111      	cbz	r1, 8010a4e <_reclaim_reent+0x62>
 8010a48:	4620      	mov	r0, r4
 8010a4a:	f000 f867 	bl	8010b1c <_free_r>
 8010a4e:	69e1      	ldr	r1, [r4, #28]
 8010a50:	b111      	cbz	r1, 8010a58 <_reclaim_reent+0x6c>
 8010a52:	4620      	mov	r0, r4
 8010a54:	f000 f862 	bl	8010b1c <_free_r>
 8010a58:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010a5a:	b111      	cbz	r1, 8010a62 <_reclaim_reent+0x76>
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	f000 f85d 	bl	8010b1c <_free_r>
 8010a62:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a64:	b111      	cbz	r1, 8010a6c <_reclaim_reent+0x80>
 8010a66:	4620      	mov	r0, r4
 8010a68:	f000 f858 	bl	8010b1c <_free_r>
 8010a6c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010a6e:	b111      	cbz	r1, 8010a76 <_reclaim_reent+0x8a>
 8010a70:	4620      	mov	r0, r4
 8010a72:	f000 f853 	bl	8010b1c <_free_r>
 8010a76:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010a78:	b111      	cbz	r1, 8010a80 <_reclaim_reent+0x94>
 8010a7a:	4620      	mov	r0, r4
 8010a7c:	f000 f84e 	bl	8010b1c <_free_r>
 8010a80:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010a82:	b111      	cbz	r1, 8010a8a <_reclaim_reent+0x9e>
 8010a84:	4620      	mov	r0, r4
 8010a86:	f000 f849 	bl	8010b1c <_free_r>
 8010a8a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010a8c:	b111      	cbz	r1, 8010a94 <_reclaim_reent+0xa8>
 8010a8e:	4620      	mov	r0, r4
 8010a90:	f000 f844 	bl	8010b1c <_free_r>
 8010a94:	6a23      	ldr	r3, [r4, #32]
 8010a96:	b11b      	cbz	r3, 8010aa0 <_reclaim_reent+0xb4>
 8010a98:	4620      	mov	r0, r4
 8010a9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010a9e:	4718      	bx	r3
 8010aa0:	bd70      	pop	{r4, r5, r6, pc}
 8010aa2:	bf00      	nop
 8010aa4:	24000050 	.word	0x24000050

08010aa8 <__errno>:
 8010aa8:	4b01      	ldr	r3, [pc, #4]	@ (8010ab0 <__errno+0x8>)
 8010aaa:	6818      	ldr	r0, [r3, #0]
 8010aac:	4770      	bx	lr
 8010aae:	bf00      	nop
 8010ab0:	24000050 	.word	0x24000050

08010ab4 <__libc_init_array>:
 8010ab4:	b570      	push	{r4, r5, r6, lr}
 8010ab6:	4d0d      	ldr	r5, [pc, #52]	@ (8010aec <__libc_init_array+0x38>)
 8010ab8:	4c0d      	ldr	r4, [pc, #52]	@ (8010af0 <__libc_init_array+0x3c>)
 8010aba:	1b64      	subs	r4, r4, r5
 8010abc:	10a4      	asrs	r4, r4, #2
 8010abe:	2600      	movs	r6, #0
 8010ac0:	42a6      	cmp	r6, r4
 8010ac2:	d109      	bne.n	8010ad8 <__libc_init_array+0x24>
 8010ac4:	4d0b      	ldr	r5, [pc, #44]	@ (8010af4 <__libc_init_array+0x40>)
 8010ac6:	4c0c      	ldr	r4, [pc, #48]	@ (8010af8 <__libc_init_array+0x44>)
 8010ac8:	f000 fcc2 	bl	8011450 <_init>
 8010acc:	1b64      	subs	r4, r4, r5
 8010ace:	10a4      	asrs	r4, r4, #2
 8010ad0:	2600      	movs	r6, #0
 8010ad2:	42a6      	cmp	r6, r4
 8010ad4:	d105      	bne.n	8010ae2 <__libc_init_array+0x2e>
 8010ad6:	bd70      	pop	{r4, r5, r6, pc}
 8010ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8010adc:	4798      	blx	r3
 8010ade:	3601      	adds	r6, #1
 8010ae0:	e7ee      	b.n	8010ac0 <__libc_init_array+0xc>
 8010ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ae6:	4798      	blx	r3
 8010ae8:	3601      	adds	r6, #1
 8010aea:	e7f2      	b.n	8010ad2 <__libc_init_array+0x1e>
 8010aec:	08011778 	.word	0x08011778
 8010af0:	08011778 	.word	0x08011778
 8010af4:	08011778 	.word	0x08011778
 8010af8:	0801177c 	.word	0x0801177c

08010afc <__retarget_lock_acquire_recursive>:
 8010afc:	4770      	bx	lr

08010afe <__retarget_lock_release_recursive>:
 8010afe:	4770      	bx	lr

08010b00 <memcpy>:
 8010b00:	440a      	add	r2, r1
 8010b02:	4291      	cmp	r1, r2
 8010b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b08:	d100      	bne.n	8010b0c <memcpy+0xc>
 8010b0a:	4770      	bx	lr
 8010b0c:	b510      	push	{r4, lr}
 8010b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b16:	4291      	cmp	r1, r2
 8010b18:	d1f9      	bne.n	8010b0e <memcpy+0xe>
 8010b1a:	bd10      	pop	{r4, pc}

08010b1c <_free_r>:
 8010b1c:	b538      	push	{r3, r4, r5, lr}
 8010b1e:	4605      	mov	r5, r0
 8010b20:	2900      	cmp	r1, #0
 8010b22:	d041      	beq.n	8010ba8 <_free_r+0x8c>
 8010b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b28:	1f0c      	subs	r4, r1, #4
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	bfb8      	it	lt
 8010b2e:	18e4      	addlt	r4, r4, r3
 8010b30:	f000 f83e 	bl	8010bb0 <__malloc_lock>
 8010b34:	4a1d      	ldr	r2, [pc, #116]	@ (8010bac <_free_r+0x90>)
 8010b36:	6813      	ldr	r3, [r2, #0]
 8010b38:	b933      	cbnz	r3, 8010b48 <_free_r+0x2c>
 8010b3a:	6063      	str	r3, [r4, #4]
 8010b3c:	6014      	str	r4, [r2, #0]
 8010b3e:	4628      	mov	r0, r5
 8010b40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b44:	f000 b83a 	b.w	8010bbc <__malloc_unlock>
 8010b48:	42a3      	cmp	r3, r4
 8010b4a:	d908      	bls.n	8010b5e <_free_r+0x42>
 8010b4c:	6820      	ldr	r0, [r4, #0]
 8010b4e:	1821      	adds	r1, r4, r0
 8010b50:	428b      	cmp	r3, r1
 8010b52:	bf01      	itttt	eq
 8010b54:	6819      	ldreq	r1, [r3, #0]
 8010b56:	685b      	ldreq	r3, [r3, #4]
 8010b58:	1809      	addeq	r1, r1, r0
 8010b5a:	6021      	streq	r1, [r4, #0]
 8010b5c:	e7ed      	b.n	8010b3a <_free_r+0x1e>
 8010b5e:	461a      	mov	r2, r3
 8010b60:	685b      	ldr	r3, [r3, #4]
 8010b62:	b10b      	cbz	r3, 8010b68 <_free_r+0x4c>
 8010b64:	42a3      	cmp	r3, r4
 8010b66:	d9fa      	bls.n	8010b5e <_free_r+0x42>
 8010b68:	6811      	ldr	r1, [r2, #0]
 8010b6a:	1850      	adds	r0, r2, r1
 8010b6c:	42a0      	cmp	r0, r4
 8010b6e:	d10b      	bne.n	8010b88 <_free_r+0x6c>
 8010b70:	6820      	ldr	r0, [r4, #0]
 8010b72:	4401      	add	r1, r0
 8010b74:	1850      	adds	r0, r2, r1
 8010b76:	4283      	cmp	r3, r0
 8010b78:	6011      	str	r1, [r2, #0]
 8010b7a:	d1e0      	bne.n	8010b3e <_free_r+0x22>
 8010b7c:	6818      	ldr	r0, [r3, #0]
 8010b7e:	685b      	ldr	r3, [r3, #4]
 8010b80:	6053      	str	r3, [r2, #4]
 8010b82:	4408      	add	r0, r1
 8010b84:	6010      	str	r0, [r2, #0]
 8010b86:	e7da      	b.n	8010b3e <_free_r+0x22>
 8010b88:	d902      	bls.n	8010b90 <_free_r+0x74>
 8010b8a:	230c      	movs	r3, #12
 8010b8c:	602b      	str	r3, [r5, #0]
 8010b8e:	e7d6      	b.n	8010b3e <_free_r+0x22>
 8010b90:	6820      	ldr	r0, [r4, #0]
 8010b92:	1821      	adds	r1, r4, r0
 8010b94:	428b      	cmp	r3, r1
 8010b96:	bf04      	itt	eq
 8010b98:	6819      	ldreq	r1, [r3, #0]
 8010b9a:	685b      	ldreq	r3, [r3, #4]
 8010b9c:	6063      	str	r3, [r4, #4]
 8010b9e:	bf04      	itt	eq
 8010ba0:	1809      	addeq	r1, r1, r0
 8010ba2:	6021      	streq	r1, [r4, #0]
 8010ba4:	6054      	str	r4, [r2, #4]
 8010ba6:	e7ca      	b.n	8010b3e <_free_r+0x22>
 8010ba8:	bd38      	pop	{r3, r4, r5, pc}
 8010baa:	bf00      	nop
 8010bac:	24005ab4 	.word	0x24005ab4

08010bb0 <__malloc_lock>:
 8010bb0:	4801      	ldr	r0, [pc, #4]	@ (8010bb8 <__malloc_lock+0x8>)
 8010bb2:	f7ff bfa3 	b.w	8010afc <__retarget_lock_acquire_recursive>
 8010bb6:	bf00      	nop
 8010bb8:	24005ab0 	.word	0x24005ab0

08010bbc <__malloc_unlock>:
 8010bbc:	4801      	ldr	r0, [pc, #4]	@ (8010bc4 <__malloc_unlock+0x8>)
 8010bbe:	f7ff bf9e 	b.w	8010afe <__retarget_lock_release_recursive>
 8010bc2:	bf00      	nop
 8010bc4:	24005ab0 	.word	0x24005ab0

08010bc8 <asinf>:
 8010bc8:	b508      	push	{r3, lr}
 8010bca:	ed2d 8b02 	vpush	{d8}
 8010bce:	eeb0 8a40 	vmov.f32	s16, s0
 8010bd2:	f000 f9e3 	bl	8010f9c <__ieee754_asinf>
 8010bd6:	eeb4 8a48 	vcmp.f32	s16, s16
 8010bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bde:	eef0 8a40 	vmov.f32	s17, s0
 8010be2:	d615      	bvs.n	8010c10 <asinf+0x48>
 8010be4:	eeb0 0a48 	vmov.f32	s0, s16
 8010be8:	f000 f81c 	bl	8010c24 <fabsf>
 8010bec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010bf0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bf8:	dd0a      	ble.n	8010c10 <asinf+0x48>
 8010bfa:	f7ff ff55 	bl	8010aa8 <__errno>
 8010bfe:	ecbd 8b02 	vpop	{d8}
 8010c02:	2321      	movs	r3, #33	@ 0x21
 8010c04:	6003      	str	r3, [r0, #0]
 8010c06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010c0a:	4804      	ldr	r0, [pc, #16]	@ (8010c1c <asinf+0x54>)
 8010c0c:	f000 b812 	b.w	8010c34 <nanf>
 8010c10:	eeb0 0a68 	vmov.f32	s0, s17
 8010c14:	ecbd 8b02 	vpop	{d8}
 8010c18:	bd08      	pop	{r3, pc}
 8010c1a:	bf00      	nop
 8010c1c:	080115f0 	.word	0x080115f0

08010c20 <atan2f>:
 8010c20:	f000 baa0 	b.w	8011164 <__ieee754_atan2f>

08010c24 <fabsf>:
 8010c24:	ee10 3a10 	vmov	r3, s0
 8010c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010c2c:	ee00 3a10 	vmov	s0, r3
 8010c30:	4770      	bx	lr
	...

08010c34 <nanf>:
 8010c34:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010c3c <nanf+0x8>
 8010c38:	4770      	bx	lr
 8010c3a:	bf00      	nop
 8010c3c:	7fc00000 	.word	0x7fc00000

08010c40 <sinf_poly>:
 8010c40:	07cb      	lsls	r3, r1, #31
 8010c42:	d412      	bmi.n	8010c6a <sinf_poly+0x2a>
 8010c44:	ee21 5b00 	vmul.f64	d5, d1, d0
 8010c48:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8010c4c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8010c50:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010c54:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8010c58:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010c5c:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010c60:	eea7 0b01 	vfma.f64	d0, d7, d1
 8010c64:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010c68:	4770      	bx	lr
 8010c6a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8010c6e:	ee21 5b01 	vmul.f64	d5, d1, d1
 8010c72:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8010c76:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8010c7a:	eea1 7b06 	vfma.f64	d7, d1, d6
 8010c7e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8010c82:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010c86:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8010c8a:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010c8e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8010c92:	e7e5      	b.n	8010c60 <sinf_poly+0x20>
 8010c94:	0000      	movs	r0, r0
	...

08010c98 <sinf>:
 8010c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010c9a:	ee10 4a10 	vmov	r4, s0
 8010c9e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8010ca2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8010ca6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8010caa:	eef0 7a40 	vmov.f32	s15, s0
 8010cae:	d218      	bcs.n	8010ce2 <sinf+0x4a>
 8010cb0:	ee26 1b06 	vmul.f64	d1, d6, d6
 8010cb4:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8010cb8:	d20a      	bcs.n	8010cd0 <sinf+0x38>
 8010cba:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8010cbe:	d103      	bne.n	8010cc8 <sinf+0x30>
 8010cc0:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8010cc4:	ed8d 1a01 	vstr	s2, [sp, #4]
 8010cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8010ccc:	b003      	add	sp, #12
 8010cce:	bd30      	pop	{r4, r5, pc}
 8010cd0:	483b      	ldr	r0, [pc, #236]	@ (8010dc0 <sinf+0x128>)
 8010cd2:	eeb0 0b46 	vmov.f64	d0, d6
 8010cd6:	2100      	movs	r1, #0
 8010cd8:	b003      	add	sp, #12
 8010cda:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010cde:	f7ff bfaf 	b.w	8010c40 <sinf_poly>
 8010ce2:	f240 422e 	movw	r2, #1070	@ 0x42e
 8010ce6:	4293      	cmp	r3, r2
 8010ce8:	d824      	bhi.n	8010d34 <sinf+0x9c>
 8010cea:	4b35      	ldr	r3, [pc, #212]	@ (8010dc0 <sinf+0x128>)
 8010cec:	ed93 7b08 	vldr	d7, [r3, #32]
 8010cf0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010cf4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010cf8:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010cfc:	ee17 1a90 	vmov	r1, s15
 8010d00:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8010d04:	1609      	asrs	r1, r1, #24
 8010d06:	ee07 1a90 	vmov	s15, r1
 8010d0a:	f001 0203 	and.w	r2, r1, #3
 8010d0e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010d12:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010d16:	ed92 0b00 	vldr	d0, [r2]
 8010d1a:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8010d1e:	f011 0f02 	tst.w	r1, #2
 8010d22:	eea5 6b47 	vfms.f64	d6, d5, d7
 8010d26:	bf08      	it	eq
 8010d28:	4618      	moveq	r0, r3
 8010d2a:	ee26 1b06 	vmul.f64	d1, d6, d6
 8010d2e:	ee20 0b06 	vmul.f64	d0, d0, d6
 8010d32:	e7d1      	b.n	8010cd8 <sinf+0x40>
 8010d34:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8010d38:	d237      	bcs.n	8010daa <sinf+0x112>
 8010d3a:	4922      	ldr	r1, [pc, #136]	@ (8010dc4 <sinf+0x12c>)
 8010d3c:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8010d40:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8010d44:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8010d48:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8010d4c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010d50:	6a10      	ldr	r0, [r2, #32]
 8010d52:	6912      	ldr	r2, [r2, #16]
 8010d54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010d58:	40ab      	lsls	r3, r5
 8010d5a:	fba0 5003 	umull	r5, r0, r0, r3
 8010d5e:	4359      	muls	r1, r3
 8010d60:	fbe3 0102 	umlal	r0, r1, r3, r2
 8010d64:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8010d68:	0f9d      	lsrs	r5, r3, #30
 8010d6a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010d6e:	1ac9      	subs	r1, r1, r3
 8010d70:	f7ef fc5c 	bl	800062c <__aeabi_l2d>
 8010d74:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8010d78:	4b11      	ldr	r3, [pc, #68]	@ (8010dc0 <sinf+0x128>)
 8010d7a:	f004 0203 	and.w	r2, r4, #3
 8010d7e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010d82:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8010db8 <sinf+0x120>
 8010d86:	ed92 0b00 	vldr	d0, [r2]
 8010d8a:	ec41 0b17 	vmov	d7, r0, r1
 8010d8e:	f014 0f02 	tst.w	r4, #2
 8010d92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010d96:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010d9a:	4629      	mov	r1, r5
 8010d9c:	bf08      	it	eq
 8010d9e:	4618      	moveq	r0, r3
 8010da0:	ee27 1b07 	vmul.f64	d1, d7, d7
 8010da4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010da8:	e796      	b.n	8010cd8 <sinf+0x40>
 8010daa:	b003      	add	sp, #12
 8010dac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010db0:	f000 b8e4 	b.w	8010f7c <__math_invalidf>
 8010db4:	f3af 8000 	nop.w
 8010db8:	54442d18 	.word	0x54442d18
 8010dbc:	3c1921fb 	.word	0x3c1921fb
 8010dc0:	08011658 	.word	0x08011658
 8010dc4:	080115f4 	.word	0x080115f4

08010dc8 <sinf_poly>:
 8010dc8:	07cb      	lsls	r3, r1, #31
 8010dca:	d412      	bmi.n	8010df2 <sinf_poly+0x2a>
 8010dcc:	ee21 5b00 	vmul.f64	d5, d1, d0
 8010dd0:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8010dd4:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8010dd8:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010ddc:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8010de0:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010de4:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010de8:	eea7 0b01 	vfma.f64	d0, d7, d1
 8010dec:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010df0:	4770      	bx	lr
 8010df2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8010df6:	ee21 5b01 	vmul.f64	d5, d1, d1
 8010dfa:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8010dfe:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8010e02:	eea1 7b06 	vfma.f64	d7, d1, d6
 8010e06:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8010e0a:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010e0e:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8010e12:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010e16:	eea5 0b06 	vfma.f64	d0, d5, d6
 8010e1a:	e7e5      	b.n	8010de8 <sinf_poly+0x20>
 8010e1c:	0000      	movs	r0, r0
	...

08010e20 <cosf>:
 8010e20:	b538      	push	{r3, r4, r5, lr}
 8010e22:	ee10 4a10 	vmov	r4, s0
 8010e26:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8010e2a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8010e2e:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8010e32:	d21f      	bcs.n	8010e74 <cosf+0x54>
 8010e34:	ee27 7b07 	vmul.f64	d7, d7, d7
 8010e38:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8010e3c:	f0c0 8082 	bcc.w	8010f44 <cosf+0x124>
 8010e40:	ee27 4b07 	vmul.f64	d4, d7, d7
 8010e44:	4b44      	ldr	r3, [pc, #272]	@ (8010f58 <cosf+0x138>)
 8010e46:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8010e4a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8010e4e:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 8010e52:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010e56:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8010e5a:	eea7 0b05 	vfma.f64	d0, d7, d5
 8010e5e:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 8010e62:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010e66:	eea4 0b05 	vfma.f64	d0, d4, d5
 8010e6a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8010e6e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010e72:	bd38      	pop	{r3, r4, r5, pc}
 8010e74:	f240 422e 	movw	r2, #1070	@ 0x42e
 8010e78:	4293      	cmp	r3, r2
 8010e7a:	d829      	bhi.n	8010ed0 <cosf+0xb0>
 8010e7c:	4b36      	ldr	r3, [pc, #216]	@ (8010f58 <cosf+0x138>)
 8010e7e:	ed93 6b08 	vldr	d6, [r3, #32]
 8010e82:	ee27 6b06 	vmul.f64	d6, d7, d6
 8010e86:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8010e8a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010e8e:	ee16 1a90 	vmov	r1, s13
 8010e92:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8010e96:	1609      	asrs	r1, r1, #24
 8010e98:	ee06 1a90 	vmov	s13, r1
 8010e9c:	f001 0203 	and.w	r2, r1, #3
 8010ea0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010ea4:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8010ea8:	ed92 0b00 	vldr	d0, [r2]
 8010eac:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8010eb0:	f011 0f02 	tst.w	r1, #2
 8010eb4:	f081 0101 	eor.w	r1, r1, #1
 8010eb8:	eea5 7b46 	vfms.f64	d7, d5, d6
 8010ebc:	bf08      	it	eq
 8010ebe:	4618      	moveq	r0, r3
 8010ec0:	ee27 1b07 	vmul.f64	d1, d7, d7
 8010ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ec8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010ecc:	f7ff bf7c 	b.w	8010dc8 <sinf_poly>
 8010ed0:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8010ed4:	d232      	bcs.n	8010f3c <cosf+0x11c>
 8010ed6:	4921      	ldr	r1, [pc, #132]	@ (8010f5c <cosf+0x13c>)
 8010ed8:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8010edc:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8010ee0:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8010ee4:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8010ee8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010eec:	6a10      	ldr	r0, [r2, #32]
 8010eee:	6912      	ldr	r2, [r2, #16]
 8010ef0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010ef4:	40ab      	lsls	r3, r5
 8010ef6:	fba0 5003 	umull	r5, r0, r0, r3
 8010efa:	4359      	muls	r1, r3
 8010efc:	fbe3 0102 	umlal	r0, r1, r3, r2
 8010f00:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8010f04:	0f9d      	lsrs	r5, r3, #30
 8010f06:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010f0a:	1ac9      	subs	r1, r1, r3
 8010f0c:	f7ef fb8e 	bl	800062c <__aeabi_l2d>
 8010f10:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8010f14:	4b10      	ldr	r3, [pc, #64]	@ (8010f58 <cosf+0x138>)
 8010f16:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8010f50 <cosf+0x130>
 8010f1a:	ec41 0b17 	vmov	d7, r0, r1
 8010f1e:	f004 0203 	and.w	r2, r4, #3
 8010f22:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010f26:	ed92 0b00 	vldr	d0, [r2]
 8010f2a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010f2e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010f32:	f014 0f02 	tst.w	r4, #2
 8010f36:	f085 0101 	eor.w	r1, r5, #1
 8010f3a:	e7bf      	b.n	8010ebc <cosf+0x9c>
 8010f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f40:	f000 b81c 	b.w	8010f7c <__math_invalidf>
 8010f44:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010f48:	e793      	b.n	8010e72 <cosf+0x52>
 8010f4a:	bf00      	nop
 8010f4c:	f3af 8000 	nop.w
 8010f50:	54442d18 	.word	0x54442d18
 8010f54:	3c1921fb 	.word	0x3c1921fb
 8010f58:	08011658 	.word	0x08011658
 8010f5c:	080115f4 	.word	0x080115f4

08010f60 <with_errnof>:
 8010f60:	b510      	push	{r4, lr}
 8010f62:	ed2d 8b02 	vpush	{d8}
 8010f66:	eeb0 8a40 	vmov.f32	s16, s0
 8010f6a:	4604      	mov	r4, r0
 8010f6c:	f7ff fd9c 	bl	8010aa8 <__errno>
 8010f70:	eeb0 0a48 	vmov.f32	s0, s16
 8010f74:	ecbd 8b02 	vpop	{d8}
 8010f78:	6004      	str	r4, [r0, #0]
 8010f7a:	bd10      	pop	{r4, pc}

08010f7c <__math_invalidf>:
 8010f7c:	eef0 7a40 	vmov.f32	s15, s0
 8010f80:	ee30 7a40 	vsub.f32	s14, s0, s0
 8010f84:	eef4 7a67 	vcmp.f32	s15, s15
 8010f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f8c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8010f90:	d602      	bvs.n	8010f98 <__math_invalidf+0x1c>
 8010f92:	2021      	movs	r0, #33	@ 0x21
 8010f94:	f7ff bfe4 	b.w	8010f60 <with_errnof>
 8010f98:	4770      	bx	lr
	...

08010f9c <__ieee754_asinf>:
 8010f9c:	b538      	push	{r3, r4, r5, lr}
 8010f9e:	ee10 5a10 	vmov	r5, s0
 8010fa2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8010fa6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8010faa:	ed2d 8b04 	vpush	{d8-d9}
 8010fae:	d10c      	bne.n	8010fca <__ieee754_asinf+0x2e>
 8010fb0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011124 <__ieee754_asinf+0x188>
 8010fb4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8011128 <__ieee754_asinf+0x18c>
 8010fb8:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010fbc:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8010fc4:	ecbd 8b04 	vpop	{d8-d9}
 8010fc8:	bd38      	pop	{r3, r4, r5, pc}
 8010fca:	d904      	bls.n	8010fd6 <__ieee754_asinf+0x3a>
 8010fcc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010fd0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8010fd4:	e7f6      	b.n	8010fc4 <__ieee754_asinf+0x28>
 8010fd6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8010fda:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8010fde:	d20b      	bcs.n	8010ff8 <__ieee754_asinf+0x5c>
 8010fe0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8010fe4:	d252      	bcs.n	801108c <__ieee754_asinf+0xf0>
 8010fe6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801112c <__ieee754_asinf+0x190>
 8010fea:	ee70 7a27 	vadd.f32	s15, s0, s15
 8010fee:	eef4 7ae8 	vcmpe.f32	s15, s17
 8010ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff6:	dce5      	bgt.n	8010fc4 <__ieee754_asinf+0x28>
 8010ff8:	f7ff fe14 	bl	8010c24 <fabsf>
 8010ffc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8011000:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011004:	ee28 8a27 	vmul.f32	s16, s16, s15
 8011008:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011130 <__ieee754_asinf+0x194>
 801100c:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011134 <__ieee754_asinf+0x198>
 8011010:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8011138 <__ieee754_asinf+0x19c>
 8011014:	eea8 7a27 	vfma.f32	s14, s16, s15
 8011018:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801113c <__ieee754_asinf+0x1a0>
 801101c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011020:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8011140 <__ieee754_asinf+0x1a4>
 8011024:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011028:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8011144 <__ieee754_asinf+0x1a8>
 801102c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011030:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8011148 <__ieee754_asinf+0x1ac>
 8011034:	eea7 9a88 	vfma.f32	s18, s15, s16
 8011038:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801114c <__ieee754_asinf+0x1b0>
 801103c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8011040:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8011150 <__ieee754_asinf+0x1b4>
 8011044:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011048:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8011154 <__ieee754_asinf+0x1b8>
 801104c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011050:	eeb0 0a48 	vmov.f32	s0, s16
 8011054:	eee7 8a88 	vfma.f32	s17, s15, s16
 8011058:	f000 f9f6 	bl	8011448 <__ieee754_sqrtf>
 801105c:	4b3e      	ldr	r3, [pc, #248]	@ (8011158 <__ieee754_asinf+0x1bc>)
 801105e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8011062:	429c      	cmp	r4, r3
 8011064:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8011068:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801106c:	d93d      	bls.n	80110ea <__ieee754_asinf+0x14e>
 801106e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8011072:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801115c <__ieee754_asinf+0x1c0>
 8011076:	eee0 7a26 	vfma.f32	s15, s0, s13
 801107a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8011128 <__ieee754_asinf+0x18c>
 801107e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011082:	2d00      	cmp	r5, #0
 8011084:	bfd8      	it	le
 8011086:	eeb1 0a40 	vnegle.f32	s0, s0
 801108a:	e79b      	b.n	8010fc4 <__ieee754_asinf+0x28>
 801108c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011090:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8011134 <__ieee754_asinf+0x198>
 8011094:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011130 <__ieee754_asinf+0x194>
 8011098:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8011148 <__ieee754_asinf+0x1ac>
 801109c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80110a0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801113c <__ieee754_asinf+0x1a0>
 80110a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80110a8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8011140 <__ieee754_asinf+0x1a4>
 80110ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80110b0:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8011144 <__ieee754_asinf+0x1a8>
 80110b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80110b8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8011138 <__ieee754_asinf+0x19c>
 80110bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80110c0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801114c <__ieee754_asinf+0x1b0>
 80110c4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80110c8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011150 <__ieee754_asinf+0x1b4>
 80110cc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80110d0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8011154 <__ieee754_asinf+0x1b8>
 80110d4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80110d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80110dc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80110e0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80110e4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80110e8:	e76c      	b.n	8010fc4 <__ieee754_asinf+0x28>
 80110ea:	ee10 3a10 	vmov	r3, s0
 80110ee:	f36f 030b 	bfc	r3, #0, #12
 80110f2:	ee07 3a10 	vmov	s14, r3
 80110f6:	eea7 8a47 	vfms.f32	s16, s14, s14
 80110fa:	ee70 5a00 	vadd.f32	s11, s0, s0
 80110fe:	ee30 0a07 	vadd.f32	s0, s0, s14
 8011102:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011124 <__ieee754_asinf+0x188>
 8011106:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801110a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8011160 <__ieee754_asinf+0x1c4>
 801110e:	eee5 7a66 	vfms.f32	s15, s10, s13
 8011112:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8011116:	eeb0 6a40 	vmov.f32	s12, s0
 801111a:	eea7 6a66 	vfms.f32	s12, s14, s13
 801111e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011122:	e7ac      	b.n	801107e <__ieee754_asinf+0xe2>
 8011124:	b33bbd2e 	.word	0xb33bbd2e
 8011128:	3fc90fdb 	.word	0x3fc90fdb
 801112c:	7149f2ca 	.word	0x7149f2ca
 8011130:	3a4f7f04 	.word	0x3a4f7f04
 8011134:	3811ef08 	.word	0x3811ef08
 8011138:	3e2aaaab 	.word	0x3e2aaaab
 801113c:	bd241146 	.word	0xbd241146
 8011140:	3e4e0aa8 	.word	0x3e4e0aa8
 8011144:	bea6b090 	.word	0xbea6b090
 8011148:	3d9dc62e 	.word	0x3d9dc62e
 801114c:	bf303361 	.word	0xbf303361
 8011150:	4001572d 	.word	0x4001572d
 8011154:	c019d139 	.word	0xc019d139
 8011158:	3f799999 	.word	0x3f799999
 801115c:	333bbd2e 	.word	0x333bbd2e
 8011160:	3f490fdb 	.word	0x3f490fdb

08011164 <__ieee754_atan2f>:
 8011164:	ee10 2a90 	vmov	r2, s1
 8011168:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801116c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011170:	b510      	push	{r4, lr}
 8011172:	eef0 7a40 	vmov.f32	s15, s0
 8011176:	d806      	bhi.n	8011186 <__ieee754_atan2f+0x22>
 8011178:	ee10 0a10 	vmov	r0, s0
 801117c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011180:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011184:	d904      	bls.n	8011190 <__ieee754_atan2f+0x2c>
 8011186:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801118a:	eeb0 0a67 	vmov.f32	s0, s15
 801118e:	bd10      	pop	{r4, pc}
 8011190:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8011194:	d103      	bne.n	801119e <__ieee754_atan2f+0x3a>
 8011196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801119a:	f000 b881 	b.w	80112a0 <atanf>
 801119e:	1794      	asrs	r4, r2, #30
 80111a0:	f004 0402 	and.w	r4, r4, #2
 80111a4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80111a8:	b93b      	cbnz	r3, 80111ba <__ieee754_atan2f+0x56>
 80111aa:	2c02      	cmp	r4, #2
 80111ac:	d05c      	beq.n	8011268 <__ieee754_atan2f+0x104>
 80111ae:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801127c <__ieee754_atan2f+0x118>
 80111b2:	2c03      	cmp	r4, #3
 80111b4:	fe47 7a00 	vseleq.f32	s15, s14, s0
 80111b8:	e7e7      	b.n	801118a <__ieee754_atan2f+0x26>
 80111ba:	b939      	cbnz	r1, 80111cc <__ieee754_atan2f+0x68>
 80111bc:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8011280 <__ieee754_atan2f+0x11c>
 80111c0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011284 <__ieee754_atan2f+0x120>
 80111c4:	2800      	cmp	r0, #0
 80111c6:	fe67 7a27 	vselge.f32	s15, s14, s15
 80111ca:	e7de      	b.n	801118a <__ieee754_atan2f+0x26>
 80111cc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80111d0:	d110      	bne.n	80111f4 <__ieee754_atan2f+0x90>
 80111d2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80111d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80111da:	d107      	bne.n	80111ec <__ieee754_atan2f+0x88>
 80111dc:	2c02      	cmp	r4, #2
 80111de:	d846      	bhi.n	801126e <__ieee754_atan2f+0x10a>
 80111e0:	4b29      	ldr	r3, [pc, #164]	@ (8011288 <__ieee754_atan2f+0x124>)
 80111e2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80111e6:	edd3 7a00 	vldr	s15, [r3]
 80111ea:	e7ce      	b.n	801118a <__ieee754_atan2f+0x26>
 80111ec:	2c02      	cmp	r4, #2
 80111ee:	d841      	bhi.n	8011274 <__ieee754_atan2f+0x110>
 80111f0:	4b26      	ldr	r3, [pc, #152]	@ (801128c <__ieee754_atan2f+0x128>)
 80111f2:	e7f6      	b.n	80111e2 <__ieee754_atan2f+0x7e>
 80111f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80111f8:	d0e0      	beq.n	80111bc <__ieee754_atan2f+0x58>
 80111fa:	1a5b      	subs	r3, r3, r1
 80111fc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011200:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8011204:	da1a      	bge.n	801123c <__ieee754_atan2f+0xd8>
 8011206:	2a00      	cmp	r2, #0
 8011208:	da01      	bge.n	801120e <__ieee754_atan2f+0xaa>
 801120a:	313c      	adds	r1, #60	@ 0x3c
 801120c:	db19      	blt.n	8011242 <__ieee754_atan2f+0xde>
 801120e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8011212:	f7ff fd07 	bl	8010c24 <fabsf>
 8011216:	f000 f843 	bl	80112a0 <atanf>
 801121a:	eef0 7a40 	vmov.f32	s15, s0
 801121e:	2c01      	cmp	r4, #1
 8011220:	d012      	beq.n	8011248 <__ieee754_atan2f+0xe4>
 8011222:	2c02      	cmp	r4, #2
 8011224:	d017      	beq.n	8011256 <__ieee754_atan2f+0xf2>
 8011226:	2c00      	cmp	r4, #0
 8011228:	d0af      	beq.n	801118a <__ieee754_atan2f+0x26>
 801122a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8011290 <__ieee754_atan2f+0x12c>
 801122e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011232:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8011294 <__ieee754_atan2f+0x130>
 8011236:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801123a:	e7a6      	b.n	801118a <__ieee754_atan2f+0x26>
 801123c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8011284 <__ieee754_atan2f+0x120>
 8011240:	e7ed      	b.n	801121e <__ieee754_atan2f+0xba>
 8011242:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011298 <__ieee754_atan2f+0x134>
 8011246:	e7ea      	b.n	801121e <__ieee754_atan2f+0xba>
 8011248:	ee17 3a90 	vmov	r3, s15
 801124c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011250:	ee07 3a90 	vmov	s15, r3
 8011254:	e799      	b.n	801118a <__ieee754_atan2f+0x26>
 8011256:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8011290 <__ieee754_atan2f+0x12c>
 801125a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801125e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8011294 <__ieee754_atan2f+0x130>
 8011262:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011266:	e790      	b.n	801118a <__ieee754_atan2f+0x26>
 8011268:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8011294 <__ieee754_atan2f+0x130>
 801126c:	e78d      	b.n	801118a <__ieee754_atan2f+0x26>
 801126e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801129c <__ieee754_atan2f+0x138>
 8011272:	e78a      	b.n	801118a <__ieee754_atan2f+0x26>
 8011274:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011298 <__ieee754_atan2f+0x134>
 8011278:	e787      	b.n	801118a <__ieee754_atan2f+0x26>
 801127a:	bf00      	nop
 801127c:	c0490fdb 	.word	0xc0490fdb
 8011280:	bfc90fdb 	.word	0xbfc90fdb
 8011284:	3fc90fdb 	.word	0x3fc90fdb
 8011288:	08011744 	.word	0x08011744
 801128c:	08011738 	.word	0x08011738
 8011290:	33bbbd2e 	.word	0x33bbbd2e
 8011294:	40490fdb 	.word	0x40490fdb
 8011298:	00000000 	.word	0x00000000
 801129c:	3f490fdb 	.word	0x3f490fdb

080112a0 <atanf>:
 80112a0:	b538      	push	{r3, r4, r5, lr}
 80112a2:	ee10 5a10 	vmov	r5, s0
 80112a6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80112aa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80112ae:	eef0 7a40 	vmov.f32	s15, s0
 80112b2:	d30f      	bcc.n	80112d4 <atanf+0x34>
 80112b4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80112b8:	d904      	bls.n	80112c4 <atanf+0x24>
 80112ba:	ee70 7a00 	vadd.f32	s15, s0, s0
 80112be:	eeb0 0a67 	vmov.f32	s0, s15
 80112c2:	bd38      	pop	{r3, r4, r5, pc}
 80112c4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80113fc <atanf+0x15c>
 80112c8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011400 <atanf+0x160>
 80112cc:	2d00      	cmp	r5, #0
 80112ce:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80112d2:	e7f4      	b.n	80112be <atanf+0x1e>
 80112d4:	4b4b      	ldr	r3, [pc, #300]	@ (8011404 <atanf+0x164>)
 80112d6:	429c      	cmp	r4, r3
 80112d8:	d810      	bhi.n	80112fc <atanf+0x5c>
 80112da:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80112de:	d20a      	bcs.n	80112f6 <atanf+0x56>
 80112e0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011408 <atanf+0x168>
 80112e4:	ee30 7a07 	vadd.f32	s14, s0, s14
 80112e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80112ec:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80112f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112f4:	dce3      	bgt.n	80112be <atanf+0x1e>
 80112f6:	f04f 33ff 	mov.w	r3, #4294967295
 80112fa:	e013      	b.n	8011324 <atanf+0x84>
 80112fc:	f7ff fc92 	bl	8010c24 <fabsf>
 8011300:	4b42      	ldr	r3, [pc, #264]	@ (801140c <atanf+0x16c>)
 8011302:	429c      	cmp	r4, r3
 8011304:	d84f      	bhi.n	80113a6 <atanf+0x106>
 8011306:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801130a:	429c      	cmp	r4, r3
 801130c:	d841      	bhi.n	8011392 <atanf+0xf2>
 801130e:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8011312:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011316:	eea0 7a27 	vfma.f32	s14, s0, s15
 801131a:	2300      	movs	r3, #0
 801131c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011320:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011324:	1c5a      	adds	r2, r3, #1
 8011326:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801132a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8011410 <atanf+0x170>
 801132e:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8011414 <atanf+0x174>
 8011332:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 8011418 <atanf+0x178>
 8011336:	ee66 6a06 	vmul.f32	s13, s12, s12
 801133a:	eee6 5a87 	vfma.f32	s11, s13, s14
 801133e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 801141c <atanf+0x17c>
 8011342:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011346:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8011420 <atanf+0x180>
 801134a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801134e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8011424 <atanf+0x184>
 8011352:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011356:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011428 <atanf+0x188>
 801135a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801135e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801142c <atanf+0x18c>
 8011362:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011366:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011430 <atanf+0x190>
 801136a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801136e:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8011434 <atanf+0x194>
 8011372:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011376:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011438 <atanf+0x198>
 801137a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801137e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011382:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011386:	ee27 7a87 	vmul.f32	s14, s15, s14
 801138a:	d121      	bne.n	80113d0 <atanf+0x130>
 801138c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011390:	e795      	b.n	80112be <atanf+0x1e>
 8011392:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011396:	ee30 7a67 	vsub.f32	s14, s0, s15
 801139a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801139e:	2301      	movs	r3, #1
 80113a0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80113a4:	e7be      	b.n	8011324 <atanf+0x84>
 80113a6:	4b25      	ldr	r3, [pc, #148]	@ (801143c <atanf+0x19c>)
 80113a8:	429c      	cmp	r4, r3
 80113aa:	d80b      	bhi.n	80113c4 <atanf+0x124>
 80113ac:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80113b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80113b4:	eea0 7a27 	vfma.f32	s14, s0, s15
 80113b8:	2302      	movs	r3, #2
 80113ba:	ee70 6a67 	vsub.f32	s13, s0, s15
 80113be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113c2:	e7af      	b.n	8011324 <atanf+0x84>
 80113c4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80113c8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80113cc:	2303      	movs	r3, #3
 80113ce:	e7a9      	b.n	8011324 <atanf+0x84>
 80113d0:	4a1b      	ldr	r2, [pc, #108]	@ (8011440 <atanf+0x1a0>)
 80113d2:	491c      	ldr	r1, [pc, #112]	@ (8011444 <atanf+0x1a4>)
 80113d4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80113d8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80113dc:	edd3 6a00 	vldr	s13, [r3]
 80113e0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80113e4:	2d00      	cmp	r5, #0
 80113e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80113ea:	edd2 7a00 	vldr	s15, [r2]
 80113ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80113f2:	bfb8      	it	lt
 80113f4:	eef1 7a67 	vneglt.f32	s15, s15
 80113f8:	e761      	b.n	80112be <atanf+0x1e>
 80113fa:	bf00      	nop
 80113fc:	bfc90fdb 	.word	0xbfc90fdb
 8011400:	3fc90fdb 	.word	0x3fc90fdb
 8011404:	3edfffff 	.word	0x3edfffff
 8011408:	7149f2ca 	.word	0x7149f2ca
 801140c:	3f97ffff 	.word	0x3f97ffff
 8011410:	3c8569d7 	.word	0x3c8569d7
 8011414:	3d4bda59 	.word	0x3d4bda59
 8011418:	bd6ef16b 	.word	0xbd6ef16b
 801141c:	3d886b35 	.word	0x3d886b35
 8011420:	3dba2e6e 	.word	0x3dba2e6e
 8011424:	3e124925 	.word	0x3e124925
 8011428:	3eaaaaab 	.word	0x3eaaaaab
 801142c:	bd15a221 	.word	0xbd15a221
 8011430:	bd9d8795 	.word	0xbd9d8795
 8011434:	bde38e38 	.word	0xbde38e38
 8011438:	be4ccccd 	.word	0xbe4ccccd
 801143c:	401bffff 	.word	0x401bffff
 8011440:	08011760 	.word	0x08011760
 8011444:	08011750 	.word	0x08011750

08011448 <__ieee754_sqrtf>:
 8011448:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801144c:	4770      	bx	lr
	...

08011450 <_init>:
 8011450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011452:	bf00      	nop
 8011454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011456:	bc08      	pop	{r3}
 8011458:	469e      	mov	lr, r3
 801145a:	4770      	bx	lr

0801145c <_fini>:
 801145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801145e:	bf00      	nop
 8011460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011462:	bc08      	pop	{r3}
 8011464:	469e      	mov	lr, r3
 8011466:	4770      	bx	lr
