{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627816883037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627816883037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  1 18:21:22 2021 " "Processing started: Sun Aug  1 18:21:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627816883037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816883037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off median -c median " "Command: quartus_map --read_settings_files=on --write_settings_files=off median -c median" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816883037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627816883249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627816883250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/ValidInOut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/ValidInOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValidInOut " "Found entity 1: ValidInOut" {  } { { "../ValidInOut.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/ValidInOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/Transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/Transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transfer " "Found entity 1: Transfer" {  } { { "../Transfer.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/Transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "../test_module.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/REG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_9 " "Found entity 1: med_9" {  } { { "../med_9.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_3 " "Found entity 1: med_3" {  } { { "../med_3.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_kernel_3 " "Found entity 1: line_buffer_kernel_3" {  } { { "../line_buffer_kernel_3.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../line_buffer.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816889224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816889224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627816889264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_inst\"" {  } { { "../top.v" "datapath_inst" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module datapath:datapath_inst\|test_module:test_module_inst " "Elaborating entity \"test_module\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\"" {  } { { "../datapath.v" "test_module_inst" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_module.v(33) " "Verilog HDL assignment warning at test_module.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../test_module.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889267 "|top|datapath:datapath_inst|test_module:test_module_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer_kernel_3 datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff " "Elaborating entity \"line_buffer_kernel_3\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\"" {  } { { "../test_module.v" "linebuff" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|REG:RR22 " "Elaborating entity \"REG\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|REG:RR22\"" {  } { { "../line_buffer_kernel_3.v" "RR22" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|line_buffer:Line2 " "Elaborating entity \"line_buffer\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|line_buffer:Line2\"" {  } { { "../line_buffer_kernel_3.v" "Line2" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValidInOut datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere " "Elaborating entity \"ValidInOut\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere\"" {  } { { "../line_buffer_kernel_3.v" "rere" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/line_buffer_kernel_3.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transfer datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans " "Elaborating entity \"Transfer\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\"" {  } { { "../ValidInOut.v" "Trans" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/ValidInOut.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\|REG:transfer_block\[0\].RERE " "Elaborating entity \"REG\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\|REG:transfer_block\[0\].RERE\"" {  } { { "../Transfer.v" "transfer_block\[0\].RERE" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/Transfer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "med_9 datapath:datapath_inst\|test_module:test_module_inst\|med_9:med " "Elaborating entity \"med_9\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|med_9:med\"" {  } { { "../test_module.v" "med" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "med_3 datapath:datapath_inst\|test_module:test_module_inst\|med_9:med\|med_3:median1 " "Elaborating entity \"med_3\" for hierarchy \"datapath:datapath_inst\|test_module:test_module_inst\|med_9:med\|med_3:median1\"" {  } { { "../med_9.v" "median1" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/med_9.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo datapath:datapath_inst\|fifo:fifo_inst2 " "Elaborating entity \"fifo\" for hierarchy \"datapath:datapath_inst\|fifo:fifo_inst2\"" {  } { { "../datapath.v" "fifo_inst2" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo.v(52) " "Verilog HDL assignment warning at fifo.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../fifo.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889674 "|top|datapath:datapath_inst|fifo:fifo_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo.v(53) " "Verilog HDL assignment warning at fifo.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../fifo.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889674 "|top|datapath:datapath_inst|fifo:fifo_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fifo.v(64) " "Verilog HDL assignment warning at fifo.v(64): truncated value with size 32 to match size of target (17)" {  } { { "../fifo.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889674 "|top|datapath:datapath_inst|fifo:fifo_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (17)" {  } { { "../fifo.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889674 "|top|datapath:datapath_inst|fifo:fifo_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "../top.v" "control_inst" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816889674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 control.v(16) " "Verilog HDL assignment warning at control.v(16): truncated value with size 32 to match size of target (18)" {  } { { "../control.v" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627816889675 "|top|control:control_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:datapath_inst\|fifo:fifo_inst2\|fifo_ram_rtl_0 " "Inferred RAM node \"datapath:datapath_inst\|fifo:fifo_inst2\|fifo_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627816891313 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath_inst\|fifo:fifo_inst2\|fifo_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath_inst\|fifo:fifo_inst2\|fifo_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627816892064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627816892064 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627816892064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_inst\|fifo:fifo_inst2\|altsyncram:fifo_ram_rtl_0 " "Elaborated megafunction instantiation \"datapath:datapath_inst\|fifo:fifo_inst2\|altsyncram:fifo_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816892118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_inst\|fifo:fifo_inst2\|altsyncram:fifo_ram_rtl_0 " "Instantiated megafunction \"datapath:datapath_inst\|fifo:fifo_inst2\|altsyncram:fifo_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627816892119 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627816892119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdn1 " "Found entity 1: altsyncram_gdn1" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/quartus/db/altsyncram_gdn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816892158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816892158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/quartus/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816892189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816892189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "/home/datnt/DATA/Median_Fillter_Verilog/src/verilog/quartus/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627816892219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816892219 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627816892424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627816892950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627816894082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627816894082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4817 " "Implemented 4817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627816894461 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627816894461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4734 " "Implemented 4734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627816894461 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627816894461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627816894461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627816894487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  1 18:21:34 2021 " "Processing ended: Sun Aug  1 18:21:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627816894487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627816894487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627816894487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627816894487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627816926108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627816926109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  1 18:22:05 2021 " "Processing started: Sun Aug  1 18:22:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627816926109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627816926109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp median -c median --netlist_type=sgate " "Command: quartus_npp median -c median --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627816926109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1627816926166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627816926727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  1 18:22:06 2021 " "Processing ended: Sun Aug  1 18:22:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627816926727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627816926727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627816926727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627816926727 ""}
