Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 22334BC6BDC
	for <lists+qemu-devel@lfdr.de>; Thu, 09 Oct 2025 00:06:38 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v6c9E-0003t5-SQ; Wed, 08 Oct 2025 17:56:36 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v6c9B-0003sJ-3G
 for qemu-devel@nongnu.org; Wed, 08 Oct 2025 17:56:33 -0400
Received: from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v6c8z-0006cY-SE
 for qemu-devel@nongnu.org; Wed, 08 Oct 2025 17:56:32 -0400
Received: by mail-pl1-x62c.google.com with SMTP id
 d9443c01a7336-27eec33b737so4614915ad.1
 for <qemu-devel@nongnu.org>; Wed, 08 Oct 2025 14:56:20 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1759960577; x=1760565377; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=rWJOhjURiEbCRYa8c3KW2+y29uA+cSYlWdH7crvrg6I=;
 b=M8X7xigI4FTNliIB0bgQh3e/hgdGybTSEzm7sEv0PheIWAVpVnpdHs2Qc0XYEkNDsV
 LM2obklonWW0p1lDiARAXCgKKNn3wXypXbOx09wCMYr009nidCQL0wQIthyiT4Iif1BL
 AzI9SaKJIs5p8qAcbFJMokirVsYvd3D1YuxUAwcJU3vztsry0e5zuqD0oLWbpDVBqabJ
 qVtr6MyQ4pupWudap7joeWkY+Ri7sSyH5rjtvBzhVkbMLZ1oGLUsB/8sq0/BCQ/a3tTq
 OgbH7RelunCKkQzBfRE8eDcUd3Bct8oHlvoE3hbL3IEkwhGh7I1Bwy8VxLORe6kJOaf9
 AorA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1759960577; x=1760565377;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=rWJOhjURiEbCRYa8c3KW2+y29uA+cSYlWdH7crvrg6I=;
 b=DtwzOD+ZfcS90E8vnmAGPGrNvlkHJxbdehdpaBGrhAhK0kWfzYROrH/q1Yb8e/CW6u
 WCTQwZZojtlhxQP3jlhCap7T/ihTfsFWR4hyWNd0BynTn4NWPbK00yWc80tG8JWifgvh
 bwVPDwK9bModdNhIFwK9Al0GSW51Kbq6yJz12MVTF//Llhrk9zYOOqdulgIpBqibQsF2
 +rWR0eUldZigIgSQRSczxRMmgTJjUMlB1NOuPumJts1NzJ2DJQ4qt37xvks4bpXqZiak
 HvDk6XOra/O9goxHtOJQYEj9Svxov+FcdM8pMMRLY/7oUC2Nm+Pnq14StXVzq9bu46zN
 +9QA==
X-Gm-Message-State: AOJu0YxVrORrXHqPsUXO+3AceykAmVdjDOnwi8rD1+ywNsltBJtMAoa1
 t8pXI18CNp2DYOAFk6DhBZall1XXDDGdiE9ztHskCD4Ddi8zog0zAghqTvd+aCOt8tVmog4SJX5
 IprGSWCw=
X-Gm-Gg: ASbGnct+oxcn3tjkZ6RFhisp5AfExVFbaZYmoLDFpczIzJrfMzO8K0xsGdPdDPsFgd+
 PM9jNZclWSJwZuln+8BxsB+AAilosGbAjZoem0K/ICMtVmIIQYgl3AEkGO9AhAZy5WBG74IbXB2
 nNeJ9uHhZjwKeDgSYd5K6NYPS1W8PoVuuZM3QYJbf4SUA4LVBzeiIij54MW/CJiiqNDslnpOIXw
 PQmrqwbyxSIZGkQZh4q1Eft3DXeobuf8kTlkSJQc4vO9na/4ZxLdd5nc8rnfe28haxPHNQKfpqH
 LRMFKWp35UQnXuqsFvcpjIIImaAWQpkkmR1R7/690nYneaWnjSpYIxRp3U8bImZEi1Wzm8FJKAO
 sPPv4UfDh+xh6ESpeLwvkjliW3IrfG43cMLOD6yBn3K8BKszHBkjWhib5
X-Google-Smtp-Source: AGHT+IEgurIOkx0WpZz/bZ8oRZg00njRa41uQsTCAmc35sWDU2EHECKuywkmLiBDYmWWlR5EGZkmDQ==
X-Received: by 2002:a17:902:ce81:b0:266:f01a:98c4 with SMTP id
 d9443c01a7336-2902723e35cmr65703875ad.13.1759960576617; 
 Wed, 08 Oct 2025 14:56:16 -0700 (PDT)
Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-29034e44ef9sm7354285ad.52.2025.10.08.14.56.16
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 08 Oct 2025 14:56:16 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org,
	Pierrick Bouvier <pierrick.bouvier@linaro.org>
Subject: [PATCH v7 03/73] target/arm: Enable TCR2_ELx.PIE
Date: Wed,  8 Oct 2025 14:55:03 -0700
Message-ID: <20251008215613.300150-4-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20251008215613.300150-1-richard.henderson@linaro.org>
References: <20251008215613.300150-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62c;
 envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/helper.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/target/arm/helper.c b/target/arm/helper.c
index b7bf45afc1..c9ebdf144e 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -5902,8 +5902,12 @@ static CPAccessResult tcr2_el1_access(CPUARMState *env, const ARMCPRegInfo *ri,
 static void tcr2_el1_write(CPUARMState *env, const ARMCPRegInfo *ri,
                            uint64_t value)
 {
+    ARMCPU *cpu = env_archcpu(env);
     uint64_t valid_mask = 0;
 
+    if (cpu_isar_feature(aa64_s1pie, cpu)) {
+        valid_mask |= TCR2_PIE;
+    }
     value &= valid_mask;
     raw_write(env, ri, value);
 }
@@ -5911,8 +5915,12 @@ static void tcr2_el1_write(CPUARMState *env, const ARMCPRegInfo *ri,
 static void tcr2_el2_write(CPUARMState *env, const ARMCPRegInfo *ri,
                            uint64_t value)
 {
+    ARMCPU *cpu = env_archcpu(env);
     uint64_t valid_mask = 0;
 
+    if (cpu_isar_feature(aa64_s1pie, cpu)) {
+        valid_mask |= TCR2_PIE;
+    }
     value &= valid_mask;
     raw_write(env, ri, value);
 }
-- 
2.43.0


