{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668788526721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668788526722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:22:06 2022 " "Processing started: Fri Nov 18 10:22:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668788526722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788526722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioBufferTest -c AudioBufferTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788526722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668788527021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668788527022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/SDRAMtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SDRAMtest/synthesis/SDRAMtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAMtest-rtl " "Found design unit 1: SDRAMtest-rtl" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534329 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest " "Found entity 1: SDRAMtest" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_mm_interconnect_0 " "Found entity 1: SDRAMtest_mm_interconnect_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_sys_sdram_pll_0 " "Found entity 1: SDRAMtest_sys_sdram_pll_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMtest/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_new_sdram_controller_0_input_efifo_module " "Found entity 1: SDRAMtest_new_sdram_controller_0_input_efifo_module" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534338 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAMtest_new_sdram_controller_0 " "Found entity 2: SDRAMtest_new_sdram_controller_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/synthesis/ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534339 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/ADC_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/ADC_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0 " "Found entity 1: ADC_modular_adc_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668788534344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/synthesis/submodules/ADC_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file ADC/synthesis/submodules/ADC_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_altpll_0_dffpipe_l2c " "Found entity 1: ADC_altpll_0_dffpipe_l2c" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534348 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_altpll_0_stdsync_sv6 " "Found entity 2: ADC_altpll_0_stdsync_sv6" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534348 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_altpll_0_altpll_kr22 " "Found entity 3: ADC_altpll_0_altpll_kr22" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534348 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_altpll_0 " "Found entity 4: ADC_altpll_0" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioBufferTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AudioBufferTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioBufferTest-test " "Found design unit 1: AudioBufferTest-test" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534349 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioBufferTest " "Found entity 1: AudioBufferTest" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534349 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668788534354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668788534354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668788534354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668788534356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioBufferTest " "Elaborating entity \"AudioBufferTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668788534407 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display3 AudioBufferTest.vhd(15) " "VHDL Signal Declaration warning at AudioBufferTest.vhd(15): used implicit default value for signal \"display3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sop AudioBufferTest.vhd(38) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(38): object \"adc_sop\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_eop AudioBufferTest.vhd(38) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(38): object \"adc_eop\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_ready AudioBufferTest.vhd(38) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(38): object \"adc_ready\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_rchannel AudioBufferTest.vhd(39) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(39): object \"adc_rchannel\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_dram AudioBufferTest.vhd(47) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(47): object \"reset_dram\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BufferFull AudioBufferTest.vhd(68) " "Verilog HDL or VHDL warning at AudioBufferTest.vhd(68): object \"BufferFull\" assigned a value but never read" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534409 "|AudioBufferTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:u1 " "Elaborating entity \"ADC\" for hierarchy \"ADC:u1\"" {  } { { "AudioBufferTest.vhd" "u1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0 ADC:u1\|ADC_altpll_0:altpll_0 " "Elaborating entity \"ADC_altpll_0\" for hierarchy \"ADC:u1\|ADC_altpll_0:altpll_0\"" {  } { { "ADC/synthesis/ADC.vhd" "altpll_0" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_stdsync_sv6 ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"ADC_altpll_0_stdsync_sv6\" for hierarchy \"ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "stdsync2" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_dffpipe_l2c ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\|ADC_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"ADC_altpll_0_dffpipe_l2c\" for hierarchy \"ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\|ADC_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "dffpipe3" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_altpll_kr22 ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1 " "Elaborating entity \"ADC_altpll_0_altpll_kr22\" for hierarchy \"ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "sd1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0 ADC:u1\|ADC_modular_adc_0:modular_adc_0 " "Elaborating entity \"ADC_modular_adc_0\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\"" {  } { { "ADC/synthesis/ADC.vhd" "modular_adc_0" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "control_internal" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668788534431 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534435 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668788534435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534610 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668788534610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC:u1\|altera_reset_controller:rst_controller\"" {  } { { "ADC/synthesis/ADC.vhd" "rst_controller" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest SDRAMtest:DRAM " "Elaborating entity \"SDRAMtest\" for hierarchy \"SDRAMtest:DRAM\"" {  } { { "AudioBufferTest.vhd" "DRAM" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"SDRAMtest_new_sdram_controller_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "new_sdram_controller_0" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0_input_efifo_module SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"SDRAMtest_new_sdram_controller_0_input_efifo_module\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "the_SDRAMtest_new_sdram_controller_0_input_efifo_module" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_sys_sdram_pll_0 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"SDRAMtest_sys_sdram_pll_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "sys_sdram_pll_0" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "sys_pll" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668788534801 ""}  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668788534801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nea2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nea2 " "Found entity 1: altpll_nea2" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668788534839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788534839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nea2 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated " "Elaborating entity \"altpll_nea2\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_mm_interconnect_0 SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDRAMtest_mm_interconnect_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "mm_interconnect_0" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "avalon_mm_0_avm_m0_translator" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAMtest:DRAM\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "rst_controller" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788534850 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1668788534925 "|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_modular_adc_0.v" 92 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 180 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788535007 "|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668788535007 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668788535007 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "writerequest " "Converted tri-state buffer \"writerequest\" feeding internal logic into a wire" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668788535135 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "readrequest " "Converted tri-state buffer \"readrequest\" feeding internal logic into a wire" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668788535135 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668788535135 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 442 -1 0 } } { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 356 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 306 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668788535597 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668788535597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[12\] GND " "Pin \"led_out\[12\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[13\] GND " "Pin \"led_out\[13\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[14\] GND " "Pin \"led_out\[14\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[15\] GND " "Pin \"led_out\[15\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] VCC " "Pin \"display0\[0\]\" is stuck at VCC" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] GND " "Pin \"display3\[0\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[1\] GND " "Pin \"display3\[1\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[2\] GND " "Pin \"display3\[2\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[3\] GND " "Pin \"display3\[3\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[4\] GND " "Pin \"display3\[4\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[5\] GND " "Pin \"display3\[5\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[6\] GND " "Pin \"display3\[6\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[7\] GND " "Pin \"display3\[7\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|display3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668788535670 "|AudioBufferTest|DRAM_DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668788535670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668788535750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668788536213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/output_files/AudioBufferTest.map.smsg " "Generated suppressed messages file /home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/output_files/AudioBufferTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788536257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668788536447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668788536447 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 140 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1668788536484 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RW_switch " "No output dependent on input pin \"RW_switch\"" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788536509 "|AudioBufferTest|RW_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrUp " "No output dependent on input pin \"addrUp\"" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788536509 "|AudioBufferTest|addrUp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addDw " "No output dependent on input pin \"addDw\"" {  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668788536509 "|AudioBufferTest|addDw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668788536509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "357 " "Implemented 357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668788536509 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668788536509 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668788536509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668788536509 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668788536509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668788536509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668788536526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:22:16 2022 " "Processing ended: Fri Nov 18 10:22:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668788536526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668788536526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668788536526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668788536526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668788537381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668788537381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:22:17 2022 " "Processing started: Fri Nov 18 10:22:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668788537381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668788537381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668788537381 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668788537414 ""}
{ "Info" "0" "" "Project  = AudioBufferTest" {  } {  } 0 0 "Project  = AudioBufferTest" 0 0 "Fitter" 0 0 1668788537415 ""}
{ "Info" "0" "" "Revision = AudioBufferTest" {  } {  } 0 0 "Revision = AudioBufferTest" 0 0 "Fitter" 0 0 1668788537415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668788537501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668788537501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AudioBufferTest 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"AudioBufferTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668788537507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668788537550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668788537550 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1668788537615 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1668788537615 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1668788537615 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] port" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1668788537616 ""}  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1668788537616 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668788537771 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668788537776 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668788537866 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668788537866 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668788537869 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668788537870 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668788537870 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668788537870 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668788537870 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668788537871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668788537871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668788537873 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 93 " "No exact pin location assignment(s) for 9 pins of 93 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668788538085 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668788538685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668788538685 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1668788538685 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668788538687 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668788538689 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668788538689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668788538694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668788538695 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1668788538695 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668788538697 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668788538697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668788538699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668788538700 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668788538700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCCLK~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADCCLK~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668788538750 ""}  } { { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668788538750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668788538750 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668788538750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668788538750 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668788538750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668788539197 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668788539197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668788539198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668788539199 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1668788539208 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1668788539208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668788539208 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668788539209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668788539209 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668788539210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668788539583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1668788539584 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "17 I/O Output Buffer " "Packed 17 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1668788539584 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1668788539584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668788539584 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 3 6 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1668788539599 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1668788539599 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668788539599 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 23 37 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 23 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668788539601 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1668788539601 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668788539601 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/ar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 140 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1668788539654 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|pll7 compensate_clock 0 " "PLL \"ADC:u1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_kr22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 151 -1 0 } } { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/submodules/ADC_altpll_0.v" 291 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/ADC/synthesis/ADC.vhd" 152 0 0 } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 119 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1668788539660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668788539722 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668788539726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668788541278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668788541380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668788541408 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668788542110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668788542110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668788542751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y11 X78_Y21 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y11 to location X78_Y21" {  } { { "loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y11 to location X78_Y21"} { { 12 { 0 ""} 67 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668788544536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668788544536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668788544690 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1668788544690 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668788544690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668788544692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668788544860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668788544869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668788545289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668788545289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668788545876 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668788546528 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1668788546733 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "AudioBufferTest.vhd" "" { Text "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/AudioBufferTest.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1668788546830 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1668788546830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/output_files/AudioBufferTest.fit.smsg " "Generated suppressed messages file /home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/output_files/AudioBufferTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668788546893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1129 " "Peak virtual memory: 1129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668788547288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:22:27 2022 " "Processing ended: Fri Nov 18 10:22:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668788547288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668788547288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668788547288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668788547288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668788548227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668788548227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:22:28 2022 " "Processing started: Fri Nov 18 10:22:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668788548227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668788548227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668788548227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668788548444 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668788549942 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668788549994 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest.sopcinfo " "The file, /home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/SDRAMtest.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1668788550004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668788550750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:22:30 2022 " "Processing ended: Fri Nov 18 10:22:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668788550750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668788550750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668788550750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668788550750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668788550876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668788551562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668788551562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:22:31 2022 " "Processing started: Fri Nov 18 10:22:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668788551562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668788551562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioBufferTest -c AudioBufferTest " "Command: quartus_sta AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668788551563 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668788551596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668788551742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668788551742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788551785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788551786 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668788552060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668788552060 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1668788552060 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668788552062 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668788552064 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668788552064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552070 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name ADCCLK ADCCLK " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name ADCCLK ADCCLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668788552071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668788552071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668788552071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668788552071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668788552071 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1668788552072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668788552073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668788552073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552075 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668788552076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668788552082 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668788552086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.544 " "Worst-case setup slack is 4.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.544               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.544               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.799               0.000 ADCCLK  " "   95.799               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ADCCLK  " "    0.347               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.424               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.198 " "Worst-case recovery slack is 6.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.198               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.198               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.754               0.000 ADCCLK  " "   97.754               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 ADCCLK  " "    0.934               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.013               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.722 " "Worst-case minimum pulse width slack is 4.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.722               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.722               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.871               0.000 DE10CLK  " "    9.871               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.723               0.000 ADCCLK  " "   49.723               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.575               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.575               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.132 ns " "Worst Case Available Settling Time: 196.132 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668788552103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668788552129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668788552737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668788552820 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668788552820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.901 " "Worst-case setup slack is 4.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.901               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.901               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.105               0.000 ADCCLK  " "   96.105               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ADCCLK  " "    0.311               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.443 " "Worst-case recovery slack is 6.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.443               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.443               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.897               0.000 ADCCLK  " "   97.897               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 ADCCLK  " "    0.860               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.895               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.705 " "Worst-case minimum pulse width slack is 4.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.705               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893               0.000 DE10CLK  " "    9.893               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.745               0.000 ADCCLK  " "   49.745               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.631               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.631               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552829 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.433 ns " "Worst Case Available Settling Time: 196.433 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788552838 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552838 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668788552841 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668788552990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668788552990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788552991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.675 " "Worst-case setup slack is 7.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.675               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    7.675               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.128               0.000 ADCCLK  " "   98.128               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 ADCCLK  " "    0.151               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.314 " "Worst-case recovery slack is 8.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.314               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    8.314               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.893               0.000 ADCCLK  " "   98.893               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 ADCCLK  " "    0.407               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.473               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.750               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 DE10CLK  " "    9.666               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 ADCCLK  " "   49.469               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.903               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668788552997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668788552997 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.257 ns " "Worst Case Available Settling Time: 198.257 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668788553006 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668788553006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668788553976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668788553977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668788554013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:22:34 2022 " "Processing ended: Fri Nov 18 10:22:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668788554013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668788554013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668788554013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668788554013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668788554912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668788554912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:22:34 2022 " "Processing started: Fri Nov 18 10:22:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668788554912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668788554912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668788554912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668788555178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioBufferTest.vho /home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/simulation/modelsim/ simulation " "Generated file AudioBufferTest.vho in folder \"/home/ar/Desktop/Hugo/DE10_AudioFun/AudioBuffer_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668788555260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668788555282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:22:35 2022 " "Processing ended: Fri Nov 18 10:22:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668788555282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668788555282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668788555282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668788555282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668788555398 ""}
