$comment
	File created using the following command:
		vcd file increment_counter_4_bit.msim.vcd -direction
$end
$date
	Thu Sep 07 21:13:33 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module increment_counter_4_bit_vhd_vec_tst $end
$var wire 1 ! clk_in $end
$var wire 1 " logic_out_1 $end
$var wire 1 # logic_out_2 $end
$var wire 1 $ reset $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk_in $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_logic_out_1 $end
$var wire 1 1 ww_logic_out_2 $end
$var wire 1 2 \logic_out_1~output_o\ $end
$var wire 1 3 \logic_out_2~output_o\ $end
$var wire 1 4 \clk_in~input_o\ $end
$var wire 1 5 \reset~input_o\ $end
$var wire 1 6 \counter_value~2_combout\ $end
$var wire 1 7 \counter_value~3_combout\ $end
$var wire 1 8 \Add0~0_combout\ $end
$var wire 1 9 \counter_value~4_combout\ $end
$var wire 1 : \counter_value~0_combout\ $end
$var wire 1 ; \counter_value~1_combout\ $end
$var wire 1 < \Toggle_output~0_combout\ $end
$var wire 1 = \logic_out_1~0_combout\ $end
$var wire 1 > \logic_out_1~reg0_q\ $end
$var wire 1 ? \Toggle_output~1_combout\ $end
$var wire 1 @ \Toggle_output~q\ $end
$var wire 1 A counter_value [3] $end
$var wire 1 B counter_value [2] $end
$var wire 1 C counter_value [1] $end
$var wire 1 D counter_value [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
01
02
03
04
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#15000
1!
1.
14
1D
06
17
1:
#30000
0!
0.
04
#45000
1!
1.
14
0D
1C
16
#60000
0!
0.
04
#75000
1!
1.
14
1D
06
07
18
19
#90000
0!
0.
04
#105000
1!
1.
14
0D
0C
1B
16
#120000
0!
0.
04
#135000
1!
1.
14
1D
06
17
#150000
0!
0.
04
#165000
1!
1.
14
0D
1C
16
#180000
0!
0.
04
#195000
1!
1.
14
1D
06
07
08
0:
1;
09
#210000
0!
0.
04
#225000
1!
1.
14
0D
0C
0B
1A
0;
16
1<
1=
1?
#240000
0!
0.
04
#255000
1!
1.
14
1D
0A
1>
1@
13
12
0?
06
1:
0<
11
10
17
0=
1?
1#
1"
#270000
0!
0.
04
#285000
1!
1.
14
0D
1C
0>
02
16
00
0"
#300000
0!
0.
04
#315000
1!
1.
14
1D
06
07
18
19
#330000
0!
0.
04
#345000
1!
1.
14
0D
0C
1B
16
#360000
0!
0.
04
#375000
1!
1.
14
1D
06
17
#390000
0!
0.
04
#405000
1!
1.
14
0D
1C
16
#420000
0!
0.
04
#435000
1!
1.
14
1D
06
07
08
0:
1;
09
#450000
0!
0.
04
#465000
1!
1.
14
0D
0C
0B
1A
0;
16
1<
1=
0?
#480000
0!
0.
04
#495000
1!
1.
14
1D
0A
1>
0@
03
12
1?
06
1:
0<
01
10
17
0=
0?
0#
1"
#510000
0!
0.
04
#525000
1!
1.
14
0D
1C
0>
02
16
00
0"
#540000
0!
0.
04
#555000
1!
1.
14
1D
06
07
18
19
#570000
0!
0.
04
#585000
1!
1.
14
0D
0C
1B
16
#600000
0!
0.
04
#615000
1!
1.
14
1D
06
17
#630000
0!
0.
04
#645000
1!
1.
14
0D
1C
16
#660000
0!
0.
04
#675000
1!
1.
14
1D
06
07
08
0:
1;
09
#690000
0!
0.
04
#705000
1!
1.
14
0D
0C
0B
1A
0;
16
1<
1=
1?
#720000
0!
0.
04
#735000
1!
1.
14
1D
0A
1>
1@
13
12
0?
06
1:
0<
11
10
17
0=
1?
1#
1"
#750000
0!
0.
04
#765000
1!
1.
14
0D
1C
0>
02
16
00
0"
#780000
0!
0.
04
#795000
1!
1.
14
1D
06
07
18
19
#810000
0!
0.
04
#825000
1!
1.
14
0D
0C
1B
16
#840000
0!
0.
04
#855000
1!
1.
14
1D
06
17
#870000
0!
0.
04
#885000
1!
1.
14
0D
1C
16
#900000
0!
0.
04
#915000
1!
1.
14
1D
06
07
08
0:
1;
09
#930000
0!
0.
04
#945000
1!
1.
14
0D
0C
0B
1A
0;
16
1<
1=
0?
#960000
0!
0.
04
#975000
1!
1.
14
1D
0A
1>
0@
03
12
1?
06
1:
0<
01
10
17
0=
0?
0#
1"
#990000
0!
0.
04
#1000000
