vendor_name = ModelSim
source_file = 1, D:/VHDL/3_27_ex009_half_adder/XOR_Gate.vhd
source_file = 1, D:/VHDL/3_27_ex009_half_adder/half_adder_bdf.bdf
source_file = 1, D:/VHDL/3_27_ex009_half_adder/half_adder.vhd
source_file = 1, D:/VHDL/3_27_ex009_half_adder/AND_Gate.vhd
source_file = 1, D:/VHDL/3_27_ex009_half_adder/half_adder_SW/Waveform.vwf
source_file = 1, D:/VHDL/3_27_ex009_half_adder/half_adder_SW/db/half_adder.cbx.xml
source_file = 1, c:/vhdlfile/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/vhdlfile/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/vhdlfile/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/vhdlfile/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = half_adder
instance = comp, \y~I , y, half_adder, 1
instance = comp, \x~I , x, half_adder, 1
instance = comp, \s~0 , s~0, half_adder, 1
instance = comp, \c~0 , c~0, half_adder, 1
instance = comp, \s~I , s, half_adder, 1
instance = comp, \c~I , c, half_adder, 1
