$comment
	File created using the following command:
		vcd file parteD.msim.vcd -direction
$end
$date
	Sat Nov 19 20:55:01 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module parteD_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var wire 1 $ z $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + clock~input_o $end
$var wire 1 , clock~inputclkctrl_outclk $end
$var wire 1 - z~output_o $end
$var wire 1 . x~input_o $end
$var wire 1 / fstate.state_bit_0~0_combout $end
$var wire 1 0 fstate.state_bit_0~q $end
$var wire 1 1 fstate.state_bit_1~0_combout $end
$var wire 1 2 fstate.state_bit_1~q $end
$var wire 1 3 reset~input_o $end
$var wire 1 4 z~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
0%
1&
x'
1(
1)
1*
x+
x,
x-
x.
x/
00
x1
02
x3
x4
$end
#1000000
