module wideexpr_00586(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {-($signed({u2,((ctrl[5]?$signed(4'sb1101):2'sb11))+($signed((ctrl[4]?6'b001110:s0))),(+(s7))>>((6'sb101101)&((ctrl[1]?6'sb111101:s2))),$signed((ctrl[2]?-(s4):(6'sb111110)^~(s3)))}))};
  assign y1 = ({({4{(ctrl[5]?(ctrl[7]?6'sb000001:+((ctrl[0]?6'sb100001:1'sb1))):s5)}})<((((ctrl[3]?(-(s4))-((ctrl[4]?6'sb000100:3'sb100)):((4'sb1010)<<<(s4))|((4'sb0010)<<(s7))))==(((6'sb010100)>>(1'b1))<<($signed(s4))))-(~&((3'sb000)+(+((ctrl[3]?3'sb010:s6))))))})==((4'sb1010)<=(s4));
  assign y2 = 1'sb0;
  assign y3 = s5;
  assign y4 = +(1'sb0);
  assign y5 = (s6)-(s2);
  assign y6 = (ctrl[0]?(s0)>=(5'sb11101):1'sb1);
  assign y7 = 5'sb01000;
endmodule
