// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module multi_radix_hex_loser_loser_tree_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        multi_radix_hex_loser_temp0_0_address0,
        multi_radix_hex_loser_temp0_0_ce0,
        multi_radix_hex_loser_temp0_0_q0,
        multi_radix_hex_loser_temp0_1_address0,
        multi_radix_hex_loser_temp0_1_ce0,
        multi_radix_hex_loser_temp0_1_q0,
        multi_radix_hex_loser_temp0_10_address0,
        multi_radix_hex_loser_temp0_10_ce0,
        multi_radix_hex_loser_temp0_10_q0,
        multi_radix_hex_loser_temp0_11_address0,
        multi_radix_hex_loser_temp0_11_ce0,
        multi_radix_hex_loser_temp0_11_q0,
        multi_radix_hex_loser_temp0_12_address0,
        multi_radix_hex_loser_temp0_12_ce0,
        multi_radix_hex_loser_temp0_12_q0,
        multi_radix_hex_loser_temp0_13_address0,
        multi_radix_hex_loser_temp0_13_ce0,
        multi_radix_hex_loser_temp0_13_q0,
        multi_radix_hex_loser_temp0_14_address0,
        multi_radix_hex_loser_temp0_14_ce0,
        multi_radix_hex_loser_temp0_14_q0,
        multi_radix_hex_loser_temp0_15_address0,
        multi_radix_hex_loser_temp0_15_ce0,
        multi_radix_hex_loser_temp0_15_q0,
        multi_radix_hex_loser_temp0_16_address0,
        multi_radix_hex_loser_temp0_16_ce0,
        multi_radix_hex_loser_temp0_16_q0,
        multi_radix_hex_loser_temp0_17_address0,
        multi_radix_hex_loser_temp0_17_ce0,
        multi_radix_hex_loser_temp0_17_q0,
        multi_radix_hex_loser_temp0_18_address0,
        multi_radix_hex_loser_temp0_18_ce0,
        multi_radix_hex_loser_temp0_18_q0,
        multi_radix_hex_loser_temp0_19_address0,
        multi_radix_hex_loser_temp0_19_ce0,
        multi_radix_hex_loser_temp0_19_q0,
        multi_radix_hex_loser_temp0_2_address0,
        multi_radix_hex_loser_temp0_2_ce0,
        multi_radix_hex_loser_temp0_2_q0,
        multi_radix_hex_loser_temp0_20_address0,
        multi_radix_hex_loser_temp0_20_ce0,
        multi_radix_hex_loser_temp0_20_q0,
        multi_radix_hex_loser_temp0_21_address0,
        multi_radix_hex_loser_temp0_21_ce0,
        multi_radix_hex_loser_temp0_21_q0,
        multi_radix_hex_loser_temp0_22_address0,
        multi_radix_hex_loser_temp0_22_ce0,
        multi_radix_hex_loser_temp0_22_q0,
        multi_radix_hex_loser_temp0_23_address0,
        multi_radix_hex_loser_temp0_23_ce0,
        multi_radix_hex_loser_temp0_23_q0,
        multi_radix_hex_loser_temp0_24_address0,
        multi_radix_hex_loser_temp0_24_ce0,
        multi_radix_hex_loser_temp0_24_q0,
        multi_radix_hex_loser_temp0_25_address0,
        multi_radix_hex_loser_temp0_25_ce0,
        multi_radix_hex_loser_temp0_25_q0,
        multi_radix_hex_loser_temp0_26_address0,
        multi_radix_hex_loser_temp0_26_ce0,
        multi_radix_hex_loser_temp0_26_q0,
        multi_radix_hex_loser_temp0_27_address0,
        multi_radix_hex_loser_temp0_27_ce0,
        multi_radix_hex_loser_temp0_27_q0,
        multi_radix_hex_loser_temp0_28_address0,
        multi_radix_hex_loser_temp0_28_ce0,
        multi_radix_hex_loser_temp0_28_q0,
        multi_radix_hex_loser_temp0_29_address0,
        multi_radix_hex_loser_temp0_29_ce0,
        multi_radix_hex_loser_temp0_29_q0,
        multi_radix_hex_loser_temp0_3_address0,
        multi_radix_hex_loser_temp0_3_ce0,
        multi_radix_hex_loser_temp0_3_q0,
        multi_radix_hex_loser_temp0_30_address0,
        multi_radix_hex_loser_temp0_30_ce0,
        multi_radix_hex_loser_temp0_30_q0,
        multi_radix_hex_loser_temp0_31_address0,
        multi_radix_hex_loser_temp0_31_ce0,
        multi_radix_hex_loser_temp0_31_q0,
        multi_radix_hex_loser_temp0_32_address0,
        multi_radix_hex_loser_temp0_32_ce0,
        multi_radix_hex_loser_temp0_32_q0,
        multi_radix_hex_loser_temp0_33_address0,
        multi_radix_hex_loser_temp0_33_ce0,
        multi_radix_hex_loser_temp0_33_q0,
        multi_radix_hex_loser_temp0_34_address0,
        multi_radix_hex_loser_temp0_34_ce0,
        multi_radix_hex_loser_temp0_34_q0,
        multi_radix_hex_loser_temp0_35_address0,
        multi_radix_hex_loser_temp0_35_ce0,
        multi_radix_hex_loser_temp0_35_q0,
        multi_radix_hex_loser_temp0_36_address0,
        multi_radix_hex_loser_temp0_36_ce0,
        multi_radix_hex_loser_temp0_36_q0,
        multi_radix_hex_loser_temp0_37_address0,
        multi_radix_hex_loser_temp0_37_ce0,
        multi_radix_hex_loser_temp0_37_q0,
        multi_radix_hex_loser_temp0_38_address0,
        multi_radix_hex_loser_temp0_38_ce0,
        multi_radix_hex_loser_temp0_38_q0,
        multi_radix_hex_loser_temp0_39_address0,
        multi_radix_hex_loser_temp0_39_ce0,
        multi_radix_hex_loser_temp0_39_q0,
        multi_radix_hex_loser_temp0_4_address0,
        multi_radix_hex_loser_temp0_4_ce0,
        multi_radix_hex_loser_temp0_4_q0,
        multi_radix_hex_loser_temp0_40_address0,
        multi_radix_hex_loser_temp0_40_ce0,
        multi_radix_hex_loser_temp0_40_q0,
        multi_radix_hex_loser_temp0_41_address0,
        multi_radix_hex_loser_temp0_41_ce0,
        multi_radix_hex_loser_temp0_41_q0,
        multi_radix_hex_loser_temp0_42_address0,
        multi_radix_hex_loser_temp0_42_ce0,
        multi_radix_hex_loser_temp0_42_q0,
        multi_radix_hex_loser_temp0_43_address0,
        multi_radix_hex_loser_temp0_43_ce0,
        multi_radix_hex_loser_temp0_43_q0,
        multi_radix_hex_loser_temp0_44_address0,
        multi_radix_hex_loser_temp0_44_ce0,
        multi_radix_hex_loser_temp0_44_q0,
        multi_radix_hex_loser_temp0_45_address0,
        multi_radix_hex_loser_temp0_45_ce0,
        multi_radix_hex_loser_temp0_45_q0,
        multi_radix_hex_loser_temp0_46_address0,
        multi_radix_hex_loser_temp0_46_ce0,
        multi_radix_hex_loser_temp0_46_q0,
        multi_radix_hex_loser_temp0_47_address0,
        multi_radix_hex_loser_temp0_47_ce0,
        multi_radix_hex_loser_temp0_47_q0,
        multi_radix_hex_loser_temp0_48_address0,
        multi_radix_hex_loser_temp0_48_ce0,
        multi_radix_hex_loser_temp0_48_q0,
        multi_radix_hex_loser_temp0_49_address0,
        multi_radix_hex_loser_temp0_49_ce0,
        multi_radix_hex_loser_temp0_49_q0,
        multi_radix_hex_loser_temp0_5_address0,
        multi_radix_hex_loser_temp0_5_ce0,
        multi_radix_hex_loser_temp0_5_q0,
        multi_radix_hex_loser_temp0_50_address0,
        multi_radix_hex_loser_temp0_50_ce0,
        multi_radix_hex_loser_temp0_50_q0,
        multi_radix_hex_loser_temp0_51_address0,
        multi_radix_hex_loser_temp0_51_ce0,
        multi_radix_hex_loser_temp0_51_q0,
        multi_radix_hex_loser_temp0_52_address0,
        multi_radix_hex_loser_temp0_52_ce0,
        multi_radix_hex_loser_temp0_52_q0,
        multi_radix_hex_loser_temp0_53_address0,
        multi_radix_hex_loser_temp0_53_ce0,
        multi_radix_hex_loser_temp0_53_q0,
        multi_radix_hex_loser_temp0_54_address0,
        multi_radix_hex_loser_temp0_54_ce0,
        multi_radix_hex_loser_temp0_54_q0,
        multi_radix_hex_loser_temp0_55_address0,
        multi_radix_hex_loser_temp0_55_ce0,
        multi_radix_hex_loser_temp0_55_q0,
        multi_radix_hex_loser_temp0_56_address0,
        multi_radix_hex_loser_temp0_56_ce0,
        multi_radix_hex_loser_temp0_56_q0,
        multi_radix_hex_loser_temp0_57_address0,
        multi_radix_hex_loser_temp0_57_ce0,
        multi_radix_hex_loser_temp0_57_q0,
        multi_radix_hex_loser_temp0_58_address0,
        multi_radix_hex_loser_temp0_58_ce0,
        multi_radix_hex_loser_temp0_58_q0,
        multi_radix_hex_loser_temp0_59_address0,
        multi_radix_hex_loser_temp0_59_ce0,
        multi_radix_hex_loser_temp0_59_q0,
        multi_radix_hex_loser_temp0_6_address0,
        multi_radix_hex_loser_temp0_6_ce0,
        multi_radix_hex_loser_temp0_6_q0,
        multi_radix_hex_loser_temp0_60_address0,
        multi_radix_hex_loser_temp0_60_ce0,
        multi_radix_hex_loser_temp0_60_q0,
        multi_radix_hex_loser_temp0_61_address0,
        multi_radix_hex_loser_temp0_61_ce0,
        multi_radix_hex_loser_temp0_61_q0,
        multi_radix_hex_loser_temp0_62_address0,
        multi_radix_hex_loser_temp0_62_ce0,
        multi_radix_hex_loser_temp0_62_q0,
        multi_radix_hex_loser_temp0_63_address0,
        multi_radix_hex_loser_temp0_63_ce0,
        multi_radix_hex_loser_temp0_63_q0,
        multi_radix_hex_loser_temp0_7_address0,
        multi_radix_hex_loser_temp0_7_ce0,
        multi_radix_hex_loser_temp0_7_q0,
        multi_radix_hex_loser_temp0_8_address0,
        multi_radix_hex_loser_temp0_8_ce0,
        multi_radix_hex_loser_temp0_8_q0,
        multi_radix_hex_loser_temp0_9_address0,
        multi_radix_hex_loser_temp0_9_ce0,
        multi_radix_hex_loser_temp0_9_q0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [19:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
output  [13:0] multi_radix_hex_loser_temp0_0_address0;
output   multi_radix_hex_loser_temp0_0_ce0;
input  [31:0] multi_radix_hex_loser_temp0_0_q0;
output  [13:0] multi_radix_hex_loser_temp0_1_address0;
output   multi_radix_hex_loser_temp0_1_ce0;
input  [31:0] multi_radix_hex_loser_temp0_1_q0;
output  [13:0] multi_radix_hex_loser_temp0_10_address0;
output   multi_radix_hex_loser_temp0_10_ce0;
input  [31:0] multi_radix_hex_loser_temp0_10_q0;
output  [13:0] multi_radix_hex_loser_temp0_11_address0;
output   multi_radix_hex_loser_temp0_11_ce0;
input  [31:0] multi_radix_hex_loser_temp0_11_q0;
output  [13:0] multi_radix_hex_loser_temp0_12_address0;
output   multi_radix_hex_loser_temp0_12_ce0;
input  [31:0] multi_radix_hex_loser_temp0_12_q0;
output  [13:0] multi_radix_hex_loser_temp0_13_address0;
output   multi_radix_hex_loser_temp0_13_ce0;
input  [31:0] multi_radix_hex_loser_temp0_13_q0;
output  [13:0] multi_radix_hex_loser_temp0_14_address0;
output   multi_radix_hex_loser_temp0_14_ce0;
input  [31:0] multi_radix_hex_loser_temp0_14_q0;
output  [13:0] multi_radix_hex_loser_temp0_15_address0;
output   multi_radix_hex_loser_temp0_15_ce0;
input  [31:0] multi_radix_hex_loser_temp0_15_q0;
output  [13:0] multi_radix_hex_loser_temp0_16_address0;
output   multi_radix_hex_loser_temp0_16_ce0;
input  [31:0] multi_radix_hex_loser_temp0_16_q0;
output  [13:0] multi_radix_hex_loser_temp0_17_address0;
output   multi_radix_hex_loser_temp0_17_ce0;
input  [31:0] multi_radix_hex_loser_temp0_17_q0;
output  [13:0] multi_radix_hex_loser_temp0_18_address0;
output   multi_radix_hex_loser_temp0_18_ce0;
input  [31:0] multi_radix_hex_loser_temp0_18_q0;
output  [13:0] multi_radix_hex_loser_temp0_19_address0;
output   multi_radix_hex_loser_temp0_19_ce0;
input  [31:0] multi_radix_hex_loser_temp0_19_q0;
output  [13:0] multi_radix_hex_loser_temp0_2_address0;
output   multi_radix_hex_loser_temp0_2_ce0;
input  [31:0] multi_radix_hex_loser_temp0_2_q0;
output  [13:0] multi_radix_hex_loser_temp0_20_address0;
output   multi_radix_hex_loser_temp0_20_ce0;
input  [31:0] multi_radix_hex_loser_temp0_20_q0;
output  [13:0] multi_radix_hex_loser_temp0_21_address0;
output   multi_radix_hex_loser_temp0_21_ce0;
input  [31:0] multi_radix_hex_loser_temp0_21_q0;
output  [13:0] multi_radix_hex_loser_temp0_22_address0;
output   multi_radix_hex_loser_temp0_22_ce0;
input  [31:0] multi_radix_hex_loser_temp0_22_q0;
output  [13:0] multi_radix_hex_loser_temp0_23_address0;
output   multi_radix_hex_loser_temp0_23_ce0;
input  [31:0] multi_radix_hex_loser_temp0_23_q0;
output  [13:0] multi_radix_hex_loser_temp0_24_address0;
output   multi_radix_hex_loser_temp0_24_ce0;
input  [31:0] multi_radix_hex_loser_temp0_24_q0;
output  [13:0] multi_radix_hex_loser_temp0_25_address0;
output   multi_radix_hex_loser_temp0_25_ce0;
input  [31:0] multi_radix_hex_loser_temp0_25_q0;
output  [13:0] multi_radix_hex_loser_temp0_26_address0;
output   multi_radix_hex_loser_temp0_26_ce0;
input  [31:0] multi_radix_hex_loser_temp0_26_q0;
output  [13:0] multi_radix_hex_loser_temp0_27_address0;
output   multi_radix_hex_loser_temp0_27_ce0;
input  [31:0] multi_radix_hex_loser_temp0_27_q0;
output  [13:0] multi_radix_hex_loser_temp0_28_address0;
output   multi_radix_hex_loser_temp0_28_ce0;
input  [31:0] multi_radix_hex_loser_temp0_28_q0;
output  [13:0] multi_radix_hex_loser_temp0_29_address0;
output   multi_radix_hex_loser_temp0_29_ce0;
input  [31:0] multi_radix_hex_loser_temp0_29_q0;
output  [13:0] multi_radix_hex_loser_temp0_3_address0;
output   multi_radix_hex_loser_temp0_3_ce0;
input  [31:0] multi_radix_hex_loser_temp0_3_q0;
output  [13:0] multi_radix_hex_loser_temp0_30_address0;
output   multi_radix_hex_loser_temp0_30_ce0;
input  [31:0] multi_radix_hex_loser_temp0_30_q0;
output  [13:0] multi_radix_hex_loser_temp0_31_address0;
output   multi_radix_hex_loser_temp0_31_ce0;
input  [31:0] multi_radix_hex_loser_temp0_31_q0;
output  [13:0] multi_radix_hex_loser_temp0_32_address0;
output   multi_radix_hex_loser_temp0_32_ce0;
input  [31:0] multi_radix_hex_loser_temp0_32_q0;
output  [13:0] multi_radix_hex_loser_temp0_33_address0;
output   multi_radix_hex_loser_temp0_33_ce0;
input  [31:0] multi_radix_hex_loser_temp0_33_q0;
output  [13:0] multi_radix_hex_loser_temp0_34_address0;
output   multi_radix_hex_loser_temp0_34_ce0;
input  [31:0] multi_radix_hex_loser_temp0_34_q0;
output  [13:0] multi_radix_hex_loser_temp0_35_address0;
output   multi_radix_hex_loser_temp0_35_ce0;
input  [31:0] multi_radix_hex_loser_temp0_35_q0;
output  [13:0] multi_radix_hex_loser_temp0_36_address0;
output   multi_radix_hex_loser_temp0_36_ce0;
input  [31:0] multi_radix_hex_loser_temp0_36_q0;
output  [13:0] multi_radix_hex_loser_temp0_37_address0;
output   multi_radix_hex_loser_temp0_37_ce0;
input  [31:0] multi_radix_hex_loser_temp0_37_q0;
output  [13:0] multi_radix_hex_loser_temp0_38_address0;
output   multi_radix_hex_loser_temp0_38_ce0;
input  [31:0] multi_radix_hex_loser_temp0_38_q0;
output  [13:0] multi_radix_hex_loser_temp0_39_address0;
output   multi_radix_hex_loser_temp0_39_ce0;
input  [31:0] multi_radix_hex_loser_temp0_39_q0;
output  [13:0] multi_radix_hex_loser_temp0_4_address0;
output   multi_radix_hex_loser_temp0_4_ce0;
input  [31:0] multi_radix_hex_loser_temp0_4_q0;
output  [13:0] multi_radix_hex_loser_temp0_40_address0;
output   multi_radix_hex_loser_temp0_40_ce0;
input  [31:0] multi_radix_hex_loser_temp0_40_q0;
output  [13:0] multi_radix_hex_loser_temp0_41_address0;
output   multi_radix_hex_loser_temp0_41_ce0;
input  [31:0] multi_radix_hex_loser_temp0_41_q0;
output  [13:0] multi_radix_hex_loser_temp0_42_address0;
output   multi_radix_hex_loser_temp0_42_ce0;
input  [31:0] multi_radix_hex_loser_temp0_42_q0;
output  [13:0] multi_radix_hex_loser_temp0_43_address0;
output   multi_radix_hex_loser_temp0_43_ce0;
input  [31:0] multi_radix_hex_loser_temp0_43_q0;
output  [13:0] multi_radix_hex_loser_temp0_44_address0;
output   multi_radix_hex_loser_temp0_44_ce0;
input  [31:0] multi_radix_hex_loser_temp0_44_q0;
output  [13:0] multi_radix_hex_loser_temp0_45_address0;
output   multi_radix_hex_loser_temp0_45_ce0;
input  [31:0] multi_radix_hex_loser_temp0_45_q0;
output  [13:0] multi_radix_hex_loser_temp0_46_address0;
output   multi_radix_hex_loser_temp0_46_ce0;
input  [31:0] multi_radix_hex_loser_temp0_46_q0;
output  [13:0] multi_radix_hex_loser_temp0_47_address0;
output   multi_radix_hex_loser_temp0_47_ce0;
input  [31:0] multi_radix_hex_loser_temp0_47_q0;
output  [13:0] multi_radix_hex_loser_temp0_48_address0;
output   multi_radix_hex_loser_temp0_48_ce0;
input  [31:0] multi_radix_hex_loser_temp0_48_q0;
output  [13:0] multi_radix_hex_loser_temp0_49_address0;
output   multi_radix_hex_loser_temp0_49_ce0;
input  [31:0] multi_radix_hex_loser_temp0_49_q0;
output  [13:0] multi_radix_hex_loser_temp0_5_address0;
output   multi_radix_hex_loser_temp0_5_ce0;
input  [31:0] multi_radix_hex_loser_temp0_5_q0;
output  [13:0] multi_radix_hex_loser_temp0_50_address0;
output   multi_radix_hex_loser_temp0_50_ce0;
input  [31:0] multi_radix_hex_loser_temp0_50_q0;
output  [13:0] multi_radix_hex_loser_temp0_51_address0;
output   multi_radix_hex_loser_temp0_51_ce0;
input  [31:0] multi_radix_hex_loser_temp0_51_q0;
output  [13:0] multi_radix_hex_loser_temp0_52_address0;
output   multi_radix_hex_loser_temp0_52_ce0;
input  [31:0] multi_radix_hex_loser_temp0_52_q0;
output  [13:0] multi_radix_hex_loser_temp0_53_address0;
output   multi_radix_hex_loser_temp0_53_ce0;
input  [31:0] multi_radix_hex_loser_temp0_53_q0;
output  [13:0] multi_radix_hex_loser_temp0_54_address0;
output   multi_radix_hex_loser_temp0_54_ce0;
input  [31:0] multi_radix_hex_loser_temp0_54_q0;
output  [13:0] multi_radix_hex_loser_temp0_55_address0;
output   multi_radix_hex_loser_temp0_55_ce0;
input  [31:0] multi_radix_hex_loser_temp0_55_q0;
output  [13:0] multi_radix_hex_loser_temp0_56_address0;
output   multi_radix_hex_loser_temp0_56_ce0;
input  [31:0] multi_radix_hex_loser_temp0_56_q0;
output  [13:0] multi_radix_hex_loser_temp0_57_address0;
output   multi_radix_hex_loser_temp0_57_ce0;
input  [31:0] multi_radix_hex_loser_temp0_57_q0;
output  [13:0] multi_radix_hex_loser_temp0_58_address0;
output   multi_radix_hex_loser_temp0_58_ce0;
input  [31:0] multi_radix_hex_loser_temp0_58_q0;
output  [13:0] multi_radix_hex_loser_temp0_59_address0;
output   multi_radix_hex_loser_temp0_59_ce0;
input  [31:0] multi_radix_hex_loser_temp0_59_q0;
output  [13:0] multi_radix_hex_loser_temp0_6_address0;
output   multi_radix_hex_loser_temp0_6_ce0;
input  [31:0] multi_radix_hex_loser_temp0_6_q0;
output  [13:0] multi_radix_hex_loser_temp0_60_address0;
output   multi_radix_hex_loser_temp0_60_ce0;
input  [31:0] multi_radix_hex_loser_temp0_60_q0;
output  [13:0] multi_radix_hex_loser_temp0_61_address0;
output   multi_radix_hex_loser_temp0_61_ce0;
input  [31:0] multi_radix_hex_loser_temp0_61_q0;
output  [13:0] multi_radix_hex_loser_temp0_62_address0;
output   multi_radix_hex_loser_temp0_62_ce0;
input  [31:0] multi_radix_hex_loser_temp0_62_q0;
output  [13:0] multi_radix_hex_loser_temp0_63_address0;
output   multi_radix_hex_loser_temp0_63_ce0;
input  [31:0] multi_radix_hex_loser_temp0_63_q0;
output  [13:0] multi_radix_hex_loser_temp0_7_address0;
output   multi_radix_hex_loser_temp0_7_ce0;
input  [31:0] multi_radix_hex_loser_temp0_7_q0;
output  [13:0] multi_radix_hex_loser_temp0_8_address0;
output   multi_radix_hex_loser_temp0_8_ce0;
input  [31:0] multi_radix_hex_loser_temp0_8_q0;
output  [13:0] multi_radix_hex_loser_temp0_9_address0;
output   multi_radix_hex_loser_temp0_9_ce0;
input  [31:0] multi_radix_hex_loser_temp0_9_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] multi_radix_hex_loser_temp0_0_address0;
reg multi_radix_hex_loser_temp0_0_ce0;
reg[13:0] multi_radix_hex_loser_temp0_1_address0;
reg multi_radix_hex_loser_temp0_1_ce0;
reg[13:0] multi_radix_hex_loser_temp0_10_address0;
reg multi_radix_hex_loser_temp0_10_ce0;
reg[13:0] multi_radix_hex_loser_temp0_11_address0;
reg multi_radix_hex_loser_temp0_11_ce0;
reg[13:0] multi_radix_hex_loser_temp0_12_address0;
reg multi_radix_hex_loser_temp0_12_ce0;
reg[13:0] multi_radix_hex_loser_temp0_13_address0;
reg multi_radix_hex_loser_temp0_13_ce0;
reg[13:0] multi_radix_hex_loser_temp0_14_address0;
reg multi_radix_hex_loser_temp0_14_ce0;
reg[13:0] multi_radix_hex_loser_temp0_15_address0;
reg multi_radix_hex_loser_temp0_15_ce0;
reg[13:0] multi_radix_hex_loser_temp0_16_address0;
reg multi_radix_hex_loser_temp0_16_ce0;
reg[13:0] multi_radix_hex_loser_temp0_17_address0;
reg multi_radix_hex_loser_temp0_17_ce0;
reg[13:0] multi_radix_hex_loser_temp0_18_address0;
reg multi_radix_hex_loser_temp0_18_ce0;
reg[13:0] multi_radix_hex_loser_temp0_19_address0;
reg multi_radix_hex_loser_temp0_19_ce0;
reg[13:0] multi_radix_hex_loser_temp0_2_address0;
reg multi_radix_hex_loser_temp0_2_ce0;
reg[13:0] multi_radix_hex_loser_temp0_20_address0;
reg multi_radix_hex_loser_temp0_20_ce0;
reg[13:0] multi_radix_hex_loser_temp0_21_address0;
reg multi_radix_hex_loser_temp0_21_ce0;
reg[13:0] multi_radix_hex_loser_temp0_22_address0;
reg multi_radix_hex_loser_temp0_22_ce0;
reg[13:0] multi_radix_hex_loser_temp0_23_address0;
reg multi_radix_hex_loser_temp0_23_ce0;
reg[13:0] multi_radix_hex_loser_temp0_24_address0;
reg multi_radix_hex_loser_temp0_24_ce0;
reg[13:0] multi_radix_hex_loser_temp0_25_address0;
reg multi_radix_hex_loser_temp0_25_ce0;
reg[13:0] multi_radix_hex_loser_temp0_26_address0;
reg multi_radix_hex_loser_temp0_26_ce0;
reg[13:0] multi_radix_hex_loser_temp0_27_address0;
reg multi_radix_hex_loser_temp0_27_ce0;
reg[13:0] multi_radix_hex_loser_temp0_28_address0;
reg multi_radix_hex_loser_temp0_28_ce0;
reg[13:0] multi_radix_hex_loser_temp0_29_address0;
reg multi_radix_hex_loser_temp0_29_ce0;
reg[13:0] multi_radix_hex_loser_temp0_3_address0;
reg multi_radix_hex_loser_temp0_3_ce0;
reg[13:0] multi_radix_hex_loser_temp0_30_address0;
reg multi_radix_hex_loser_temp0_30_ce0;
reg[13:0] multi_radix_hex_loser_temp0_31_address0;
reg multi_radix_hex_loser_temp0_31_ce0;
reg[13:0] multi_radix_hex_loser_temp0_32_address0;
reg multi_radix_hex_loser_temp0_32_ce0;
reg[13:0] multi_radix_hex_loser_temp0_33_address0;
reg multi_radix_hex_loser_temp0_33_ce0;
reg[13:0] multi_radix_hex_loser_temp0_34_address0;
reg multi_radix_hex_loser_temp0_34_ce0;
reg[13:0] multi_radix_hex_loser_temp0_35_address0;
reg multi_radix_hex_loser_temp0_35_ce0;
reg[13:0] multi_radix_hex_loser_temp0_36_address0;
reg multi_radix_hex_loser_temp0_36_ce0;
reg[13:0] multi_radix_hex_loser_temp0_37_address0;
reg multi_radix_hex_loser_temp0_37_ce0;
reg[13:0] multi_radix_hex_loser_temp0_38_address0;
reg multi_radix_hex_loser_temp0_38_ce0;
reg[13:0] multi_radix_hex_loser_temp0_39_address0;
reg multi_radix_hex_loser_temp0_39_ce0;
reg[13:0] multi_radix_hex_loser_temp0_4_address0;
reg multi_radix_hex_loser_temp0_4_ce0;
reg[13:0] multi_radix_hex_loser_temp0_40_address0;
reg multi_radix_hex_loser_temp0_40_ce0;
reg[13:0] multi_radix_hex_loser_temp0_41_address0;
reg multi_radix_hex_loser_temp0_41_ce0;
reg[13:0] multi_radix_hex_loser_temp0_42_address0;
reg multi_radix_hex_loser_temp0_42_ce0;
reg[13:0] multi_radix_hex_loser_temp0_43_address0;
reg multi_radix_hex_loser_temp0_43_ce0;
reg[13:0] multi_radix_hex_loser_temp0_44_address0;
reg multi_radix_hex_loser_temp0_44_ce0;
reg[13:0] multi_radix_hex_loser_temp0_45_address0;
reg multi_radix_hex_loser_temp0_45_ce0;
reg[13:0] multi_radix_hex_loser_temp0_46_address0;
reg multi_radix_hex_loser_temp0_46_ce0;
reg[13:0] multi_radix_hex_loser_temp0_47_address0;
reg multi_radix_hex_loser_temp0_47_ce0;
reg[13:0] multi_radix_hex_loser_temp0_48_address0;
reg multi_radix_hex_loser_temp0_48_ce0;
reg[13:0] multi_radix_hex_loser_temp0_49_address0;
reg multi_radix_hex_loser_temp0_49_ce0;
reg[13:0] multi_radix_hex_loser_temp0_5_address0;
reg multi_radix_hex_loser_temp0_5_ce0;
reg[13:0] multi_radix_hex_loser_temp0_50_address0;
reg multi_radix_hex_loser_temp0_50_ce0;
reg[13:0] multi_radix_hex_loser_temp0_51_address0;
reg multi_radix_hex_loser_temp0_51_ce0;
reg[13:0] multi_radix_hex_loser_temp0_52_address0;
reg multi_radix_hex_loser_temp0_52_ce0;
reg[13:0] multi_radix_hex_loser_temp0_53_address0;
reg multi_radix_hex_loser_temp0_53_ce0;
reg[13:0] multi_radix_hex_loser_temp0_54_address0;
reg multi_radix_hex_loser_temp0_54_ce0;
reg[13:0] multi_radix_hex_loser_temp0_55_address0;
reg multi_radix_hex_loser_temp0_55_ce0;
reg[13:0] multi_radix_hex_loser_temp0_56_address0;
reg multi_radix_hex_loser_temp0_56_ce0;
reg[13:0] multi_radix_hex_loser_temp0_57_address0;
reg multi_radix_hex_loser_temp0_57_ce0;
reg[13:0] multi_radix_hex_loser_temp0_58_address0;
reg multi_radix_hex_loser_temp0_58_ce0;
reg[13:0] multi_radix_hex_loser_temp0_59_address0;
reg multi_radix_hex_loser_temp0_59_ce0;
reg[13:0] multi_radix_hex_loser_temp0_6_address0;
reg multi_radix_hex_loser_temp0_6_ce0;
reg[13:0] multi_radix_hex_loser_temp0_60_address0;
reg multi_radix_hex_loser_temp0_60_ce0;
reg[13:0] multi_radix_hex_loser_temp0_61_address0;
reg multi_radix_hex_loser_temp0_61_ce0;
reg[13:0] multi_radix_hex_loser_temp0_62_address0;
reg multi_radix_hex_loser_temp0_62_ce0;
reg[13:0] multi_radix_hex_loser_temp0_63_address0;
reg multi_radix_hex_loser_temp0_63_ce0;
reg[13:0] multi_radix_hex_loser_temp0_7_address0;
reg multi_radix_hex_loser_temp0_7_ce0;
reg[13:0] multi_radix_hex_loser_temp0_8_address0;
reg multi_radix_hex_loser_temp0_8_ce0;
reg[13:0] multi_radix_hex_loser_temp0_9_address0;
reg multi_radix_hex_loser_temp0_9_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] loser_tree_data_reg_1577;
wire    ap_CS_fsm_state2;
reg   [31:0] loser_tree_data_65_reg_1582;
reg   [31:0] loser_tree_data_66_reg_1587;
reg   [31:0] loser_tree_data_67_reg_1592;
reg   [31:0] loser_tree_data_68_reg_1597;
reg   [31:0] loser_tree_data_69_reg_1602;
reg   [31:0] loser_tree_data_70_reg_1607;
reg   [31:0] loser_tree_data_71_reg_1612;
reg   [31:0] loser_tree_data_72_reg_1617;
reg   [31:0] loser_tree_data_73_reg_1622;
reg   [31:0] loser_tree_data_74_reg_1627;
reg   [31:0] loser_tree_data_75_reg_1632;
reg   [31:0] loser_tree_data_76_reg_1637;
reg   [31:0] loser_tree_data_77_reg_1642;
reg   [31:0] loser_tree_data_78_reg_1647;
reg   [31:0] loser_tree_data_79_reg_1652;
reg   [31:0] loser_tree_data_80_reg_1657;
reg   [31:0] loser_tree_data_81_reg_1662;
reg   [31:0] loser_tree_data_82_reg_1667;
reg   [31:0] loser_tree_data_83_reg_1672;
reg   [31:0] loser_tree_data_84_reg_1677;
reg   [31:0] loser_tree_data_85_reg_1682;
reg   [31:0] loser_tree_data_86_reg_1687;
reg   [31:0] loser_tree_data_87_reg_1692;
reg   [31:0] loser_tree_data_88_reg_1697;
reg   [31:0] loser_tree_data_89_reg_1702;
reg   [31:0] loser_tree_data_90_reg_1707;
reg   [31:0] loser_tree_data_91_reg_1712;
reg   [31:0] loser_tree_data_92_reg_1717;
reg   [31:0] loser_tree_data_93_reg_1722;
reg   [31:0] loser_tree_data_94_reg_1727;
reg   [31:0] loser_tree_data_95_reg_1732;
reg   [31:0] loser_tree_data_96_reg_1737;
reg   [31:0] loser_tree_data_97_reg_1742;
reg   [31:0] loser_tree_data_98_reg_1747;
reg   [31:0] loser_tree_data_99_reg_1752;
reg   [31:0] loser_tree_data_100_reg_1757;
reg   [31:0] loser_tree_data_101_reg_1762;
reg   [31:0] loser_tree_data_102_reg_1767;
reg   [31:0] loser_tree_data_103_reg_1772;
reg   [31:0] loser_tree_data_104_reg_1777;
reg   [31:0] loser_tree_data_105_reg_1782;
reg   [31:0] loser_tree_data_106_reg_1787;
reg   [31:0] loser_tree_data_107_reg_1792;
reg   [31:0] loser_tree_data_108_reg_1797;
reg   [31:0] loser_tree_data_109_reg_1802;
reg   [31:0] loser_tree_data_110_reg_1807;
reg   [31:0] loser_tree_data_111_reg_1812;
reg   [31:0] loser_tree_data_112_reg_1817;
reg   [31:0] loser_tree_data_113_reg_1822;
reg   [31:0] loser_tree_data_114_reg_1827;
reg   [31:0] loser_tree_data_115_reg_1832;
reg   [31:0] loser_tree_data_116_reg_1837;
reg   [31:0] loser_tree_data_117_reg_1842;
reg   [31:0] loser_tree_data_118_reg_1847;
reg   [31:0] loser_tree_data_119_reg_1852;
reg   [31:0] loser_tree_data_120_reg_1857;
reg   [31:0] loser_tree_data_121_reg_1862;
reg   [31:0] loser_tree_data_122_reg_1867;
reg   [31:0] loser_tree_data_123_reg_1872;
reg   [31:0] loser_tree_data_124_reg_1877;
reg   [31:0] loser_tree_data_125_reg_1882;
reg   [31:0] loser_tree_data_126_reg_1887;
reg   [31:0] loser_tree_data_127_reg_1892;
reg   [5:0] current_indices_address0;
reg    current_indices_ce0;
reg    current_indices_we0;
reg   [31:0] current_indices_d0;
wire   [31:0] current_indices_q0;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_ap_done;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_ap_idle;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready;
wire   [5:0] grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0;
wire    grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0;
wire   [31:0] grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_idle;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0;
wire   [13:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0;
wire   [19:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0;
wire   [31:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0;
wire   [5:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0;
wire    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0;
wire   [31:0] grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0;
reg    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg;
reg    ap_block_state1_ignore_call66;
reg    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg = 1'b0;
#0 grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg = 1'b0;
end

multi_radix_hex_loser_loser_tree_1_current_indices_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
current_indices_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(current_indices_address0),
    .ce0(current_indices_ce0),
    .we0(current_indices_we0),
    .d0(current_indices_d0),
    .q0(current_indices_q0)
);

multi_radix_hex_loser_loser_tree_1_Pipeline_1 grp_loser_tree_1_Pipeline_1_fu_1050(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_loser_tree_1_Pipeline_1_fu_1050_ap_start),
    .ap_done(grp_loser_tree_1_Pipeline_1_fu_1050_ap_done),
    .ap_idle(grp_loser_tree_1_Pipeline_1_fu_1050_ap_idle),
    .ap_ready(grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready),
    .current_indices_address0(grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0),
    .current_indices_ce0(grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0),
    .current_indices_we0(grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0),
    .current_indices_d0(grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0)
);

multi_radix_hex_loser_loser_tree_1_Pipeline_VITIS_LOOP_282_2 grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start),
    .ap_done(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done),
    .ap_idle(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_idle),
    .ap_ready(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready),
    .loser_tree_data_63(loser_tree_data_127_reg_1892),
    .loser_tree_data_62(loser_tree_data_126_reg_1887),
    .loser_tree_data_61(loser_tree_data_125_reg_1882),
    .loser_tree_data_60(loser_tree_data_124_reg_1877),
    .loser_tree_data_59(loser_tree_data_123_reg_1872),
    .loser_tree_data_58(loser_tree_data_122_reg_1867),
    .loser_tree_data_57(loser_tree_data_121_reg_1862),
    .loser_tree_data_56(loser_tree_data_120_reg_1857),
    .loser_tree_data_55(loser_tree_data_119_reg_1852),
    .loser_tree_data_54(loser_tree_data_118_reg_1847),
    .loser_tree_data_53(loser_tree_data_117_reg_1842),
    .loser_tree_data_52(loser_tree_data_116_reg_1837),
    .loser_tree_data_51(loser_tree_data_115_reg_1832),
    .loser_tree_data_50(loser_tree_data_114_reg_1827),
    .loser_tree_data_49(loser_tree_data_113_reg_1822),
    .loser_tree_data_48(loser_tree_data_112_reg_1817),
    .loser_tree_data_47(loser_tree_data_111_reg_1812),
    .loser_tree_data_46(loser_tree_data_110_reg_1807),
    .loser_tree_data_45(loser_tree_data_109_reg_1802),
    .loser_tree_data_44(loser_tree_data_108_reg_1797),
    .loser_tree_data_43(loser_tree_data_107_reg_1792),
    .loser_tree_data_42(loser_tree_data_106_reg_1787),
    .loser_tree_data_41(loser_tree_data_105_reg_1782),
    .loser_tree_data_40(loser_tree_data_104_reg_1777),
    .loser_tree_data_39(loser_tree_data_103_reg_1772),
    .loser_tree_data_38(loser_tree_data_102_reg_1767),
    .loser_tree_data_37(loser_tree_data_101_reg_1762),
    .loser_tree_data_36(loser_tree_data_100_reg_1757),
    .loser_tree_data_35(loser_tree_data_99_reg_1752),
    .loser_tree_data_34(loser_tree_data_98_reg_1747),
    .loser_tree_data_33(loser_tree_data_97_reg_1742),
    .loser_tree_data_32(loser_tree_data_96_reg_1737),
    .loser_tree_data_31(loser_tree_data_95_reg_1732),
    .loser_tree_data_30(loser_tree_data_94_reg_1727),
    .loser_tree_data_29(loser_tree_data_93_reg_1722),
    .loser_tree_data_28(loser_tree_data_92_reg_1717),
    .loser_tree_data_27(loser_tree_data_91_reg_1712),
    .loser_tree_data_26(loser_tree_data_90_reg_1707),
    .loser_tree_data_25(loser_tree_data_89_reg_1702),
    .loser_tree_data_24(loser_tree_data_88_reg_1697),
    .loser_tree_data_23(loser_tree_data_87_reg_1692),
    .loser_tree_data_22(loser_tree_data_86_reg_1687),
    .loser_tree_data_21(loser_tree_data_85_reg_1682),
    .loser_tree_data_20(loser_tree_data_84_reg_1677),
    .loser_tree_data_19(loser_tree_data_83_reg_1672),
    .loser_tree_data_18(loser_tree_data_82_reg_1667),
    .loser_tree_data_17(loser_tree_data_81_reg_1662),
    .loser_tree_data_16(loser_tree_data_80_reg_1657),
    .loser_tree_data_15(loser_tree_data_79_reg_1652),
    .loser_tree_data_14(loser_tree_data_78_reg_1647),
    .loser_tree_data_13(loser_tree_data_77_reg_1642),
    .loser_tree_data_12(loser_tree_data_76_reg_1637),
    .loser_tree_data_11(loser_tree_data_75_reg_1632),
    .loser_tree_data_10(loser_tree_data_74_reg_1627),
    .loser_tree_data_9(loser_tree_data_73_reg_1622),
    .loser_tree_data_8(loser_tree_data_72_reg_1617),
    .loser_tree_data_7(loser_tree_data_71_reg_1612),
    .loser_tree_data_6(loser_tree_data_70_reg_1607),
    .loser_tree_data_5(loser_tree_data_69_reg_1602),
    .loser_tree_data_4(loser_tree_data_68_reg_1597),
    .loser_tree_data_3(loser_tree_data_67_reg_1592),
    .loser_tree_data_2(loser_tree_data_66_reg_1587),
    .loser_tree_data_1(loser_tree_data_65_reg_1582),
    .loser_tree_data(loser_tree_data_reg_1577),
    .multi_radix_hex_loser_temp0_0_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0),
    .multi_radix_hex_loser_temp0_0_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0),
    .multi_radix_hex_loser_temp0_0_q0(multi_radix_hex_loser_temp0_0_q0),
    .multi_radix_hex_loser_temp0_1_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0),
    .multi_radix_hex_loser_temp0_1_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0),
    .multi_radix_hex_loser_temp0_1_q0(multi_radix_hex_loser_temp0_1_q0),
    .multi_radix_hex_loser_temp0_2_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0),
    .multi_radix_hex_loser_temp0_2_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0),
    .multi_radix_hex_loser_temp0_2_q0(multi_radix_hex_loser_temp0_2_q0),
    .multi_radix_hex_loser_temp0_3_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0),
    .multi_radix_hex_loser_temp0_3_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0),
    .multi_radix_hex_loser_temp0_3_q0(multi_radix_hex_loser_temp0_3_q0),
    .multi_radix_hex_loser_temp0_4_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0),
    .multi_radix_hex_loser_temp0_4_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0),
    .multi_radix_hex_loser_temp0_4_q0(multi_radix_hex_loser_temp0_4_q0),
    .multi_radix_hex_loser_temp0_5_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0),
    .multi_radix_hex_loser_temp0_5_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0),
    .multi_radix_hex_loser_temp0_5_q0(multi_radix_hex_loser_temp0_5_q0),
    .multi_radix_hex_loser_temp0_6_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0),
    .multi_radix_hex_loser_temp0_6_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0),
    .multi_radix_hex_loser_temp0_6_q0(multi_radix_hex_loser_temp0_6_q0),
    .multi_radix_hex_loser_temp0_7_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0),
    .multi_radix_hex_loser_temp0_7_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0),
    .multi_radix_hex_loser_temp0_7_q0(multi_radix_hex_loser_temp0_7_q0),
    .multi_radix_hex_loser_temp0_8_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0),
    .multi_radix_hex_loser_temp0_8_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0),
    .multi_radix_hex_loser_temp0_8_q0(multi_radix_hex_loser_temp0_8_q0),
    .multi_radix_hex_loser_temp0_9_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0),
    .multi_radix_hex_loser_temp0_9_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0),
    .multi_radix_hex_loser_temp0_9_q0(multi_radix_hex_loser_temp0_9_q0),
    .multi_radix_hex_loser_temp0_10_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0),
    .multi_radix_hex_loser_temp0_10_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0),
    .multi_radix_hex_loser_temp0_10_q0(multi_radix_hex_loser_temp0_10_q0),
    .multi_radix_hex_loser_temp0_11_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0),
    .multi_radix_hex_loser_temp0_11_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0),
    .multi_radix_hex_loser_temp0_11_q0(multi_radix_hex_loser_temp0_11_q0),
    .multi_radix_hex_loser_temp0_12_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0),
    .multi_radix_hex_loser_temp0_12_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0),
    .multi_radix_hex_loser_temp0_12_q0(multi_radix_hex_loser_temp0_12_q0),
    .multi_radix_hex_loser_temp0_13_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0),
    .multi_radix_hex_loser_temp0_13_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0),
    .multi_radix_hex_loser_temp0_13_q0(multi_radix_hex_loser_temp0_13_q0),
    .multi_radix_hex_loser_temp0_14_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0),
    .multi_radix_hex_loser_temp0_14_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0),
    .multi_radix_hex_loser_temp0_14_q0(multi_radix_hex_loser_temp0_14_q0),
    .multi_radix_hex_loser_temp0_15_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0),
    .multi_radix_hex_loser_temp0_15_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0),
    .multi_radix_hex_loser_temp0_15_q0(multi_radix_hex_loser_temp0_15_q0),
    .multi_radix_hex_loser_temp0_16_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0),
    .multi_radix_hex_loser_temp0_16_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0),
    .multi_radix_hex_loser_temp0_16_q0(multi_radix_hex_loser_temp0_16_q0),
    .multi_radix_hex_loser_temp0_17_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0),
    .multi_radix_hex_loser_temp0_17_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0),
    .multi_radix_hex_loser_temp0_17_q0(multi_radix_hex_loser_temp0_17_q0),
    .multi_radix_hex_loser_temp0_18_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0),
    .multi_radix_hex_loser_temp0_18_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0),
    .multi_radix_hex_loser_temp0_18_q0(multi_radix_hex_loser_temp0_18_q0),
    .multi_radix_hex_loser_temp0_19_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0),
    .multi_radix_hex_loser_temp0_19_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0),
    .multi_radix_hex_loser_temp0_19_q0(multi_radix_hex_loser_temp0_19_q0),
    .multi_radix_hex_loser_temp0_20_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0),
    .multi_radix_hex_loser_temp0_20_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0),
    .multi_radix_hex_loser_temp0_20_q0(multi_radix_hex_loser_temp0_20_q0),
    .multi_radix_hex_loser_temp0_21_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0),
    .multi_radix_hex_loser_temp0_21_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0),
    .multi_radix_hex_loser_temp0_21_q0(multi_radix_hex_loser_temp0_21_q0),
    .multi_radix_hex_loser_temp0_22_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0),
    .multi_radix_hex_loser_temp0_22_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0),
    .multi_radix_hex_loser_temp0_22_q0(multi_radix_hex_loser_temp0_22_q0),
    .multi_radix_hex_loser_temp0_23_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0),
    .multi_radix_hex_loser_temp0_23_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0),
    .multi_radix_hex_loser_temp0_23_q0(multi_radix_hex_loser_temp0_23_q0),
    .multi_radix_hex_loser_temp0_24_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0),
    .multi_radix_hex_loser_temp0_24_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0),
    .multi_radix_hex_loser_temp0_24_q0(multi_radix_hex_loser_temp0_24_q0),
    .multi_radix_hex_loser_temp0_25_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0),
    .multi_radix_hex_loser_temp0_25_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0),
    .multi_radix_hex_loser_temp0_25_q0(multi_radix_hex_loser_temp0_25_q0),
    .multi_radix_hex_loser_temp0_26_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0),
    .multi_radix_hex_loser_temp0_26_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0),
    .multi_radix_hex_loser_temp0_26_q0(multi_radix_hex_loser_temp0_26_q0),
    .multi_radix_hex_loser_temp0_27_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0),
    .multi_radix_hex_loser_temp0_27_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0),
    .multi_radix_hex_loser_temp0_27_q0(multi_radix_hex_loser_temp0_27_q0),
    .multi_radix_hex_loser_temp0_28_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0),
    .multi_radix_hex_loser_temp0_28_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0),
    .multi_radix_hex_loser_temp0_28_q0(multi_radix_hex_loser_temp0_28_q0),
    .multi_radix_hex_loser_temp0_29_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0),
    .multi_radix_hex_loser_temp0_29_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0),
    .multi_radix_hex_loser_temp0_29_q0(multi_radix_hex_loser_temp0_29_q0),
    .multi_radix_hex_loser_temp0_30_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0),
    .multi_radix_hex_loser_temp0_30_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0),
    .multi_radix_hex_loser_temp0_30_q0(multi_radix_hex_loser_temp0_30_q0),
    .multi_radix_hex_loser_temp0_31_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0),
    .multi_radix_hex_loser_temp0_31_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0),
    .multi_radix_hex_loser_temp0_31_q0(multi_radix_hex_loser_temp0_31_q0),
    .multi_radix_hex_loser_temp0_32_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0),
    .multi_radix_hex_loser_temp0_32_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0),
    .multi_radix_hex_loser_temp0_32_q0(multi_radix_hex_loser_temp0_32_q0),
    .multi_radix_hex_loser_temp0_33_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0),
    .multi_radix_hex_loser_temp0_33_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0),
    .multi_radix_hex_loser_temp0_33_q0(multi_radix_hex_loser_temp0_33_q0),
    .multi_radix_hex_loser_temp0_34_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0),
    .multi_radix_hex_loser_temp0_34_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0),
    .multi_radix_hex_loser_temp0_34_q0(multi_radix_hex_loser_temp0_34_q0),
    .multi_radix_hex_loser_temp0_35_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0),
    .multi_radix_hex_loser_temp0_35_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0),
    .multi_radix_hex_loser_temp0_35_q0(multi_radix_hex_loser_temp0_35_q0),
    .multi_radix_hex_loser_temp0_36_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0),
    .multi_radix_hex_loser_temp0_36_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0),
    .multi_radix_hex_loser_temp0_36_q0(multi_radix_hex_loser_temp0_36_q0),
    .multi_radix_hex_loser_temp0_37_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0),
    .multi_radix_hex_loser_temp0_37_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0),
    .multi_radix_hex_loser_temp0_37_q0(multi_radix_hex_loser_temp0_37_q0),
    .multi_radix_hex_loser_temp0_38_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0),
    .multi_radix_hex_loser_temp0_38_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0),
    .multi_radix_hex_loser_temp0_38_q0(multi_radix_hex_loser_temp0_38_q0),
    .multi_radix_hex_loser_temp0_39_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0),
    .multi_radix_hex_loser_temp0_39_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0),
    .multi_radix_hex_loser_temp0_39_q0(multi_radix_hex_loser_temp0_39_q0),
    .multi_radix_hex_loser_temp0_40_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0),
    .multi_radix_hex_loser_temp0_40_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0),
    .multi_radix_hex_loser_temp0_40_q0(multi_radix_hex_loser_temp0_40_q0),
    .multi_radix_hex_loser_temp0_41_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0),
    .multi_radix_hex_loser_temp0_41_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0),
    .multi_radix_hex_loser_temp0_41_q0(multi_radix_hex_loser_temp0_41_q0),
    .multi_radix_hex_loser_temp0_42_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0),
    .multi_radix_hex_loser_temp0_42_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0),
    .multi_radix_hex_loser_temp0_42_q0(multi_radix_hex_loser_temp0_42_q0),
    .multi_radix_hex_loser_temp0_43_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0),
    .multi_radix_hex_loser_temp0_43_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0),
    .multi_radix_hex_loser_temp0_43_q0(multi_radix_hex_loser_temp0_43_q0),
    .multi_radix_hex_loser_temp0_44_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0),
    .multi_radix_hex_loser_temp0_44_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0),
    .multi_radix_hex_loser_temp0_44_q0(multi_radix_hex_loser_temp0_44_q0),
    .multi_radix_hex_loser_temp0_45_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0),
    .multi_radix_hex_loser_temp0_45_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0),
    .multi_radix_hex_loser_temp0_45_q0(multi_radix_hex_loser_temp0_45_q0),
    .multi_radix_hex_loser_temp0_46_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0),
    .multi_radix_hex_loser_temp0_46_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0),
    .multi_radix_hex_loser_temp0_46_q0(multi_radix_hex_loser_temp0_46_q0),
    .multi_radix_hex_loser_temp0_47_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0),
    .multi_radix_hex_loser_temp0_47_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0),
    .multi_radix_hex_loser_temp0_47_q0(multi_radix_hex_loser_temp0_47_q0),
    .multi_radix_hex_loser_temp0_48_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0),
    .multi_radix_hex_loser_temp0_48_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0),
    .multi_radix_hex_loser_temp0_48_q0(multi_radix_hex_loser_temp0_48_q0),
    .multi_radix_hex_loser_temp0_49_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0),
    .multi_radix_hex_loser_temp0_49_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0),
    .multi_radix_hex_loser_temp0_49_q0(multi_radix_hex_loser_temp0_49_q0),
    .multi_radix_hex_loser_temp0_50_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0),
    .multi_radix_hex_loser_temp0_50_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0),
    .multi_radix_hex_loser_temp0_50_q0(multi_radix_hex_loser_temp0_50_q0),
    .multi_radix_hex_loser_temp0_51_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0),
    .multi_radix_hex_loser_temp0_51_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0),
    .multi_radix_hex_loser_temp0_51_q0(multi_radix_hex_loser_temp0_51_q0),
    .multi_radix_hex_loser_temp0_52_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0),
    .multi_radix_hex_loser_temp0_52_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0),
    .multi_radix_hex_loser_temp0_52_q0(multi_radix_hex_loser_temp0_52_q0),
    .multi_radix_hex_loser_temp0_53_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0),
    .multi_radix_hex_loser_temp0_53_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0),
    .multi_radix_hex_loser_temp0_53_q0(multi_radix_hex_loser_temp0_53_q0),
    .multi_radix_hex_loser_temp0_54_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0),
    .multi_radix_hex_loser_temp0_54_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0),
    .multi_radix_hex_loser_temp0_54_q0(multi_radix_hex_loser_temp0_54_q0),
    .multi_radix_hex_loser_temp0_55_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0),
    .multi_radix_hex_loser_temp0_55_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0),
    .multi_radix_hex_loser_temp0_55_q0(multi_radix_hex_loser_temp0_55_q0),
    .multi_radix_hex_loser_temp0_56_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0),
    .multi_radix_hex_loser_temp0_56_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0),
    .multi_radix_hex_loser_temp0_56_q0(multi_radix_hex_loser_temp0_56_q0),
    .multi_radix_hex_loser_temp0_57_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0),
    .multi_radix_hex_loser_temp0_57_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0),
    .multi_radix_hex_loser_temp0_57_q0(multi_radix_hex_loser_temp0_57_q0),
    .multi_radix_hex_loser_temp0_58_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0),
    .multi_radix_hex_loser_temp0_58_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0),
    .multi_radix_hex_loser_temp0_58_q0(multi_radix_hex_loser_temp0_58_q0),
    .multi_radix_hex_loser_temp0_59_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0),
    .multi_radix_hex_loser_temp0_59_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0),
    .multi_radix_hex_loser_temp0_59_q0(multi_radix_hex_loser_temp0_59_q0),
    .multi_radix_hex_loser_temp0_60_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0),
    .multi_radix_hex_loser_temp0_60_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0),
    .multi_radix_hex_loser_temp0_60_q0(multi_radix_hex_loser_temp0_60_q0),
    .multi_radix_hex_loser_temp0_61_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0),
    .multi_radix_hex_loser_temp0_61_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0),
    .multi_radix_hex_loser_temp0_61_q0(multi_radix_hex_loser_temp0_61_q0),
    .multi_radix_hex_loser_temp0_62_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0),
    .multi_radix_hex_loser_temp0_62_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0),
    .multi_radix_hex_loser_temp0_62_q0(multi_radix_hex_loser_temp0_62_q0),
    .multi_radix_hex_loser_temp0_63_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0),
    .multi_radix_hex_loser_temp0_63_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0),
    .multi_radix_hex_loser_temp0_63_q0(multi_radix_hex_loser_temp0_63_q0),
    .output_r_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0),
    .output_r_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0),
    .output_r_we0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0),
    .output_r_d0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0),
    .current_indices_address0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0),
    .current_indices_ce0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0),
    .current_indices_we0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0),
    .current_indices_d0(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0),
    .current_indices_q0(current_indices_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= 1'b1;
        end else if ((grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready == 1'b1)) begin
            grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= 1'b1;
        end else if ((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready == 1'b1)) begin
            grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        loser_tree_data_100_reg_1757 <= multi_radix_hex_loser_temp0_36_q0;
        loser_tree_data_101_reg_1762 <= multi_radix_hex_loser_temp0_37_q0;
        loser_tree_data_102_reg_1767 <= multi_radix_hex_loser_temp0_38_q0;
        loser_tree_data_103_reg_1772 <= multi_radix_hex_loser_temp0_39_q0;
        loser_tree_data_104_reg_1777 <= multi_radix_hex_loser_temp0_40_q0;
        loser_tree_data_105_reg_1782 <= multi_radix_hex_loser_temp0_41_q0;
        loser_tree_data_106_reg_1787 <= multi_radix_hex_loser_temp0_42_q0;
        loser_tree_data_107_reg_1792 <= multi_radix_hex_loser_temp0_43_q0;
        loser_tree_data_108_reg_1797 <= multi_radix_hex_loser_temp0_44_q0;
        loser_tree_data_109_reg_1802 <= multi_radix_hex_loser_temp0_45_q0;
        loser_tree_data_110_reg_1807 <= multi_radix_hex_loser_temp0_46_q0;
        loser_tree_data_111_reg_1812 <= multi_radix_hex_loser_temp0_47_q0;
        loser_tree_data_112_reg_1817 <= multi_radix_hex_loser_temp0_48_q0;
        loser_tree_data_113_reg_1822 <= multi_radix_hex_loser_temp0_49_q0;
        loser_tree_data_114_reg_1827 <= multi_radix_hex_loser_temp0_50_q0;
        loser_tree_data_115_reg_1832 <= multi_radix_hex_loser_temp0_51_q0;
        loser_tree_data_116_reg_1837 <= multi_radix_hex_loser_temp0_52_q0;
        loser_tree_data_117_reg_1842 <= multi_radix_hex_loser_temp0_53_q0;
        loser_tree_data_118_reg_1847 <= multi_radix_hex_loser_temp0_54_q0;
        loser_tree_data_119_reg_1852 <= multi_radix_hex_loser_temp0_55_q0;
        loser_tree_data_120_reg_1857 <= multi_radix_hex_loser_temp0_56_q0;
        loser_tree_data_121_reg_1862 <= multi_radix_hex_loser_temp0_57_q0;
        loser_tree_data_122_reg_1867 <= multi_radix_hex_loser_temp0_58_q0;
        loser_tree_data_123_reg_1872 <= multi_radix_hex_loser_temp0_59_q0;
        loser_tree_data_124_reg_1877 <= multi_radix_hex_loser_temp0_60_q0;
        loser_tree_data_125_reg_1882 <= multi_radix_hex_loser_temp0_61_q0;
        loser_tree_data_126_reg_1887 <= multi_radix_hex_loser_temp0_62_q0;
        loser_tree_data_127_reg_1892 <= multi_radix_hex_loser_temp0_63_q0;
        loser_tree_data_65_reg_1582 <= multi_radix_hex_loser_temp0_1_q0;
        loser_tree_data_66_reg_1587 <= multi_radix_hex_loser_temp0_2_q0;
        loser_tree_data_67_reg_1592 <= multi_radix_hex_loser_temp0_3_q0;
        loser_tree_data_68_reg_1597 <= multi_radix_hex_loser_temp0_4_q0;
        loser_tree_data_69_reg_1602 <= multi_radix_hex_loser_temp0_5_q0;
        loser_tree_data_70_reg_1607 <= multi_radix_hex_loser_temp0_6_q0;
        loser_tree_data_71_reg_1612 <= multi_radix_hex_loser_temp0_7_q0;
        loser_tree_data_72_reg_1617 <= multi_radix_hex_loser_temp0_8_q0;
        loser_tree_data_73_reg_1622 <= multi_radix_hex_loser_temp0_9_q0;
        loser_tree_data_74_reg_1627 <= multi_radix_hex_loser_temp0_10_q0;
        loser_tree_data_75_reg_1632 <= multi_radix_hex_loser_temp0_11_q0;
        loser_tree_data_76_reg_1637 <= multi_radix_hex_loser_temp0_12_q0;
        loser_tree_data_77_reg_1642 <= multi_radix_hex_loser_temp0_13_q0;
        loser_tree_data_78_reg_1647 <= multi_radix_hex_loser_temp0_14_q0;
        loser_tree_data_79_reg_1652 <= multi_radix_hex_loser_temp0_15_q0;
        loser_tree_data_80_reg_1657 <= multi_radix_hex_loser_temp0_16_q0;
        loser_tree_data_81_reg_1662 <= multi_radix_hex_loser_temp0_17_q0;
        loser_tree_data_82_reg_1667 <= multi_radix_hex_loser_temp0_18_q0;
        loser_tree_data_83_reg_1672 <= multi_radix_hex_loser_temp0_19_q0;
        loser_tree_data_84_reg_1677 <= multi_radix_hex_loser_temp0_20_q0;
        loser_tree_data_85_reg_1682 <= multi_radix_hex_loser_temp0_21_q0;
        loser_tree_data_86_reg_1687 <= multi_radix_hex_loser_temp0_22_q0;
        loser_tree_data_87_reg_1692 <= multi_radix_hex_loser_temp0_23_q0;
        loser_tree_data_88_reg_1697 <= multi_radix_hex_loser_temp0_24_q0;
        loser_tree_data_89_reg_1702 <= multi_radix_hex_loser_temp0_25_q0;
        loser_tree_data_90_reg_1707 <= multi_radix_hex_loser_temp0_26_q0;
        loser_tree_data_91_reg_1712 <= multi_radix_hex_loser_temp0_27_q0;
        loser_tree_data_92_reg_1717 <= multi_radix_hex_loser_temp0_28_q0;
        loser_tree_data_93_reg_1722 <= multi_radix_hex_loser_temp0_29_q0;
        loser_tree_data_94_reg_1727 <= multi_radix_hex_loser_temp0_30_q0;
        loser_tree_data_95_reg_1732 <= multi_radix_hex_loser_temp0_31_q0;
        loser_tree_data_96_reg_1737 <= multi_radix_hex_loser_temp0_32_q0;
        loser_tree_data_97_reg_1742 <= multi_radix_hex_loser_temp0_33_q0;
        loser_tree_data_98_reg_1747 <= multi_radix_hex_loser_temp0_34_q0;
        loser_tree_data_99_reg_1752 <= multi_radix_hex_loser_temp0_35_q0;
        loser_tree_data_reg_1577 <= multi_radix_hex_loser_temp0_0_q0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_loser_tree_1_Pipeline_1_fu_1050_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        current_indices_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        current_indices_address0 = grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0;
    end else begin
        current_indices_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        current_indices_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        current_indices_ce0 = grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0;
    end else begin
        current_indices_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        current_indices_d0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        current_indices_d0 = grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0;
    end else begin
        current_indices_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        current_indices_we0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        current_indices_we0 = grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0;
    end else begin
        current_indices_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_0_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0;
    end else begin
        multi_radix_hex_loser_temp0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_0_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0;
    end else begin
        multi_radix_hex_loser_temp0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_10_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_10_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0;
    end else begin
        multi_radix_hex_loser_temp0_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_10_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0;
    end else begin
        multi_radix_hex_loser_temp0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_11_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0;
    end else begin
        multi_radix_hex_loser_temp0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_11_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0;
    end else begin
        multi_radix_hex_loser_temp0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_12_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_12_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0;
    end else begin
        multi_radix_hex_loser_temp0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_12_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0;
    end else begin
        multi_radix_hex_loser_temp0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_13_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_13_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0;
    end else begin
        multi_radix_hex_loser_temp0_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_13_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0;
    end else begin
        multi_radix_hex_loser_temp0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_14_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0;
    end else begin
        multi_radix_hex_loser_temp0_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_14_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0;
    end else begin
        multi_radix_hex_loser_temp0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_15_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0;
    end else begin
        multi_radix_hex_loser_temp0_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_15_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0;
    end else begin
        multi_radix_hex_loser_temp0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_16_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_16_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0;
    end else begin
        multi_radix_hex_loser_temp0_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_16_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0;
    end else begin
        multi_radix_hex_loser_temp0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_17_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_17_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0;
    end else begin
        multi_radix_hex_loser_temp0_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_17_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0;
    end else begin
        multi_radix_hex_loser_temp0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_18_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_18_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0;
    end else begin
        multi_radix_hex_loser_temp0_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_18_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0;
    end else begin
        multi_radix_hex_loser_temp0_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_19_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_19_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0;
    end else begin
        multi_radix_hex_loser_temp0_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_19_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0;
    end else begin
        multi_radix_hex_loser_temp0_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_1_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0;
    end else begin
        multi_radix_hex_loser_temp0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_1_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0;
    end else begin
        multi_radix_hex_loser_temp0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_20_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_20_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0;
    end else begin
        multi_radix_hex_loser_temp0_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_20_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0;
    end else begin
        multi_radix_hex_loser_temp0_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_21_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_21_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0;
    end else begin
        multi_radix_hex_loser_temp0_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_21_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0;
    end else begin
        multi_radix_hex_loser_temp0_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_22_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_22_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0;
    end else begin
        multi_radix_hex_loser_temp0_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_22_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0;
    end else begin
        multi_radix_hex_loser_temp0_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_23_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_23_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0;
    end else begin
        multi_radix_hex_loser_temp0_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_23_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0;
    end else begin
        multi_radix_hex_loser_temp0_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_24_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_24_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0;
    end else begin
        multi_radix_hex_loser_temp0_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_24_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0;
    end else begin
        multi_radix_hex_loser_temp0_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_25_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_25_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0;
    end else begin
        multi_radix_hex_loser_temp0_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_25_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0;
    end else begin
        multi_radix_hex_loser_temp0_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_26_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_26_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0;
    end else begin
        multi_radix_hex_loser_temp0_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_26_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0;
    end else begin
        multi_radix_hex_loser_temp0_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_27_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_27_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0;
    end else begin
        multi_radix_hex_loser_temp0_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_27_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0;
    end else begin
        multi_radix_hex_loser_temp0_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_28_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_28_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0;
    end else begin
        multi_radix_hex_loser_temp0_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_28_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0;
    end else begin
        multi_radix_hex_loser_temp0_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_29_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_29_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0;
    end else begin
        multi_radix_hex_loser_temp0_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_29_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0;
    end else begin
        multi_radix_hex_loser_temp0_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_2_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0;
    end else begin
        multi_radix_hex_loser_temp0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_2_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0;
    end else begin
        multi_radix_hex_loser_temp0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_30_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_30_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0;
    end else begin
        multi_radix_hex_loser_temp0_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_30_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0;
    end else begin
        multi_radix_hex_loser_temp0_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_31_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_31_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0;
    end else begin
        multi_radix_hex_loser_temp0_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_31_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0;
    end else begin
        multi_radix_hex_loser_temp0_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_32_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_32_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0;
    end else begin
        multi_radix_hex_loser_temp0_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_32_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_32_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0;
    end else begin
        multi_radix_hex_loser_temp0_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_33_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_33_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0;
    end else begin
        multi_radix_hex_loser_temp0_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_33_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_33_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0;
    end else begin
        multi_radix_hex_loser_temp0_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_34_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_34_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0;
    end else begin
        multi_radix_hex_loser_temp0_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_34_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_34_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0;
    end else begin
        multi_radix_hex_loser_temp0_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_35_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_35_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0;
    end else begin
        multi_radix_hex_loser_temp0_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_35_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_35_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0;
    end else begin
        multi_radix_hex_loser_temp0_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_36_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_36_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0;
    end else begin
        multi_radix_hex_loser_temp0_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_36_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_36_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0;
    end else begin
        multi_radix_hex_loser_temp0_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_37_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_37_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0;
    end else begin
        multi_radix_hex_loser_temp0_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_37_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_37_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0;
    end else begin
        multi_radix_hex_loser_temp0_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_38_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_38_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0;
    end else begin
        multi_radix_hex_loser_temp0_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_38_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_38_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0;
    end else begin
        multi_radix_hex_loser_temp0_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_39_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_39_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0;
    end else begin
        multi_radix_hex_loser_temp0_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_39_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_39_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0;
    end else begin
        multi_radix_hex_loser_temp0_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_3_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0;
    end else begin
        multi_radix_hex_loser_temp0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_3_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0;
    end else begin
        multi_radix_hex_loser_temp0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_40_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_40_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0;
    end else begin
        multi_radix_hex_loser_temp0_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_40_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_40_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0;
    end else begin
        multi_radix_hex_loser_temp0_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_41_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_41_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0;
    end else begin
        multi_radix_hex_loser_temp0_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_41_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_41_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0;
    end else begin
        multi_radix_hex_loser_temp0_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_42_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_42_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0;
    end else begin
        multi_radix_hex_loser_temp0_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_42_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_42_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0;
    end else begin
        multi_radix_hex_loser_temp0_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_43_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_43_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0;
    end else begin
        multi_radix_hex_loser_temp0_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_43_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_43_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0;
    end else begin
        multi_radix_hex_loser_temp0_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_44_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_44_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0;
    end else begin
        multi_radix_hex_loser_temp0_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_44_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_44_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0;
    end else begin
        multi_radix_hex_loser_temp0_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_45_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_45_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0;
    end else begin
        multi_radix_hex_loser_temp0_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_45_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_45_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0;
    end else begin
        multi_radix_hex_loser_temp0_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_46_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_46_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0;
    end else begin
        multi_radix_hex_loser_temp0_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_46_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_46_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0;
    end else begin
        multi_radix_hex_loser_temp0_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_47_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_47_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0;
    end else begin
        multi_radix_hex_loser_temp0_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_47_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_47_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0;
    end else begin
        multi_radix_hex_loser_temp0_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_48_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_48_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0;
    end else begin
        multi_radix_hex_loser_temp0_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_48_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_48_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0;
    end else begin
        multi_radix_hex_loser_temp0_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_49_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_49_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0;
    end else begin
        multi_radix_hex_loser_temp0_49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_49_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_49_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0;
    end else begin
        multi_radix_hex_loser_temp0_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_4_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_4_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0;
    end else begin
        multi_radix_hex_loser_temp0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_4_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0;
    end else begin
        multi_radix_hex_loser_temp0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_50_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_50_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0;
    end else begin
        multi_radix_hex_loser_temp0_50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_50_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_50_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0;
    end else begin
        multi_radix_hex_loser_temp0_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_51_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_51_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0;
    end else begin
        multi_radix_hex_loser_temp0_51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_51_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_51_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0;
    end else begin
        multi_radix_hex_loser_temp0_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_52_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_52_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0;
    end else begin
        multi_radix_hex_loser_temp0_52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_52_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_52_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0;
    end else begin
        multi_radix_hex_loser_temp0_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_53_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_53_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0;
    end else begin
        multi_radix_hex_loser_temp0_53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_53_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_53_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0;
    end else begin
        multi_radix_hex_loser_temp0_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_54_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_54_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0;
    end else begin
        multi_radix_hex_loser_temp0_54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_54_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_54_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0;
    end else begin
        multi_radix_hex_loser_temp0_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_55_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_55_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0;
    end else begin
        multi_radix_hex_loser_temp0_55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_55_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_55_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0;
    end else begin
        multi_radix_hex_loser_temp0_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_56_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_56_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0;
    end else begin
        multi_radix_hex_loser_temp0_56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_56_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_56_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0;
    end else begin
        multi_radix_hex_loser_temp0_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_57_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_57_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0;
    end else begin
        multi_radix_hex_loser_temp0_57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_57_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_57_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0;
    end else begin
        multi_radix_hex_loser_temp0_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_58_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_58_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0;
    end else begin
        multi_radix_hex_loser_temp0_58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_58_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_58_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0;
    end else begin
        multi_radix_hex_loser_temp0_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_59_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_59_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0;
    end else begin
        multi_radix_hex_loser_temp0_59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_59_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_59_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0;
    end else begin
        multi_radix_hex_loser_temp0_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_5_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0;
    end else begin
        multi_radix_hex_loser_temp0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_5_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0;
    end else begin
        multi_radix_hex_loser_temp0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_60_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_60_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0;
    end else begin
        multi_radix_hex_loser_temp0_60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_60_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_60_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0;
    end else begin
        multi_radix_hex_loser_temp0_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_61_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_61_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0;
    end else begin
        multi_radix_hex_loser_temp0_61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_61_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_61_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0;
    end else begin
        multi_radix_hex_loser_temp0_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_62_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_62_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0;
    end else begin
        multi_radix_hex_loser_temp0_62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_62_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_62_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0;
    end else begin
        multi_radix_hex_loser_temp0_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_63_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_63_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0;
    end else begin
        multi_radix_hex_loser_temp0_63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_63_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_63_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0;
    end else begin
        multi_radix_hex_loser_temp0_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_6_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_6_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0;
    end else begin
        multi_radix_hex_loser_temp0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_6_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0;
    end else begin
        multi_radix_hex_loser_temp0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_7_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_7_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0;
    end else begin
        multi_radix_hex_loser_temp0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_7_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0;
    end else begin
        multi_radix_hex_loser_temp0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_8_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0;
    end else begin
        multi_radix_hex_loser_temp0_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_8_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0;
    end else begin
        multi_radix_hex_loser_temp0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        multi_radix_hex_loser_temp0_9_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_9_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0;
    end else begin
        multi_radix_hex_loser_temp0_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        multi_radix_hex_loser_temp0_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        multi_radix_hex_loser_temp0_9_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0;
    end else begin
        multi_radix_hex_loser_temp0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_loser_tree_1_Pipeline_1_fu_1050_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call66 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_loser_tree_1_Pipeline_1_fu_1050_ap_start = grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg;

assign grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg;

assign output_r_address0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0;

assign output_r_ce0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0;

assign output_r_d0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0;

assign output_r_we0 = grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0;

endmodule //multi_radix_hex_loser_loser_tree_1
