// Seed: 2562750803
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    input supply1 id_9
);
  assign id_8 = 1;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    output wand id_17
);
  wire id_19;
  generate
    wire id_20;
  endgenerate
  xor (id_17, id_3, id_12, id_20, id_7, id_5, id_10, id_2, id_19, id_14, id_13);
  module_0(
      id_0, id_14, id_15, id_13, id_10, id_2, id_13, id_11, id_11, id_9
  );
endmodule
