# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do xor4bits_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits {C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/xor4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:24 on Aug 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits" C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/xor4bits.sv 
# -- Compiling module xor4bits
# 
# Top level modules:
# 	xor4bits
# End time: 22:52:24 on Aug 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches {C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches/xor4bits_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:24 on Aug 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches" C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches/xor4bits_tb.sv 
# -- Compiling module xor4bits_tb
# 
# Top level modules:
# 	xor4bits_tb
# End time: 22:52:24 on Aug 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" xor4bits_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" xor4bits_tb 
# Start time: 22:52:24 on Aug 16,2023
# Loading sv_std.std
# Loading work.xor4bits_tb
# Loading work.xor4bits
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# | A | B | C | D | Y |
# ---------------------
#  | 0 | 0 | 0 | 0 | 0 | OK
#  | 0 | 0 | 0 | 1 | 1 | OK
#  | 0 | 0 | 1 | 0 | 1 | OK
#  | 0 | 0 | 1 | 1 | 0 | OK
#  | 0 | 1 | 0 | 0 | 1 | OK
#  | 0 | 1 | 0 | 1 | 0 | OK
#  | 0 | 1 | 1 | 0 | 0 | OK
#  | 0 | 1 | 1 | 1 | 1 | OK
#  | 1 | 0 | 0 | 0 | 1 | OK
#  | 1 | 0 | 0 | 1 | 0 | OK
#  | 1 | 0 | 1 | 0 | 0 | OK
#  | 1 | 0 | 1 | 1 | 1 | OK
#  | 1 | 1 | 0 | 0 | 0 | OK
#  | 1 | 1 | 0 | 1 | 1 | OK
#  | 1 | 1 | 1 | 0 | 1 | OK
#  | 1 | 1 | 1 | 1 | 0 | OK
# Testes Efetuados = 16
# Erros Encontrados = 0
# ** Note: $stop    : C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches/xor4bits_tb.sv(46)
#    Time: 340 ns  Iteration: 0  Instance: /xor4bits_tb
# Break in Module xor4bits_tb at C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/xor4bits/Testbenches/xor4bits_tb.sv line 46
# End time: 22:53:20 on Aug 16,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
