/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [2:0] _02_;
  reg [25:0] _03_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [26:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[168] ? in_data[128] : celloutsig_1_1z;
  assign celloutsig_0_6z = !(celloutsig_0_4z[12] ? in_data[7] : in_data[45]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[86]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z[3] | celloutsig_1_1z) & in_data[112]);
  assign celloutsig_1_16z = ~((celloutsig_1_3z | celloutsig_1_2z) & celloutsig_1_14z);
  assign celloutsig_0_7z = ~((in_data[27] | celloutsig_0_2z) & celloutsig_0_4z[4]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_1z = ~((in_data[130] | in_data[116]) & in_data[99]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_3z) & (in_data[159] | in_data[186]));
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_5z) & (celloutsig_1_5z | _00_));
  reg [10:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 11'h000;
    else _14_ <= { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign { _01_[10], _00_, _01_[8:0] } = _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= in_data[23:21];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 26'h0000000;
    else _03_ <= { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_4z = { in_data[60:57], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } & in_data[90:78];
  assign celloutsig_1_9z = { in_data[104:103], celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z } >= { celloutsig_1_7z[4:2], celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[102:98], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_10z } >= { in_data[142:137], celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[40:34] < in_data[84:78];
  assign celloutsig_0_15z = { celloutsig_0_12z[2], celloutsig_0_11z } < celloutsig_0_9z[24:18];
  assign celloutsig_0_23z = { celloutsig_0_9z[24:19], celloutsig_0_0z, celloutsig_0_15z } < _03_[20:13];
  assign celloutsig_0_24z = { celloutsig_0_12z[8:4], celloutsig_0_6z, celloutsig_0_20z } < celloutsig_0_21z[7:1];
  assign celloutsig_0_21z = { celloutsig_0_9z[15:9], celloutsig_0_13z, celloutsig_0_11z } % { 1'h1, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_1_7z = { in_data[116:114], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, _01_[4:2], celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[92:79] !== in_data[23:10];
  assign celloutsig_1_15z = ~ { celloutsig_1_7z[4:1], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_9z = in_data[29:3] | { in_data[25:7], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_11z, _02_ } | { celloutsig_0_10z[11:7], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_9z[24:17], celloutsig_0_1z } | { celloutsig_0_12z[3:2], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_4z = & { celloutsig_1_1z, celloutsig_1_0z[6:5] };
  assign celloutsig_1_8z = & { celloutsig_1_1z, in_data[182:176] };
  assign celloutsig_0_20z = celloutsig_0_16z & celloutsig_0_3z;
  assign celloutsig_1_2z = celloutsig_1_0z[3] & celloutsig_1_1z;
  assign celloutsig_0_16z = | celloutsig_0_4z[6:0];
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_5z } <<< celloutsig_1_9z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_9z[12:8], celloutsig_0_8z } <<< { celloutsig_0_9z[15:11], celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, _02_, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z } - { celloutsig_0_4z[7:1], _02_, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_13z[5:3], celloutsig_0_1z } - celloutsig_0_9z[8:5];
  assign celloutsig_1_0z = in_data[178:171] - in_data[126:119];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | (in_data[9] & celloutsig_0_1z));
  assign _01_[9] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
