Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:45:24 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |             128 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                     | design_1_i/separate_0/U0/counter_reg[4] |                5 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_1_n_0  |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[9][7]_i_1_n_0  |                                         |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0  |                                         |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[5][7]_i_1_n_0  |                                         |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[4][7]_i_1_n_0  |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[0][7]_i_1_n_0  |                                         |                1 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[10][7]_i_1_n_0 |                                         |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[11][7]_i_1_n_0 |                                         |                4 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[12][7]_i_1_n_0 |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[13][7]_i_1_n_0 |                                         |                4 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[14][7]_i_1_n_0 |                                         |                4 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[15][7]_i_1_n_0 |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[1][7]_i_1_n_0  |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[2][7]_i_1_n_0  |                                         |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[3][7]_i_1_n_0  |                                         |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1_n_0  |                                         |                2 |              8 |
|  clk_IBUF_BUFG |                                                     |                                         |                9 |             28 |
+----------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                    17 |
| 16+    |                     1 |
+--------+-----------------------+


