vhdl xil_defaultlib "C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.sim/sim_1/synth/func/AES_TB_func_synth.vhd"
vhdl xil_defaultlib "C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v"
