--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml bloque_control.twx bloque_control.ncd -o
bloque_control.twr bloque_control.pcf

Design file:              bloque_control.ncd
Physical constraint file: bloque_control.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DMA_READY   |    1.872(R)|      SLOW  |   -0.352(R)|      SLOW  |Clk_BUFGP         |   0.000|
DMA_RQ      |    2.040(R)|      SLOW  |   -0.303(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    0.869(R)|      FAST  |   -0.024(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DMA_ACK     |         7.657(R)|      SLOW  |         3.947(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<0>  |         9.221(R)|      SLOW  |         4.299(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<1>  |         9.962(R)|      SLOW  |         4.300(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<2>  |         9.257(R)|      SLOW  |         4.274(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<3>  |         9.698(R)|      SLOW  |         4.385(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<4>  |         9.238(R)|      SLOW  |         4.278(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<5>  |         9.641(R)|      SLOW  |         4.120(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<6>  |         9.212(R)|      SLOW  |         4.088(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<7>  |        10.121(R)|      SLOW  |         4.268(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<0> |         7.952(R)|      SLOW  |         3.794(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<1> |         7.823(R)|      SLOW  |         3.729(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<2> |         7.823(R)|      SLOW  |         3.729(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<3> |         7.911(R)|      SLOW  |         3.765(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<4> |         7.911(R)|      SLOW  |         3.765(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<5> |         8.022(R)|      SLOW  |         3.855(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<6> |         7.794(R)|      SLOW  |         3.712(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Addr<7> |         7.794(R)|      SLOW  |         3.712(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_OE      |         7.998(R)|      SLOW  |         4.029(R)|      FAST  |Clk_BUFGP         |   0.000|
RAM_Write   |         7.793(R)|      SLOW  |         3.909(R)|      FAST  |Clk_BUFGP         |   0.000|
SEND_comm   |         8.144(R)|      SLOW  |         4.113(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.502|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 20 19:00:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



