

================================================================
== Vitis HLS Report for 'add_vectors_2'
================================================================
* Date:           Tue Jun 28 01:00:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     472|    212|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    367|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     641|    725|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |urem_9ns_6ns_8_13_seq_1_U38  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U39  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U40  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U41  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |Total                        |                         |        0|   0|  472| 212|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_153_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln119_2_fu_208_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_4_fu_257_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_6_fu_282_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_fu_159_p2    |         +|   0|  0|  12|          11|          11|
    |tmp_4_fu_226_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_5_fu_295_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_6_fu_322_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_fu_177_p2          |         +|   0|  0|  14|           9|           9|
    |icmp_ln117_fu_147_p2   |      icmp|   0|  0|  10|           6|           4|
    |or_ln117_1_fu_242_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln117_2_fu_267_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln117_fu_193_p2     |        or|   0|  0|   6|           6|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 146|         110|          92|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |P2_address0  |   48|          9|   11|         99|
    |P2_d0        |   25|          5|    8|         40|
    |ap_NS_fsm    |  265|         62|    1|         62|
    |i_reg_126    |    9|          2|    6|         12|
    |v2_address0  |   20|          4|    6|         24|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  367|         82|   32|        237|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |P2_addr_2_reg_369    |  11|   0|   11|          0|
    |P2_addr_3_reg_384    |  11|   0|   11|          0|
    |P2_addr_4_reg_414    |  11|   0|   11|          0|
    |P2_addr_reg_354      |  11|   0|   11|          0|
    |add_ln117_reg_349    |   6|   0|    6|          0|
    |add_ln119_6_reg_394  |  11|   0|   11|          0|
    |ap_CS_fsm            |  61|   0|   61|          0|
    |i_reg_126            |   6|   0|    6|          0|
    |tmp_4_reg_379        |   9|   0|    9|          0|
    |tmp_5_reg_404        |   9|   0|    9|          0|
    |tmp_6_reg_419        |   9|   0|    9|          0|
    |tmp_reg_364          |   9|   0|    9|          0|
    |v2_load_3_reg_409    |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 169|   0|  169|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|P2_address0  |  out|   11|   ap_memory|             P2|         array|
|P2_ce0       |  out|    1|   ap_memory|             P2|         array|
|P2_we0       |  out|    1|   ap_memory|             P2|         array|
|P2_d0        |  out|    8|   ap_memory|             P2|         array|
|P2_q0        |   in|    8|   ap_memory|             P2|         array|
|v1           |   in|   11|     ap_none|             v1|        scalar|
|v2_address0  |  out|    6|   ap_memory|             v2|         array|
|v2_ce0       |  out|    1|   ap_memory|             v2|         array|
|v2_q0        |   in|    5|   ap_memory|             v2|         array|
|v2_address1  |  out|    6|   ap_memory|             v2|         array|
|v2_ce1       |  out|    1|   ap_memory|             v2|         array|
|v2_q1        |   in|    5|   ap_memory|             v2|         array|
+-------------+-----+-----+------------+---------------+--------------+

