/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [22:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [30:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [32:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_0z[12];
  assign celloutsig_0_1z = in_data[32] ? in_data[4] : celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[41] | ~(in_data[21]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_2z[14]);
  assign celloutsig_1_5z = celloutsig_1_2z[0] ^ celloutsig_1_0z[9];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_2z[18:13], celloutsig_0_15z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_19z[11], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_3z = { in_data[178:166], celloutsig_1_0z } & { celloutsig_1_0z[15:3], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[75:45] & { in_data[68:44], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_25z[8:4], celloutsig_0_0z } & celloutsig_0_20z[11:6];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } == { in_data[92:89], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[37:34] > in_data[76:73];
  assign celloutsig_1_7z = { in_data[131:126], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z } <= in_data[119:97];
  assign celloutsig_0_10z = { in_data[19:17], celloutsig_0_1z, celloutsig_0_1z } && in_data[59:55];
  assign celloutsig_1_12z = celloutsig_1_1z[4:2] || celloutsig_1_4z[2:0];
  assign celloutsig_0_13z = { celloutsig_0_3z[1], celloutsig_0_7z, celloutsig_0_8z } % { 1'h1, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[144] ? { in_data[150:145], 1'h1, in_data[143:131] } : in_data[174:155];
  assign celloutsig_0_3z = celloutsig_0_0z ? { in_data[23:22], 2'h3 } : celloutsig_0_2z[19:16];
  assign celloutsig_0_11z = - { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_17z = - celloutsig_0_8z[2:0];
  assign celloutsig_1_13z = ~ { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_23z = ~ celloutsig_0_20z[12:5];
  assign celloutsig_0_34z = & celloutsig_0_13z;
  assign celloutsig_1_6z = & celloutsig_1_0z[15:10];
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = | { celloutsig_0_2z[21:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = | in_data[57:36];
  assign celloutsig_0_28z = | { celloutsig_0_2z[15:12], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_27z = ~^ celloutsig_0_22z[12:5];
  assign celloutsig_0_19z = { in_data[53:44], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_17z } << { celloutsig_0_2z[11:6], celloutsig_0_7z, celloutsig_0_6z, _00_ };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } >> celloutsig_0_2z[19:14];
  assign celloutsig_0_22z = { celloutsig_0_8z[5], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z } >> { celloutsig_0_11z[1:0], _00_, _00_, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:2] <<< celloutsig_1_0z[10:3];
  assign celloutsig_1_2z = celloutsig_1_1z[5:0] <<< celloutsig_1_1z[5:0];
  assign celloutsig_0_35z = { celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_4z } >>> { _00_[5:1], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_2z[2:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } >>> { in_data[183], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_8z[6:1], celloutsig_1_11z } - { celloutsig_1_13z[9:8], celloutsig_1_5z, celloutsig_1_16z[9:1], celloutsig_1_16z[2] };
  assign celloutsig_1_19z = celloutsig_1_16z[8:5] - celloutsig_1_16z[5:2];
  assign celloutsig_1_11z = celloutsig_1_4z[8:2] ~^ celloutsig_1_3z[28:22];
  assign celloutsig_0_25z = { _01_, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_14z } ~^ { celloutsig_0_2z[28:13], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[11:3] ^ in_data[112:104];
  assign celloutsig_0_20z = { celloutsig_0_19z[8:2], celloutsig_0_17z, celloutsig_0_17z } ^ { celloutsig_0_8z[3], _00_, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_12z = ~((celloutsig_0_8z[3] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_4z) | celloutsig_0_1z);
  assign { celloutsig_1_16z[2:1], celloutsig_1_16z[9:3] } = ~ { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z[6:0] };
  assign celloutsig_1_16z[0] = celloutsig_1_16z[2];
  assign { out_data[140:128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
