
Projet_session_3_bras_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091d0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080092dc  080092dc  0000a2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009364  08009364  0000b17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009364  08009364  0000b17c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009364  08009364  0000b17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009364  08009364  0000a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009368  08009368  0000a368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  0800936c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012c4  2000017c  080094e8  0000b17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001440  080094e8  0000b440  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001529f  00000000  00000000  0000b1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de8  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d8  00000000  00000000  00024230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8e  00000000  00000000  00025408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b600  00000000  00000000  00026196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001888b  00000000  00000000  00041796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ec08  00000000  00000000  0005a021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8c29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004738  00000000  00000000  000e8c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  000ed3a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	080092c4 	.word	0x080092c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	080092c4 	.word	0x080092c4

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b18      	ldr	r3, [pc, #96]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	@ (80001c4 <MX_ADC1_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800018a:	f000 fbab 	bl	80008e4 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f000 f9fd 	bl	8000592 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000198:	2308      	movs	r3, #8
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	@ (80001c0 <MX_ADC1_Init+0x74>)
 80001aa:	f000 fc73 	bl	8000a94 <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f000 f9ed 	bl	8000592 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000198 	.word	0x20000198
 80001c4:	40012400 	.word	0x40012400

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a14      	ldr	r2, [pc, #80]	@ (8000234 <HAL_ADC_MspInit+0x6c>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d121      	bne.n	800022c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001e8:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a12      	ldr	r2, [pc, #72]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 80001ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000200:	4b0d      	ldr	r3, [pc, #52]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a0c      	ldr	r2, [pc, #48]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 8000206:	f043 0308 	orr.w	r3, r3, #8
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b0a      	ldr	r3, [pc, #40]	@ (8000238 <HAL_ADC_MspInit+0x70>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0308 	and.w	r3, r3, #8
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = P2_0_Pin;
 8000218:	2301      	movs	r3, #1
 800021a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800021c:	2303      	movs	r3, #3
 800021e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(P2_0_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4805      	ldr	r0, [pc, #20]	@ (800023c <HAL_ADC_MspInit+0x74>)
 8000228:	f000 ff2e 	bl	8001088 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800022c:	bf00      	nop
 800022e:	3720      	adds	r7, #32
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40012400 	.word	0x40012400
 8000238:	40021000 	.word	0x40021000
 800023c:	40010c00 	.word	0x40010c00

08000240 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b088      	sub	sp, #32
 8000244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000246:	f107 0310 	add.w	r3, r7, #16
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000254:	4b45      	ldr	r3, [pc, #276]	@ (800036c <MX_GPIO_Init+0x12c>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	4a44      	ldr	r2, [pc, #272]	@ (800036c <MX_GPIO_Init+0x12c>)
 800025a:	f043 0310 	orr.w	r3, r3, #16
 800025e:	6193      	str	r3, [r2, #24]
 8000260:	4b42      	ldr	r3, [pc, #264]	@ (800036c <MX_GPIO_Init+0x12c>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	f003 0310 	and.w	r3, r3, #16
 8000268:	60fb      	str	r3, [r7, #12]
 800026a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800026c:	4b3f      	ldr	r3, [pc, #252]	@ (800036c <MX_GPIO_Init+0x12c>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a3e      	ldr	r2, [pc, #248]	@ (800036c <MX_GPIO_Init+0x12c>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	4b3c      	ldr	r3, [pc, #240]	@ (800036c <MX_GPIO_Init+0x12c>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	f003 0320 	and.w	r3, r3, #32
 8000280:	60bb      	str	r3, [r7, #8]
 8000282:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000284:	4b39      	ldr	r3, [pc, #228]	@ (800036c <MX_GPIO_Init+0x12c>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a38      	ldr	r2, [pc, #224]	@ (800036c <MX_GPIO_Init+0x12c>)
 800028a:	f043 0304 	orr.w	r3, r3, #4
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b36      	ldr	r3, [pc, #216]	@ (800036c <MX_GPIO_Init+0x12c>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0304 	and.w	r3, r3, #4
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029c:	4b33      	ldr	r3, [pc, #204]	@ (800036c <MX_GPIO_Init+0x12c>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a32      	ldr	r2, [pc, #200]	@ (800036c <MX_GPIO_Init+0x12c>)
 80002a2:	f043 0308 	orr.w	r3, r3, #8
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b30      	ldr	r3, [pc, #192]	@ (800036c <MX_GPIO_Init+0x12c>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	603b      	str	r3, [r7, #0]
 80002b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ba:	482d      	ldr	r0, [pc, #180]	@ (8000370 <MX_GPIO_Init+0x130>)
 80002bc:	f001 f868 	bl	8001390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);
 80002c0:	2200      	movs	r2, #0
 80002c2:	211e      	movs	r1, #30
 80002c4:	482b      	ldr	r0, [pc, #172]	@ (8000374 <MX_GPIO_Init+0x134>)
 80002c6:	f001 f863 	bl	8001390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, screen_r_w_Pin|screen_en_Pin|screen_d4_Pin|screen_d5_Pin
 80002ca:	2200      	movs	r2, #0
 80002cc:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 80002d0:	4829      	ldr	r0, [pc, #164]	@ (8000378 <MX_GPIO_Init+0x138>)
 80002d2:	f001 f85d 	bl	8001390 <HAL_GPIO_WritePin>
                          |screen_d6_Pin|screen_d7_Pin|screen_rs_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 80002d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2302      	movs	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	4619      	mov	r1, r3
 80002ee:	4820      	ldr	r0, [pc, #128]	@ (8000370 <MX_GPIO_Init+0x130>)
 80002f0:	f000 feca 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_0_Pin P1_1_Pin P1_2_Pin P1_3_Pin */
  GPIO_InitStruct.Pin = P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin;
 80002f4:	231e      	movs	r3, #30
 80002f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	481a      	ldr	r0, [pc, #104]	@ (8000374 <MX_GPIO_Init+0x134>)
 800030c:	f000 febc 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 8000310:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800031a:	2301      	movs	r3, #1
 800031c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f107 0310 	add.w	r3, r7, #16
 8000322:	4619      	mov	r1, r3
 8000324:	4813      	ldr	r0, [pc, #76]	@ (8000374 <MX_GPIO_Init+0x134>)
 8000326:	f000 feaf 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_6_Pin P2_3_Pin P2_1_Pin P2_2_Pin
                           P2_7_Pin */
  GPIO_InitStruct.Pin = P2_6_Pin|P2_3_Pin|P2_1_Pin|P2_2_Pin
 800032a:	f44f 739d 	mov.w	r3, #314	@ 0x13a
 800032e:	613b      	str	r3, [r7, #16]
                          |P2_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000334:	2300      	movs	r3, #0
 8000336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	480e      	ldr	r0, [pc, #56]	@ (8000378 <MX_GPIO_Init+0x138>)
 8000340:	f000 fea2 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : screen_r_w_Pin screen_en_Pin screen_d4_Pin screen_d5_Pin
                           screen_d6_Pin screen_d7_Pin screen_rs_Pin */
  GPIO_InitStruct.Pin = screen_r_w_Pin|screen_en_Pin|screen_d4_Pin|screen_d5_Pin
 8000344:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8000348:	613b      	str	r3, [r7, #16]
                          |screen_d6_Pin|screen_d7_Pin|screen_rs_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034a:	2301      	movs	r3, #1
 800034c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034e:	2300      	movs	r3, #0
 8000350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000352:	2302      	movs	r3, #2
 8000354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000356:	f107 0310 	add.w	r3, r7, #16
 800035a:	4619      	mov	r1, r3
 800035c:	4806      	ldr	r0, [pc, #24]	@ (8000378 <MX_GPIO_Init+0x138>)
 800035e:	f000 fe93 	bl	8001088 <HAL_GPIO_Init>

}
 8000362:	bf00      	nop
 8000364:	3720      	adds	r7, #32
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000
 8000370:	40011000 	.word	0x40011000
 8000374:	40010800 	.word	0x40010800
 8000378:	40010c00 	.word	0x40010c00

0800037c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000380:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000382:	4a13      	ldr	r2, [pc, #76]	@ (80003d0 <MX_I2C1_Init+0x54>)
 8000384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000386:	4b11      	ldr	r3, [pc, #68]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000388:	4a12      	ldr	r2, [pc, #72]	@ (80003d4 <MX_I2C1_Init+0x58>)
 800038a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800038c:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <MX_I2C1_Init+0x50>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000392:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000398:	4b0c      	ldr	r3, [pc, #48]	@ (80003cc <MX_I2C1_Init+0x50>)
 800039a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800039e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003a0:	4b0a      	ldr	r3, [pc, #40]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003ac:	4b07      	ldr	r3, [pc, #28]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003b2:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003b8:	4804      	ldr	r0, [pc, #16]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003ba:	f001 f801 	bl	80013c0 <HAL_I2C_Init>
 80003be:	4603      	mov	r3, r0
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d001      	beq.n	80003c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003c4:	f000 f8e5 	bl	8000592 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	200001c8 	.word	0x200001c8
 80003d0:	40005400 	.word	0x40005400
 80003d4:	000186a0 	.word	0x000186a0

080003d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	605a      	str	r2, [r3, #4]
 80003ea:	609a      	str	r2, [r3, #8]
 80003ec:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a15      	ldr	r2, [pc, #84]	@ (8000448 <HAL_I2C_MspInit+0x70>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d123      	bne.n	8000440 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f8:	4b14      	ldr	r3, [pc, #80]	@ (800044c <HAL_I2C_MspInit+0x74>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a13      	ldr	r2, [pc, #76]	@ (800044c <HAL_I2C_MspInit+0x74>)
 80003fe:	f043 0308 	orr.w	r3, r3, #8
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b11      	ldr	r3, [pc, #68]	@ (800044c <HAL_I2C_MspInit+0x74>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0308 	and.w	r3, r3, #8
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000410:	23c0      	movs	r3, #192	@ 0xc0
 8000412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000414:	2312      	movs	r3, #18
 8000416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000418:	2303      	movs	r3, #3
 800041a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800041c:	f107 0310 	add.w	r3, r7, #16
 8000420:	4619      	mov	r1, r3
 8000422:	480b      	ldr	r0, [pc, #44]	@ (8000450 <HAL_I2C_MspInit+0x78>)
 8000424:	f000 fe30 	bl	8001088 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000428:	4b08      	ldr	r3, [pc, #32]	@ (800044c <HAL_I2C_MspInit+0x74>)
 800042a:	69db      	ldr	r3, [r3, #28]
 800042c:	4a07      	ldr	r2, [pc, #28]	@ (800044c <HAL_I2C_MspInit+0x74>)
 800042e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000432:	61d3      	str	r3, [r2, #28]
 8000434:	4b05      	ldr	r3, [pc, #20]	@ (800044c <HAL_I2C_MspInit+0x74>)
 8000436:	69db      	ldr	r3, [r3, #28]
 8000438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800043c:	60bb      	str	r3, [r7, #8]
 800043e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000440:	bf00      	nop
 8000442:	3720      	adds	r7, #32
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40005400 	.word	0x40005400
 800044c:	40021000 	.word	0x40021000
 8000450:	40010c00 	.word	0x40010c00

08000454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800045a:	f000 f9bd 	bl	80007d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800045e:	f000 f82f 	bl	80004c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000462:	f7ff feed 	bl	8000240 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000466:	f000 f913 	bl	8000690 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800046a:	f008 fa89 	bl	8008980 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 800046e:	f7ff ff85 	bl	800037c <MX_I2C1_Init>
  MX_ADC1_Init();
 8000472:	f7ff fe6b 	bl	800014c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8000476:	f006 fe2b 	bl	80070d0 <LCD_Init>
  PICCom_Init(&huart1);
 800047a:	480f      	ldr	r0, [pc, #60]	@ (80004b8 <main+0x64>)
 800047c:	f006 fd0a 	bl	8006e94 <PICCom_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (PICCom_NewStatus())
 8000480:	f006 fdb8 	bl	8006ff4 <PICCom_NewStatus>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d0fa      	beq.n	8000480 <main+0x2c>
	  {
		  LCD_String("NEW STATUS");
 800048a:	480c      	ldr	r0, [pc, #48]	@ (80004bc <main+0x68>)
 800048c:	f006 fef9 	bl	8007282 <LCD_String>

		  PIC_Status_t s = PICCom_GetStatus();
 8000490:	f006 fdba 	bl	8007008 <PICCom_GetStatus>
 8000494:	4603      	mov	r3, r0
 8000496:	60fb      	str	r3, [r7, #12]

		  Motor_Positions_t m;
		  m.motor0 = s.x;
 8000498:	7b3b      	ldrb	r3, [r7, #12]
 800049a:	713b      	strb	r3, [r7, #4]
		  m.motor1 = s.y;
 800049c:	7b7b      	ldrb	r3, [r7, #13]
 800049e:	717b      	strb	r3, [r7, #5]
		  m.motor2 = s.pince;
 80004a0:	7bbb      	ldrb	r3, [r7, #14]
 80004a2:	71bb      	strb	r3, [r7, #6]
		  m.motor3 = 128;
 80004a4:	2380      	movs	r3, #128	@ 0x80
 80004a6:	71fb      	strb	r3, [r7, #7]
		  m.motor4 = 0;
 80004a8:	2300      	movs	r3, #0
 80004aa:	723b      	strb	r3, [r7, #8]
		  PICCom_SendPositions(&m);
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	4618      	mov	r0, r3
 80004b0:	f006 fdca 	bl	8007048 <PICCom_SendPositions>
	  if (PICCom_NewStatus())
 80004b4:	e7e4      	b.n	8000480 <main+0x2c>
 80004b6:	bf00      	nop
 80004b8:	2000021c 	.word	0x2000021c
 80004bc:	080092dc 	.word	0x080092dc

080004c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b094      	sub	sp, #80	@ 0x50
 80004c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004ca:	2228      	movs	r2, #40	@ 0x28
 80004cc:	2100      	movs	r1, #0
 80004ce:	4618      	mov	r0, r3
 80004d0:	f008 fecc 	bl	800926c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d4:	f107 0314 	add.w	r3, r7, #20
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
 80004ea:	605a      	str	r2, [r3, #4]
 80004ec:	609a      	str	r2, [r3, #8]
 80004ee:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004f0:	2301      	movs	r3, #1
 80004f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004fa:	2300      	movs	r3, #0
 80004fc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fe:	2301      	movs	r3, #1
 8000500:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000502:	2302      	movs	r3, #2
 8000504:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000506:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800050a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800050c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000510:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000512:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000516:	4618      	mov	r0, r3
 8000518:	f002 fdf6 	bl	8003108 <HAL_RCC_OscConfig>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000522:	f000 f836 	bl	8000592 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000526:	230f      	movs	r3, #15
 8000528:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800052a:	2302      	movs	r3, #2
 800052c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800052e:	2300      	movs	r3, #0
 8000530:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000532:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000536:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000538:	2300      	movs	r3, #0
 800053a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	2101      	movs	r1, #1
 8000542:	4618      	mov	r0, r3
 8000544:	f003 f862 	bl	800360c <HAL_RCC_ClockConfig>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800054e:	f000 f820 	bl	8000592 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000552:	2312      	movs	r3, #18
 8000554:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000556:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800055a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800055c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000560:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	4618      	mov	r0, r3
 8000566:	f003 f9df 	bl	8003928 <HAL_RCCEx_PeriphCLKConfig>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000570:	f000 f80f 	bl	8000592 <Error_Handler>
  }
}
 8000574:	bf00      	nop
 8000576:	3750      	adds	r7, #80	@ 0x50
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    PICCom_RxCallback(huart);
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f006 fcad 	bl	8006ee4 <PICCom_RxCallback>
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}

08000592 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000596:	b672      	cpsid	i
}
 8000598:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800059a:	bf00      	nop
 800059c:	e7fd      	b.n	800059a <Error_Handler+0x8>
	...

080005a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005a6:	4b15      	ldr	r3, [pc, #84]	@ (80005fc <HAL_MspInit+0x5c>)
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	4a14      	ldr	r2, [pc, #80]	@ (80005fc <HAL_MspInit+0x5c>)
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	6193      	str	r3, [r2, #24]
 80005b2:	4b12      	ldr	r3, [pc, #72]	@ (80005fc <HAL_MspInit+0x5c>)
 80005b4:	699b      	ldr	r3, [r3, #24]
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <HAL_MspInit+0x5c>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	4a0e      	ldr	r2, [pc, #56]	@ (80005fc <HAL_MspInit+0x5c>)
 80005c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005c8:	61d3      	str	r3, [r2, #28]
 80005ca:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <HAL_MspInit+0x5c>)
 80005cc:	69db      	ldr	r3, [r3, #28]
 80005ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <HAL_MspInit+0x60>)
 80005d8:	685b      	ldr	r3, [r3, #4]
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	4a04      	ldr	r2, [pc, #16]	@ (8000600 <HAL_MspInit+0x60>)
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f2:	bf00      	nop
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr
 80005fc:	40021000 	.word	0x40021000
 8000600:	40010000 	.word	0x40010000

08000604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <NMI_Handler+0x4>

0800060c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <HardFault_Handler+0x4>

08000614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <MemManage_Handler+0x4>

0800061c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <BusFault_Handler+0x4>

08000624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <UsageFault_Handler+0x4>

0800062c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr

08000638 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr

08000650 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000654:	f000 f906 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}

0800065c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000660:	4802      	ldr	r0, [pc, #8]	@ (800066c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000662:	f001 f90d 	bl	8001880 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000f48 	.word	0x20000f48

08000670 <USART1_IRQHandler>:

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart1);
 8000674:	4802      	ldr	r0, [pc, #8]	@ (8000680 <USART1_IRQHandler+0x10>)
 8000676:	f003 fb0d 	bl	8003c94 <HAL_UART_IRQHandler>
}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	2000021c 	.word	0x2000021c

08000684 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr

08000690 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000694:	2200      	movs	r2, #0
 8000696:	2100      	movs	r1, #0
 8000698:	2025      	movs	r0, #37	@ 0x25
 800069a:	f000 fc0c 	bl	8000eb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800069e:	2025      	movs	r0, #37	@ 0x25
 80006a0:	f000 fc25 	bl	8000eee <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006a4:	4b11      	ldr	r3, [pc, #68]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006a6:	4a12      	ldr	r2, [pc, #72]	@ (80006f0 <MX_USART1_UART_Init+0x60>)
 80006a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80006aa:	4b10      	ldr	r3, [pc, #64]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006ac:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80006b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006be:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006c4:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006c6:	220c      	movs	r2, #12
 80006c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ca:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006d6:	4805      	ldr	r0, [pc, #20]	@ (80006ec <MX_USART1_UART_Init+0x5c>)
 80006d8:	f003 f9dc 	bl	8003a94 <HAL_UART_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80006e2:	f7ff ff56 	bl	8000592 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	2000021c 	.word	0x2000021c
 80006f0:	40013800 	.word	0x40013800

080006f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b088      	sub	sp, #32
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <HAL_UART_MspInit+0x8c>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d131      	bne.n	8000778 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <HAL_UART_MspInit+0x90>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a1a      	ldr	r2, [pc, #104]	@ (8000784 <HAL_UART_MspInit+0x90>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <HAL_UART_MspInit+0x90>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <HAL_UART_MspInit+0x90>)
 800072e:	699b      	ldr	r3, [r3, #24]
 8000730:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <HAL_UART_MspInit+0x90>)
 8000732:	f043 0304 	orr.w	r3, r3, #4
 8000736:	6193      	str	r3, [r2, #24]
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <HAL_UART_MspInit+0x90>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	f003 0304 	and.w	r3, r3, #4
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000744:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000748:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074a:	2302      	movs	r3, #2
 800074c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800074e:	2303      	movs	r3, #3
 8000750:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000752:	f107 0310 	add.w	r3, r7, #16
 8000756:	4619      	mov	r1, r3
 8000758:	480b      	ldr	r0, [pc, #44]	@ (8000788 <HAL_UART_MspInit+0x94>)
 800075a:	f000 fc95 	bl	8001088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800075e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0310 	add.w	r3, r7, #16
 8000770:	4619      	mov	r1, r3
 8000772:	4805      	ldr	r0, [pc, #20]	@ (8000788 <HAL_UART_MspInit+0x94>)
 8000774:	f000 fc88 	bl	8001088 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000778:	bf00      	nop
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40013800 	.word	0x40013800
 8000784:	40021000 	.word	0x40021000
 8000788:	40010800 	.word	0x40010800

0800078c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800078c:	f7ff ff7a 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000790:	480b      	ldr	r0, [pc, #44]	@ (80007c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000792:	490c      	ldr	r1, [pc, #48]	@ (80007c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000794:	4a0c      	ldr	r2, [pc, #48]	@ (80007c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000798:	e002      	b.n	80007a0 <LoopCopyDataInit>

0800079a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800079c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079e:	3304      	adds	r3, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a4:	d3f9      	bcc.n	800079a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a6:	4a09      	ldr	r2, [pc, #36]	@ (80007cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007a8:	4c09      	ldr	r4, [pc, #36]	@ (80007d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ac:	e001      	b.n	80007b2 <LoopFillZerobss>

080007ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b0:	3204      	adds	r2, #4

080007b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b4:	d3fb      	bcc.n	80007ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007b6:	f008 fd61 	bl	800927c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ba:	f7ff fe4b 	bl	8000454 <main>
  bx lr
 80007be:	4770      	bx	lr
  ldr r0, =_sdata
 80007c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c4:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80007c8:	0800936c 	.word	0x0800936c
  ldr r2, =_sbss
 80007cc:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80007d0:	20001440 	.word	0x20001440

080007d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d4:	e7fe      	b.n	80007d4 <ADC1_2_IRQHandler>
	...

080007d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007dc:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <HAL_Init+0x28>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a07      	ldr	r2, [pc, #28]	@ (8000800 <HAL_Init+0x28>)
 80007e2:	f043 0310 	orr.w	r3, r3, #16
 80007e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e8:	2003      	movs	r0, #3
 80007ea:	f000 fb59 	bl	8000ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ee:	200f      	movs	r0, #15
 80007f0:	f000 f808 	bl	8000804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f4:	f7ff fed4 	bl	80005a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40022000 	.word	0x40022000

08000804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800080c:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <HAL_InitTick+0x54>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_InitTick+0x58>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	4619      	mov	r1, r3
 8000816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800081a:	fbb3 f3f1 	udiv	r3, r3, r1
 800081e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000822:	4618      	mov	r0, r3
 8000824:	f000 fb71 	bl	8000f0a <HAL_SYSTICK_Config>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	e00e      	b.n	8000850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0f      	cmp	r3, #15
 8000836:	d80a      	bhi.n	800084e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000838:	2200      	movs	r2, #0
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000840:	f000 fb39 	bl	8000eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000844:	4a06      	ldr	r2, [pc, #24]	@ (8000860 <HAL_InitTick+0x5c>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800084a:	2300      	movs	r3, #0
 800084c:	e000      	b.n	8000850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000000 	.word	0x20000000
 800085c:	20000008 	.word	0x20000008
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000868:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_IncTick+0x1c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <HAL_IncTick+0x20>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4413      	add	r3, r2
 8000874:	4a03      	ldr	r2, [pc, #12]	@ (8000884 <HAL_IncTick+0x20>)
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr
 8000880:	20000008 	.word	0x20000008
 8000884:	20000264 	.word	0x20000264

08000888 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b02      	ldr	r3, [pc, #8]	@ (8000898 <HAL_GetTick+0x10>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	4618      	mov	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	20000264 	.word	0x20000264

0800089c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a4:	f7ff fff0 	bl	8000888 <HAL_GetTick>
 80008a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008b4:	d005      	beq.n	80008c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b6:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <HAL_Delay+0x44>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008c2:	bf00      	nop
 80008c4:	f7ff ffe0 	bl	8000888 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d8f7      	bhi.n	80008c4 <HAL_Delay+0x28>
  {
  }
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000008 	.word	0x20000008

080008e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008ec:	2300      	movs	r3, #0
 80008ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80008f0:	2300      	movs	r3, #0
 80008f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d101      	bne.n	8000906 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	e0be      	b.n	8000a84 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000910:	2b00      	cmp	r3, #0
 8000912:	d109      	bne.n	8000928 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2200      	movs	r2, #0
 8000918:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2200      	movs	r2, #0
 800091e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff fc50 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f000 f9ab 	bl	8000c84 <ADC_ConversionStop_Disable>
 800092e:	4603      	mov	r3, r0
 8000930:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000936:	f003 0310 	and.w	r3, r3, #16
 800093a:	2b00      	cmp	r3, #0
 800093c:	f040 8099 	bne.w	8000a72 <HAL_ADC_Init+0x18e>
 8000940:	7dfb      	ldrb	r3, [r7, #23]
 8000942:	2b00      	cmp	r3, #0
 8000944:	f040 8095 	bne.w	8000a72 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800094c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000950:	f023 0302 	bic.w	r3, r3, #2
 8000954:	f043 0202 	orr.w	r2, r3, #2
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000964:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	7b1b      	ldrb	r3, [r3, #12]
 800096a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800096c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	4313      	orrs	r3, r2
 8000972:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800097c:	d003      	beq.n	8000986 <HAL_ADC_Init+0xa2>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d102      	bne.n	800098c <HAL_ADC_Init+0xa8>
 8000986:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800098a:	e000      	b.n	800098e <HAL_ADC_Init+0xaa>
 800098c:	2300      	movs	r3, #0
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	7d1b      	ldrb	r3, [r3, #20]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d119      	bne.n	80009d0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	7b1b      	ldrb	r3, [r3, #12]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d109      	bne.n	80009b8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	3b01      	subs	r3, #1
 80009aa:	035a      	lsls	r2, r3, #13
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	e00b      	b.n	80009d0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009bc:	f043 0220 	orr.w	r2, r3, #32
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c8:	f043 0201 	orr.w	r2, r3, #1
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	430a      	orrs	r2, r1
 80009e2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	689a      	ldr	r2, [r3, #8]
 80009ea:	4b28      	ldr	r3, [pc, #160]	@ (8000a8c <HAL_ADC_Init+0x1a8>)
 80009ec:	4013      	ands	r3, r2
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	6812      	ldr	r2, [r2, #0]
 80009f2:	68b9      	ldr	r1, [r7, #8]
 80009f4:	430b      	orrs	r3, r1
 80009f6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a00:	d003      	beq.n	8000a0a <HAL_ADC_Init+0x126>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d104      	bne.n	8000a14 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	691b      	ldr	r3, [r3, #16]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	051b      	lsls	r3, r3, #20
 8000a12:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	430a      	orrs	r2, r1
 8000a26:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	689a      	ldr	r2, [r3, #8]
 8000a2e:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <HAL_ADC_Init+0x1ac>)
 8000a30:	4013      	ands	r3, r2
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d10b      	bne.n	8000a50 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a42:	f023 0303 	bic.w	r3, r3, #3
 8000a46:	f043 0201 	orr.w	r2, r3, #1
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a4e:	e018      	b.n	8000a82 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a54:	f023 0312 	bic.w	r3, r3, #18
 8000a58:	f043 0210 	orr.w	r2, r3, #16
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a64:	f043 0201 	orr.w	r2, r3, #1
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a70:	e007      	b.n	8000a82 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a76:	f043 0210 	orr.w	r2, r3, #16
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	ffe1f7fd 	.word	0xffe1f7fd
 8000a90:	ff1f0efe 	.word	0xff1f0efe

08000a94 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d101      	bne.n	8000ab4 <HAL_ADC_ConfigChannel+0x20>
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	e0dc      	b.n	8000c6e <HAL_ADC_ConfigChannel+0x1da>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	2b06      	cmp	r3, #6
 8000ac2:	d81c      	bhi.n	8000afe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685a      	ldr	r2, [r3, #4]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	3b05      	subs	r3, #5
 8000ad6:	221f      	movs	r2, #31
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	4019      	ands	r1, r3
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	6818      	ldr	r0, [r3, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685a      	ldr	r2, [r3, #4]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	4413      	add	r3, r2
 8000aee:	3b05      	subs	r3, #5
 8000af0:	fa00 f203 	lsl.w	r2, r0, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	430a      	orrs	r2, r1
 8000afa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000afc:	e03c      	b.n	8000b78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2b0c      	cmp	r3, #12
 8000b04:	d81c      	bhi.n	8000b40 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	4613      	mov	r3, r2
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	4413      	add	r3, r2
 8000b16:	3b23      	subs	r3, #35	@ 0x23
 8000b18:	221f      	movs	r2, #31
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	4019      	ands	r1, r3
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	3b23      	subs	r3, #35	@ 0x23
 8000b32:	fa00 f203 	lsl.w	r2, r0, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b3e:	e01b      	b.n	8000b78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	4413      	add	r3, r2
 8000b50:	3b41      	subs	r3, #65	@ 0x41
 8000b52:	221f      	movs	r2, #31
 8000b54:	fa02 f303 	lsl.w	r3, r2, r3
 8000b58:	43db      	mvns	r3, r3
 8000b5a:	4019      	ands	r1, r3
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	6818      	ldr	r0, [r3, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685a      	ldr	r2, [r3, #4]
 8000b64:	4613      	mov	r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	4413      	add	r3, r2
 8000b6a:	3b41      	subs	r3, #65	@ 0x41
 8000b6c:	fa00 f203 	lsl.w	r2, r0, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	430a      	orrs	r2, r1
 8000b76:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b09      	cmp	r3, #9
 8000b7e:	d91c      	bls.n	8000bba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	68d9      	ldr	r1, [r3, #12]
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	005b      	lsls	r3, r3, #1
 8000b8e:	4413      	add	r3, r2
 8000b90:	3b1e      	subs	r3, #30
 8000b92:	2207      	movs	r2, #7
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	4019      	ands	r1, r3
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	6898      	ldr	r0, [r3, #8]
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	4413      	add	r3, r2
 8000baa:	3b1e      	subs	r3, #30
 8000bac:	fa00 f203 	lsl.w	r2, r0, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	e019      	b.n	8000bee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	6919      	ldr	r1, [r3, #16]
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	4413      	add	r3, r2
 8000bca:	2207      	movs	r2, #7
 8000bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	4019      	ands	r1, r3
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	6898      	ldr	r0, [r3, #8]
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	4413      	add	r3, r2
 8000be2:	fa00 f203 	lsl.w	r2, r0, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	430a      	orrs	r2, r1
 8000bec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b10      	cmp	r3, #16
 8000bf4:	d003      	beq.n	8000bfe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000bfa:	2b11      	cmp	r3, #17
 8000bfc:	d132      	bne.n	8000c64 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a1d      	ldr	r2, [pc, #116]	@ (8000c78 <HAL_ADC_ConfigChannel+0x1e4>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d125      	bne.n	8000c54 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d126      	bne.n	8000c64 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	689a      	ldr	r2, [r3, #8]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000c24:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b10      	cmp	r3, #16
 8000c2c:	d11a      	bne.n	8000c64 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c2e:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <HAL_ADC_ConfigChannel+0x1e8>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a13      	ldr	r2, [pc, #76]	@ (8000c80 <HAL_ADC_ConfigChannel+0x1ec>)
 8000c34:	fba2 2303 	umull	r2, r3, r2, r3
 8000c38:	0c9a      	lsrs	r2, r3, #18
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	4413      	add	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c44:	e002      	b.n	8000c4c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1f9      	bne.n	8000c46 <HAL_ADC_ConfigChannel+0x1b2>
 8000c52:	e007      	b.n	8000c64 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c58:	f043 0220 	orr.w	r2, r3, #32
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	40012400 	.word	0x40012400
 8000c7c:	20000000 	.word	0x20000000
 8000c80:	431bde83 	.word	0x431bde83

08000c84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d12e      	bne.n	8000cfc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	689a      	ldr	r2, [r3, #8]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f022 0201 	bic.w	r2, r2, #1
 8000cac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000cae:	f7ff fdeb 	bl	8000888 <HAL_GetTick>
 8000cb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000cb4:	e01b      	b.n	8000cee <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000cb6:	f7ff fde7 	bl	8000888 <HAL_GetTick>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d914      	bls.n	8000cee <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d10d      	bne.n	8000cee <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cd6:	f043 0210 	orr.w	r2, r3, #16
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ce2:	f043 0201 	orr.w	r2, r3, #1
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e007      	b.n	8000cfe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	f003 0301 	and.w	r3, r3, #1
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d0dc      	beq.n	8000cb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d24:	4013      	ands	r3, r2
 8000d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3a:	4a04      	ldr	r2, [pc, #16]	@ (8000d4c <__NVIC_SetPriorityGrouping+0x44>)
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	60d3      	str	r3, [r2, #12]
}
 8000d40:	bf00      	nop
 8000d42:	3714      	adds	r7, #20
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bc80      	pop	{r7}
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d54:	4b04      	ldr	r3, [pc, #16]	@ (8000d68 <__NVIC_GetPriorityGrouping+0x18>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	0a1b      	lsrs	r3, r3, #8
 8000d5a:	f003 0307 	and.w	r3, r3, #7
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	db0b      	blt.n	8000d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	f003 021f 	and.w	r2, r3, #31
 8000d84:	4906      	ldr	r1, [pc, #24]	@ (8000da0 <__NVIC_EnableIRQ+0x34>)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	095b      	lsrs	r3, r3, #5
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr
 8000da0:	e000e100 	.word	0xe000e100

08000da4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	6039      	str	r1, [r7, #0]
 8000dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	db0a      	blt.n	8000dce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	b2da      	uxtb	r2, r3
 8000dbc:	490c      	ldr	r1, [pc, #48]	@ (8000df0 <__NVIC_SetPriority+0x4c>)
 8000dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc2:	0112      	lsls	r2, r2, #4
 8000dc4:	b2d2      	uxtb	r2, r2
 8000dc6:	440b      	add	r3, r1
 8000dc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dcc:	e00a      	b.n	8000de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	4908      	ldr	r1, [pc, #32]	@ (8000df4 <__NVIC_SetPriority+0x50>)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	f003 030f 	and.w	r3, r3, #15
 8000dda:	3b04      	subs	r3, #4
 8000ddc:	0112      	lsls	r2, r2, #4
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	440b      	add	r3, r1
 8000de2:	761a      	strb	r2, [r3, #24]
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bc80      	pop	{r7}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e100 	.word	0xe000e100
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b089      	sub	sp, #36	@ 0x24
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	f1c3 0307 	rsb	r3, r3, #7
 8000e12:	2b04      	cmp	r3, #4
 8000e14:	bf28      	it	cs
 8000e16:	2304      	movcs	r3, #4
 8000e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3304      	adds	r3, #4
 8000e1e:	2b06      	cmp	r3, #6
 8000e20:	d902      	bls.n	8000e28 <NVIC_EncodePriority+0x30>
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3b03      	subs	r3, #3
 8000e26:	e000      	b.n	8000e2a <NVIC_EncodePriority+0x32>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43da      	mvns	r2, r3
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	401a      	ands	r2, r3
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	43d9      	mvns	r1, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	4313      	orrs	r3, r2
         );
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3724      	adds	r7, #36	@ 0x24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e6c:	d301      	bcc.n	8000e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e00f      	b.n	8000e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <SysTick_Config+0x40>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e80:	f7ff ff90 	bl	8000da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e84:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <SysTick_Config+0x40>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8a:	4b04      	ldr	r3, [pc, #16]	@ (8000e9c <SysTick_Config+0x40>)
 8000e8c:	2207      	movs	r2, #7
 8000e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	e000e010 	.word	0xe000e010

08000ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f7ff ff2d 	bl	8000d08 <__NVIC_SetPriorityGrouping>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b086      	sub	sp, #24
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec8:	f7ff ff42 	bl	8000d50 <__NVIC_GetPriorityGrouping>
 8000ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	68b9      	ldr	r1, [r7, #8]
 8000ed2:	6978      	ldr	r0, [r7, #20]
 8000ed4:	f7ff ff90 	bl	8000df8 <NVIC_EncodePriority>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ff5f 	bl	8000da4 <__NVIC_SetPriority>
}
 8000ee6:	bf00      	nop
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff35 	bl	8000d6c <__NVIC_EnableIRQ>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff ffa2 	bl	8000e5c <SysTick_Config>
 8000f18:	4603      	mov	r3, r0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b085      	sub	sp, #20
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d008      	beq.n	8000f4c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e020      	b.n	8000f8e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f022 020e 	bic.w	r2, r2, #14
 8000f5a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f022 0201 	bic.w	r2, r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f74:	2101      	movs	r1, #1
 8000f76:	fa01 f202 	lsl.w	r2, r1, r2
 8000f7a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d005      	beq.n	8000fbc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e051      	b.n	8001060 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f022 020e 	bic.w	r2, r2, #14
 8000fca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 0201 	bic.w	r2, r2, #1
 8000fda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a22      	ldr	r2, [pc, #136]	@ (800106c <HAL_DMA_Abort_IT+0xd4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d029      	beq.n	800103a <HAL_DMA_Abort_IT+0xa2>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a21      	ldr	r2, [pc, #132]	@ (8001070 <HAL_DMA_Abort_IT+0xd8>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d022      	beq.n	8001036 <HAL_DMA_Abort_IT+0x9e>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8001074 <HAL_DMA_Abort_IT+0xdc>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d01a      	beq.n	8001030 <HAL_DMA_Abort_IT+0x98>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8001078 <HAL_DMA_Abort_IT+0xe0>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d012      	beq.n	800102a <HAL_DMA_Abort_IT+0x92>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a1c      	ldr	r2, [pc, #112]	@ (800107c <HAL_DMA_Abort_IT+0xe4>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d00a      	beq.n	8001024 <HAL_DMA_Abort_IT+0x8c>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <HAL_DMA_Abort_IT+0xe8>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d102      	bne.n	800101e <HAL_DMA_Abort_IT+0x86>
 8001018:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800101c:	e00e      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 800101e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001022:	e00b      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 8001024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001028:	e008      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 800102a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800102e:	e005      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 8001030:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001034:	e002      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 8001036:	2310      	movs	r3, #16
 8001038:	e000      	b.n	800103c <HAL_DMA_Abort_IT+0xa4>
 800103a:	2301      	movs	r3, #1
 800103c:	4a11      	ldr	r2, [pc, #68]	@ (8001084 <HAL_DMA_Abort_IT+0xec>)
 800103e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	4798      	blx	r3
    } 
  }
  return status;
 8001060:	7bfb      	ldrb	r3, [r7, #15]
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40020008 	.word	0x40020008
 8001070:	4002001c 	.word	0x4002001c
 8001074:	40020030 	.word	0x40020030
 8001078:	40020044 	.word	0x40020044
 800107c:	40020058 	.word	0x40020058
 8001080:	4002006c 	.word	0x4002006c
 8001084:	40020000 	.word	0x40020000

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b08b      	sub	sp, #44	@ 0x2c
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800109a:	e169      	b.n	8001370 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800109c:	2201      	movs	r2, #1
 800109e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	69fa      	ldr	r2, [r7, #28]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	f040 8158 	bne.w	800136a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	4a9a      	ldr	r2, [pc, #616]	@ (8001328 <HAL_GPIO_Init+0x2a0>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d05e      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
 80010c4:	4a98      	ldr	r2, [pc, #608]	@ (8001328 <HAL_GPIO_Init+0x2a0>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d875      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 80010ca:	4a98      	ldr	r2, [pc, #608]	@ (800132c <HAL_GPIO_Init+0x2a4>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d058      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
 80010d0:	4a96      	ldr	r2, [pc, #600]	@ (800132c <HAL_GPIO_Init+0x2a4>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d86f      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 80010d6:	4a96      	ldr	r2, [pc, #600]	@ (8001330 <HAL_GPIO_Init+0x2a8>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d052      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
 80010dc:	4a94      	ldr	r2, [pc, #592]	@ (8001330 <HAL_GPIO_Init+0x2a8>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d869      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 80010e2:	4a94      	ldr	r2, [pc, #592]	@ (8001334 <HAL_GPIO_Init+0x2ac>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d04c      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
 80010e8:	4a92      	ldr	r2, [pc, #584]	@ (8001334 <HAL_GPIO_Init+0x2ac>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d863      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 80010ee:	4a92      	ldr	r2, [pc, #584]	@ (8001338 <HAL_GPIO_Init+0x2b0>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d046      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
 80010f4:	4a90      	ldr	r2, [pc, #576]	@ (8001338 <HAL_GPIO_Init+0x2b0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d85d      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 80010fa:	2b12      	cmp	r3, #18
 80010fc:	d82a      	bhi.n	8001154 <HAL_GPIO_Init+0xcc>
 80010fe:	2b12      	cmp	r3, #18
 8001100:	d859      	bhi.n	80011b6 <HAL_GPIO_Init+0x12e>
 8001102:	a201      	add	r2, pc, #4	@ (adr r2, 8001108 <HAL_GPIO_Init+0x80>)
 8001104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001108:	08001183 	.word	0x08001183
 800110c:	0800115d 	.word	0x0800115d
 8001110:	0800116f 	.word	0x0800116f
 8001114:	080011b1 	.word	0x080011b1
 8001118:	080011b7 	.word	0x080011b7
 800111c:	080011b7 	.word	0x080011b7
 8001120:	080011b7 	.word	0x080011b7
 8001124:	080011b7 	.word	0x080011b7
 8001128:	080011b7 	.word	0x080011b7
 800112c:	080011b7 	.word	0x080011b7
 8001130:	080011b7 	.word	0x080011b7
 8001134:	080011b7 	.word	0x080011b7
 8001138:	080011b7 	.word	0x080011b7
 800113c:	080011b7 	.word	0x080011b7
 8001140:	080011b7 	.word	0x080011b7
 8001144:	080011b7 	.word	0x080011b7
 8001148:	080011b7 	.word	0x080011b7
 800114c:	08001165 	.word	0x08001165
 8001150:	08001179 	.word	0x08001179
 8001154:	4a79      	ldr	r2, [pc, #484]	@ (800133c <HAL_GPIO_Init+0x2b4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d013      	beq.n	8001182 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800115a:	e02c      	b.n	80011b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	623b      	str	r3, [r7, #32]
          break;
 8001162:	e029      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	3304      	adds	r3, #4
 800116a:	623b      	str	r3, [r7, #32]
          break;
 800116c:	e024      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	3308      	adds	r3, #8
 8001174:	623b      	str	r3, [r7, #32]
          break;
 8001176:	e01f      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	330c      	adds	r3, #12
 800117e:	623b      	str	r3, [r7, #32]
          break;
 8001180:	e01a      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d102      	bne.n	8001190 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800118a:	2304      	movs	r3, #4
 800118c:	623b      	str	r3, [r7, #32]
          break;
 800118e:	e013      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d105      	bne.n	80011a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001198:	2308      	movs	r3, #8
 800119a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69fa      	ldr	r2, [r7, #28]
 80011a0:	611a      	str	r2, [r3, #16]
          break;
 80011a2:	e009      	b.n	80011b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011a4:	2308      	movs	r3, #8
 80011a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69fa      	ldr	r2, [r7, #28]
 80011ac:	615a      	str	r2, [r3, #20]
          break;
 80011ae:	e003      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
          break;
 80011b4:	e000      	b.n	80011b8 <HAL_GPIO_Init+0x130>
          break;
 80011b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	2bff      	cmp	r3, #255	@ 0xff
 80011bc:	d801      	bhi.n	80011c2 <HAL_GPIO_Init+0x13a>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	e001      	b.n	80011c6 <HAL_GPIO_Init+0x13e>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3304      	adds	r3, #4
 80011c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	2bff      	cmp	r3, #255	@ 0xff
 80011cc:	d802      	bhi.n	80011d4 <HAL_GPIO_Init+0x14c>
 80011ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	e002      	b.n	80011da <HAL_GPIO_Init+0x152>
 80011d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d6:	3b08      	subs	r3, #8
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	210f      	movs	r1, #15
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	fa01 f303 	lsl.w	r3, r1, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	401a      	ands	r2, r3
 80011ec:	6a39      	ldr	r1, [r7, #32]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	fa01 f303 	lsl.w	r3, r1, r3
 80011f4:	431a      	orrs	r2, r3
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 80b1 	beq.w	800136a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001208:	4b4d      	ldr	r3, [pc, #308]	@ (8001340 <HAL_GPIO_Init+0x2b8>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a4c      	ldr	r2, [pc, #304]	@ (8001340 <HAL_GPIO_Init+0x2b8>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b4a      	ldr	r3, [pc, #296]	@ (8001340 <HAL_GPIO_Init+0x2b8>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001220:	4a48      	ldr	r2, [pc, #288]	@ (8001344 <HAL_GPIO_Init+0x2bc>)
 8001222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001224:	089b      	lsrs	r3, r3, #2
 8001226:	3302      	adds	r3, #2
 8001228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800122c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800122e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	220f      	movs	r2, #15
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	4013      	ands	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a40      	ldr	r2, [pc, #256]	@ (8001348 <HAL_GPIO_Init+0x2c0>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d013      	beq.n	8001274 <HAL_GPIO_Init+0x1ec>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a3f      	ldr	r2, [pc, #252]	@ (800134c <HAL_GPIO_Init+0x2c4>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d00d      	beq.n	8001270 <HAL_GPIO_Init+0x1e8>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a3e      	ldr	r2, [pc, #248]	@ (8001350 <HAL_GPIO_Init+0x2c8>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d007      	beq.n	800126c <HAL_GPIO_Init+0x1e4>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a3d      	ldr	r2, [pc, #244]	@ (8001354 <HAL_GPIO_Init+0x2cc>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d101      	bne.n	8001268 <HAL_GPIO_Init+0x1e0>
 8001264:	2303      	movs	r3, #3
 8001266:	e006      	b.n	8001276 <HAL_GPIO_Init+0x1ee>
 8001268:	2304      	movs	r3, #4
 800126a:	e004      	b.n	8001276 <HAL_GPIO_Init+0x1ee>
 800126c:	2302      	movs	r3, #2
 800126e:	e002      	b.n	8001276 <HAL_GPIO_Init+0x1ee>
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <HAL_GPIO_Init+0x1ee>
 8001274:	2300      	movs	r3, #0
 8001276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001278:	f002 0203 	and.w	r2, r2, #3
 800127c:	0092      	lsls	r2, r2, #2
 800127e:	4093      	lsls	r3, r2
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	4313      	orrs	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001286:	492f      	ldr	r1, [pc, #188]	@ (8001344 <HAL_GPIO_Init+0x2bc>)
 8001288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d006      	beq.n	80012ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	492c      	ldr	r1, [pc, #176]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	608b      	str	r3, [r1, #8]
 80012ac:	e006      	b.n	80012bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012b0:	689a      	ldr	r2, [r3, #8]
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	4928      	ldr	r1, [pc, #160]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012b8:	4013      	ands	r3, r2
 80012ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d006      	beq.n	80012d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012c8:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	4922      	ldr	r1, [pc, #136]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	60cb      	str	r3, [r1, #12]
 80012d4:	e006      	b.n	80012e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012d8:	68da      	ldr	r2, [r3, #12]
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	43db      	mvns	r3, r3
 80012de:	491e      	ldr	r1, [pc, #120]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012f0:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	4918      	ldr	r1, [pc, #96]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	604b      	str	r3, [r1, #4]
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012fe:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	43db      	mvns	r3, r3
 8001306:	4914      	ldr	r1, [pc, #80]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 8001308:	4013      	ands	r3, r2
 800130a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d021      	beq.n	800135c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	490e      	ldr	r1, [pc, #56]	@ (8001358 <HAL_GPIO_Init+0x2d0>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	600b      	str	r3, [r1, #0]
 8001324:	e021      	b.n	800136a <HAL_GPIO_Init+0x2e2>
 8001326:	bf00      	nop
 8001328:	10320000 	.word	0x10320000
 800132c:	10310000 	.word	0x10310000
 8001330:	10220000 	.word	0x10220000
 8001334:	10210000 	.word	0x10210000
 8001338:	10120000 	.word	0x10120000
 800133c:	10110000 	.word	0x10110000
 8001340:	40021000 	.word	0x40021000
 8001344:	40010000 	.word	0x40010000
 8001348:	40010800 	.word	0x40010800
 800134c:	40010c00 	.word	0x40010c00
 8001350:	40011000 	.word	0x40011000
 8001354:	40011400 	.word	0x40011400
 8001358:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800135c:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <HAL_GPIO_Init+0x304>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	43db      	mvns	r3, r3
 8001364:	4909      	ldr	r1, [pc, #36]	@ (800138c <HAL_GPIO_Init+0x304>)
 8001366:	4013      	ands	r3, r2
 8001368:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800136a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136c:	3301      	adds	r3, #1
 800136e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	fa22 f303 	lsr.w	r3, r2, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	f47f ae8e 	bne.w	800109c <HAL_GPIO_Init+0x14>
  }
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	372c      	adds	r7, #44	@ 0x2c
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	40010400 	.word	0x40010400

08001390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
 800139c:	4613      	mov	r3, r2
 800139e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013a0:	787b      	ldrb	r3, [r7, #1]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013ac:	e003      	b.n	80013b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	041a      	lsls	r2, r3, #16
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	611a      	str	r2, [r3, #16]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e12b      	b.n	800162a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d106      	bne.n	80013ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7fe fff6 	bl	80003d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2224      	movs	r2, #36	@ 0x24
 80013f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f022 0201 	bic.w	r2, r2, #1
 8001402:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001412:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001422:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001424:	f002 fa3a 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 8001428:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a81      	ldr	r2, [pc, #516]	@ (8001634 <HAL_I2C_Init+0x274>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d807      	bhi.n	8001444 <HAL_I2C_Init+0x84>
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	4a80      	ldr	r2, [pc, #512]	@ (8001638 <HAL_I2C_Init+0x278>)
 8001438:	4293      	cmp	r3, r2
 800143a:	bf94      	ite	ls
 800143c:	2301      	movls	r3, #1
 800143e:	2300      	movhi	r3, #0
 8001440:	b2db      	uxtb	r3, r3
 8001442:	e006      	b.n	8001452 <HAL_I2C_Init+0x92>
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4a7d      	ldr	r2, [pc, #500]	@ (800163c <HAL_I2C_Init+0x27c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	bf94      	ite	ls
 800144c:	2301      	movls	r3, #1
 800144e:	2300      	movhi	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e0e7      	b.n	800162a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4a78      	ldr	r2, [pc, #480]	@ (8001640 <HAL_I2C_Init+0x280>)
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	0c9b      	lsrs	r3, r3, #18
 8001464:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	68ba      	ldr	r2, [r7, #8]
 8001476:	430a      	orrs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	4a6a      	ldr	r2, [pc, #424]	@ (8001634 <HAL_I2C_Init+0x274>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d802      	bhi.n	8001494 <HAL_I2C_Init+0xd4>
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	3301      	adds	r3, #1
 8001492:	e009      	b.n	80014a8 <HAL_I2C_Init+0xe8>
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800149a:	fb02 f303 	mul.w	r3, r2, r3
 800149e:	4a69      	ldr	r2, [pc, #420]	@ (8001644 <HAL_I2C_Init+0x284>)
 80014a0:	fba2 2303 	umull	r2, r3, r2, r3
 80014a4:	099b      	lsrs	r3, r3, #6
 80014a6:	3301      	adds	r3, #1
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	430b      	orrs	r3, r1
 80014ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80014ba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	495c      	ldr	r1, [pc, #368]	@ (8001634 <HAL_I2C_Init+0x274>)
 80014c4:	428b      	cmp	r3, r1
 80014c6:	d819      	bhi.n	80014fc <HAL_I2C_Init+0x13c>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	1e59      	subs	r1, r3, #1
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80014d6:	1c59      	adds	r1, r3, #1
 80014d8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80014dc:	400b      	ands	r3, r1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00a      	beq.n	80014f8 <HAL_I2C_Init+0x138>
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	1e59      	subs	r1, r3, #1
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80014f0:	3301      	adds	r3, #1
 80014f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014f6:	e051      	b.n	800159c <HAL_I2C_Init+0x1dc>
 80014f8:	2304      	movs	r3, #4
 80014fa:	e04f      	b.n	800159c <HAL_I2C_Init+0x1dc>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d111      	bne.n	8001528 <HAL_I2C_Init+0x168>
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	1e58      	subs	r0, r3, #1
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6859      	ldr	r1, [r3, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	440b      	add	r3, r1
 8001512:	fbb0 f3f3 	udiv	r3, r0, r3
 8001516:	3301      	adds	r3, #1
 8001518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800151c:	2b00      	cmp	r3, #0
 800151e:	bf0c      	ite	eq
 8001520:	2301      	moveq	r3, #1
 8001522:	2300      	movne	r3, #0
 8001524:	b2db      	uxtb	r3, r3
 8001526:	e012      	b.n	800154e <HAL_I2C_Init+0x18e>
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	1e58      	subs	r0, r3, #1
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6859      	ldr	r1, [r3, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	440b      	add	r3, r1
 8001536:	0099      	lsls	r1, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	fbb0 f3f3 	udiv	r3, r0, r3
 800153e:	3301      	adds	r3, #1
 8001540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001544:	2b00      	cmp	r3, #0
 8001546:	bf0c      	ite	eq
 8001548:	2301      	moveq	r3, #1
 800154a:	2300      	movne	r3, #0
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_I2C_Init+0x196>
 8001552:	2301      	movs	r3, #1
 8001554:	e022      	b.n	800159c <HAL_I2C_Init+0x1dc>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10e      	bne.n	800157c <HAL_I2C_Init+0x1bc>
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	1e58      	subs	r0, r3, #1
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6859      	ldr	r1, [r3, #4]
 8001566:	460b      	mov	r3, r1
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	440b      	add	r3, r1
 800156c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001570:	3301      	adds	r3, #1
 8001572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800157a:	e00f      	b.n	800159c <HAL_I2C_Init+0x1dc>
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	1e58      	subs	r0, r3, #1
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6859      	ldr	r1, [r3, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	0099      	lsls	r1, r3, #2
 800158c:	440b      	add	r3, r1
 800158e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001592:	3301      	adds	r3, #1
 8001594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001598:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800159c:	6879      	ldr	r1, [r7, #4]
 800159e:	6809      	ldr	r1, [r1, #0]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	69da      	ldr	r2, [r3, #28]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	431a      	orrs	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	430a      	orrs	r2, r1
 80015be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80015ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	6911      	ldr	r1, [r2, #16]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	68d2      	ldr	r2, [r2, #12]
 80015d6:	4311      	orrs	r1, r2
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	430b      	orrs	r3, r1
 80015de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	695a      	ldr	r2, [r3, #20]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	431a      	orrs	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f042 0201 	orr.w	r2, r2, #1
 800160a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2220      	movs	r2, #32
 8001616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	000186a0 	.word	0x000186a0
 8001638:	001e847f 	.word	0x001e847f
 800163c:	003d08ff 	.word	0x003d08ff
 8001640:	431bde83 	.word	0x431bde83
 8001644:	10624dd3 	.word	0x10624dd3

08001648 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e0e8      	b.n	800182c <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d106      	bne.n	8001674 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f007 fb52 	bl	8008d18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2203      	movs	r2, #3
 8001678:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f003 f891 	bl	80047ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3304      	adds	r3, #4
 8001694:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001696:	f003 f867 	bl	8004768 <USB_CoreInit>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2202      	movs	r2, #2
 80016a4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e0bf      	b.n	800182c <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f003 f895 	bl	80047e2 <USB_SetCurrentMode>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d005      	beq.n	80016ca <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2202      	movs	r2, #2
 80016c2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e0b0      	b.n	800182c <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016ca:	2300      	movs	r3, #0
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	e03e      	b.n	800174e <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80016d0:	7bfa      	ldrb	r2, [r7, #15]
 80016d2:	6879      	ldr	r1, [r7, #4]
 80016d4:	4613      	mov	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	3311      	adds	r3, #17
 80016e0:	2201      	movs	r2, #1
 80016e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	440b      	add	r3, r1
 80016f2:	3310      	adds	r3, #16
 80016f4:	7bfa      	ldrb	r2, [r7, #15]
 80016f6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80016f8:	7bfa      	ldrb	r2, [r7, #15]
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	4613      	mov	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4413      	add	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	440b      	add	r3, r1
 8001706:	3313      	adds	r3, #19
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	440b      	add	r3, r1
 800171a:	3320      	adds	r3, #32
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001720:	7bfa      	ldrb	r2, [r7, #15]
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3324      	adds	r3, #36	@ 0x24
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	1c5a      	adds	r2, r3, #1
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001748:	7bfb      	ldrb	r3, [r7, #15]
 800174a:	3301      	adds	r3, #1
 800174c:	73fb      	strb	r3, [r7, #15]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	791b      	ldrb	r3, [r3, #4]
 8001752:	7bfa      	ldrb	r2, [r7, #15]
 8001754:	429a      	cmp	r2, r3
 8001756:	d3bb      	bcc.n	80016d0 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
 800175c:	e044      	b.n	80017e8 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	440b      	add	r3, r1
 800176c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001770:	2200      	movs	r2, #0
 8001772:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	440b      	add	r3, r1
 8001782:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001786:	7bfa      	ldrb	r2, [r7, #15]
 8001788:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800178a:	7bfa      	ldrb	r2, [r7, #15]
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	440b      	add	r3, r1
 8001798:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80017a0:	7bfa      	ldrb	r2, [r7, #15]
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	440b      	add	r3, r1
 80017ae:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80017b6:	7bfa      	ldrb	r2, [r7, #15]
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4413      	add	r3, r2
 80017c0:	00db      	lsls	r3, r3, #3
 80017c2:	440b      	add	r3, r1
 80017c4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80017cc:	7bfa      	ldrb	r2, [r7, #15]
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4413      	add	r3, r2
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	440b      	add	r3, r1
 80017da:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	3301      	adds	r3, #1
 80017e6:	73fb      	strb	r3, [r7, #15]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	791b      	ldrb	r3, [r3, #4]
 80017ec:	7bfa      	ldrb	r2, [r7, #15]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d3b5      	bcc.n	800175e <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3304      	adds	r3, #4
 80017fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017fc:	f002 fffd 	bl	80047fa <USB_DevInit>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2202      	movs	r2, #2
 800180a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e00c      	b.n	800182c <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f005 fa7c 	bl	8006d22 <USB_DevDisconnect>

  return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001842:	2b01      	cmp	r3, #1
 8001844:	d101      	bne.n	800184a <HAL_PCD_Start+0x16>
 8001846:	2302      	movs	r3, #2
 8001848:	e016      	b.n	8001878 <HAL_PCD_Start+0x44>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2201      	movs	r2, #1
 800184e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f002 ff93 	bl	8004782 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800185c:	2101      	movs	r1, #1
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f007 fccd 	bl	80091fe <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f005 fa50 	bl	8006d0e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f005 fa52 	bl	8006d36 <USB_ReadInterrupts>
 8001892:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 fb1a 	bl	8001ed8 <PCD_EP_ISR_Handler>

    return;
 80018a4:	e119      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d013      	beq.n	80018d8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018c2:	b292      	uxth	r2, r2
 80018c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f007 faa0 	bl	8008e0e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80018ce:	2100      	movs	r1, #0
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 f905 	bl	8001ae0 <HAL_PCD_SetAddress>

    return;
 80018d6:	e100      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00c      	beq.n	80018fc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80018f4:	b292      	uxth	r2, r2
 80018f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80018fa:	e0ee      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00c      	beq.n	8001920 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800190e:	b29a      	uxth	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001918:	b292      	uxth	r2, r2
 800191a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800191e:	e0dc      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d027      	beq.n	800197a <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001932:	b29a      	uxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 0204 	bic.w	r2, r2, #4
 800193c:	b292      	uxth	r2, r2
 800193e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800194a:	b29a      	uxth	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f022 0208 	bic.w	r2, r2, #8
 8001954:	b292      	uxth	r2, r2
 8001956:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f007 fa90 	bl	8008e80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001968:	b29a      	uxth	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001972:	b292      	uxth	r2, r2
 8001974:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001978:	e0af      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 8083 	beq.w	8001a8c <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001986:	2300      	movs	r3, #0
 8001988:	77fb      	strb	r3, [r7, #31]
 800198a:	e010      	b.n	80019ae <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	7ffb      	ldrb	r3, [r7, #31]
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	441a      	add	r2, r3
 8001998:	7ffb      	ldrb	r3, [r7, #31]
 800199a:	8812      	ldrh	r2, [r2, #0]
 800199c:	b292      	uxth	r2, r2
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	3320      	adds	r3, #32
 80019a2:	443b      	add	r3, r7
 80019a4:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80019a8:	7ffb      	ldrb	r3, [r7, #31]
 80019aa:	3301      	adds	r3, #1
 80019ac:	77fb      	strb	r3, [r7, #31]
 80019ae:	7ffb      	ldrb	r3, [r7, #31]
 80019b0:	2b07      	cmp	r3, #7
 80019b2:	d9eb      	bls.n	800198c <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f042 0201 	orr.w	r2, r2, #1
 80019c6:	b292      	uxth	r2, r2
 80019c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	b292      	uxth	r2, r2
 80019e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80019e4:	bf00      	nop
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d0f6      	beq.n	80019e6 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a0a:	b292      	uxth	r2, r2
 8001a0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001a10:	2300      	movs	r3, #0
 8001a12:	77fb      	strb	r3, [r7, #31]
 8001a14:	e00f      	b.n	8001a36 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001a16:	7ffb      	ldrb	r3, [r7, #31]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	7ffa      	ldrb	r2, [r7, #31]
 8001a20:	0092      	lsls	r2, r2, #2
 8001a22:	440a      	add	r2, r1
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	3320      	adds	r3, #32
 8001a28:	443b      	add	r3, r7
 8001a2a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001a2e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001a30:	7ffb      	ldrb	r3, [r7, #31]
 8001a32:	3301      	adds	r3, #1
 8001a34:	77fb      	strb	r3, [r7, #31]
 8001a36:	7ffb      	ldrb	r3, [r7, #31]
 8001a38:	2b07      	cmp	r3, #7
 8001a3a:	d9ec      	bls.n	8001a16 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 0208 	orr.w	r2, r2, #8
 8001a4e:	b292      	uxth	r2, r2
 8001a50:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a66:	b292      	uxth	r2, r2
 8001a68:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0204 	orr.w	r2, r2, #4
 8001a7e:	b292      	uxth	r2, r2
 8001a80:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f007 f9e1 	bl	8008e4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001a8a:	e026      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00f      	beq.n	8001ab6 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001aa8:	b292      	uxth	r2, r2
 8001aaa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f007 f99f 	bl	8008df2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001ab4:	e011      	b.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00c      	beq.n	8001ada <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ad2:	b292      	uxth	r2, r2
 8001ad4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001ad8:	bf00      	nop
  }
}
 8001ada:	3720      	adds	r7, #32
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d101      	bne.n	8001afa <HAL_PCD_SetAddress+0x1a>
 8001af6:	2302      	movs	r3, #2
 8001af8:	e012      	b.n	8001b20 <HAL_PCD_SetAddress+0x40>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	78fa      	ldrb	r2, [r7, #3]
 8001b0e:	4611      	mov	r1, r2
 8001b10:	4618      	mov	r0, r3
 8001b12:	f005 f8e9 	bl	8006ce8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	70fb      	strb	r3, [r7, #3]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	803b      	strh	r3, [r7, #0]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	da0e      	bge.n	8001b6c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b4e:	78fb      	ldrb	r3, [r7, #3]
 8001b50:	f003 0207 	and.w	r2, r3, #7
 8001b54:	4613      	mov	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	3310      	adds	r3, #16
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2201      	movs	r2, #1
 8001b68:	705a      	strb	r2, [r3, #1]
 8001b6a:	e00e      	b.n	8001b8a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	f003 0207 	and.w	r2, r3, #7
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2200      	movs	r2, #0
 8001b88:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001b8a:	78fb      	ldrb	r3, [r7, #3]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001b96:	883a      	ldrh	r2, [r7, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	78ba      	ldrb	r2, [r7, #2]
 8001ba0:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ba2:	78bb      	ldrb	r3, [r7, #2]
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d102      	bne.n	8001bae <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <HAL_PCD_EP_Open+0x94>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e00e      	b.n	8001bda <HAL_PCD_EP_Open+0xb2>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68f9      	ldr	r1, [r7, #12]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f002 fe32 	bl	8004834 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001bd8:	7afb      	ldrb	r3, [r7, #11]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
 8001bea:	460b      	mov	r3, r1
 8001bec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001bee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da0e      	bge.n	8001c14 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bf6:	78fb      	ldrb	r3, [r7, #3]
 8001bf8:	f003 0207 	and.w	r2, r3, #7
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	3310      	adds	r3, #16
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	705a      	strb	r2, [r3, #1]
 8001c12:	e00e      	b.n	8001c32 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c14:	78fb      	ldrb	r3, [r7, #3]
 8001c16:	f003 0207 	and.w	r2, r3, #7
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c32:	78fb      	ldrb	r3, [r7, #3]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d101      	bne.n	8001c4c <HAL_PCD_EP_Close+0x6a>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e00e      	b.n	8001c6a <HAL_PCD_EP_Close+0x88>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68f9      	ldr	r1, [r7, #12]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f003 f9aa 	bl	8004fb4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c82:	7afb      	ldrb	r3, [r7, #11]
 8001c84:	f003 0207 	and.w	r2, r3, #7
 8001c88:	4613      	mov	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cb2:	7afb      	ldrb	r3, [r7, #11]
 8001cb4:	f003 0307 	and.w	r3, r3, #7
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6979      	ldr	r1, [r7, #20]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f003 fb61 	bl	800538c <USB_EPStartXfer>

  return HAL_OK;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	460b      	mov	r3, r1
 8001cde:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	f003 0207 	and.w	r2, r3, #7
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b086      	sub	sp, #24
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d12:	7afb      	ldrb	r3, [r7, #11]
 8001d14:	f003 0207 	and.w	r2, r3, #7
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	3310      	adds	r3, #16
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	4413      	add	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2200      	movs	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6979      	ldr	r1, [r7, #20]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f003 fb13 	bl	800538c <USB_EPStartXfer>

  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d7c:	78fb      	ldrb	r3, [r7, #3]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	7912      	ldrb	r2, [r2, #4]
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e04c      	b.n	8001e28 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	da0e      	bge.n	8001db4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d96:	78fb      	ldrb	r3, [r7, #3]
 8001d98:	f003 0207 	and.w	r2, r3, #7
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	3310      	adds	r3, #16
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2201      	movs	r2, #1
 8001db0:	705a      	strb	r2, [r3, #1]
 8001db2:	e00c      	b.n	8001dce <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001db4:	78fa      	ldrb	r2, [r7, #3]
 8001db6:	4613      	mov	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dd4:	78fb      	ldrb	r3, [r7, #3]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d101      	bne.n	8001dee <HAL_PCD_EP_SetStall+0x7e>
 8001dea:	2302      	movs	r3, #2
 8001dec:	e01c      	b.n	8001e28 <HAL_PCD_EP_SetStall+0xb8>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68f9      	ldr	r1, [r7, #12]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f004 fe76 	bl	8006aee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d108      	bne.n	8001e1e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f004 ff9b 	bl	8006d54 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	7912      	ldrb	r2, [r2, #4]
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d901      	bls.n	8001e4e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e040      	b.n	8001ed0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	da0e      	bge.n	8001e74 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e56:	78fb      	ldrb	r3, [r7, #3]
 8001e58:	f003 0207 	and.w	r2, r3, #7
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	3310      	adds	r3, #16
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	705a      	strb	r2, [r3, #1]
 8001e72:	e00e      	b.n	8001e92 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e74:	78fb      	ldrb	r3, [r7, #3]
 8001e76:	f003 0207 	and.w	r2, r3, #7
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2200      	movs	r2, #0
 8001e96:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e98:	78fb      	ldrb	r3, [r7, #3]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_PCD_EP_ClrStall+0x82>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e00e      	b.n	8001ed0 <HAL_PCD_EP_ClrStall+0xa0>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68f9      	ldr	r1, [r7, #12]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f004 fe64 	bl	8006b8e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b096      	sub	sp, #88	@ 0x58
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001ee0:	e3bb      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001eea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001eee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	f003 030f 	and.w	r3, r3, #15
 8001ef8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8001efc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f040 8175 	bne.w	80021f0 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f06:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001f0a:	f003 0310 	and.w	r3, r3, #16
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d14e      	bne.n	8001fb0 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f22:	81fb      	strh	r3, [r7, #14]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	89fb      	ldrh	r3, [r7, #14]
 8001f2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3310      	adds	r3, #16
 8001f3a:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	461a      	mov	r2, r3
 8001f48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	3302      	adds	r3, #2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6812      	ldr	r2, [r2, #0]
 8001f58:	4413      	add	r3, r2
 8001f5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f66:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001f68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f6a:	695a      	ldr	r2, [r3, #20]
 8001f6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f6e:	69db      	ldr	r3, [r3, #28]
 8001f70:	441a      	add	r2, r3
 8001f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f74:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001f76:	2100      	movs	r1, #0
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f006 ff20 	bl	8008dbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	7b5b      	ldrb	r3, [r3, #13]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 8368 	beq.w	800265a <PCD_EP_ISR_Handler+0x782>
 8001f8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 8363 	bne.w	800265a <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7b5b      	ldrb	r3, [r3, #13]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	735a      	strb	r2, [r3, #13]
 8001fae:	e354      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fb6:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001fc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d034      	beq.n	8002038 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3306      	adds	r3, #6
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ff8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002004:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002006:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800200a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800200c:	b29b      	uxth	r3, r3
 800200e:	f004 fef2 	bl	8006df6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	881b      	ldrh	r3, [r3, #0]
 8002018:	b29a      	uxth	r2, r3
 800201a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800201e:	4013      	ands	r3, r2
 8002020:	823b      	strh	r3, [r7, #16]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	8a3a      	ldrh	r2, [r7, #16]
 8002028:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800202c:	b292      	uxth	r2, r2
 800202e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f006 fe97 	bl	8008d64 <HAL_PCD_SetupStageCallback>
 8002036:	e310      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002038:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800203c:	2b00      	cmp	r3, #0
 800203e:	f280 830c 	bge.w	800265a <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	b29a      	uxth	r2, r3
 800204a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800204e:	4013      	ands	r3, r2
 8002050:	83fb      	strh	r3, [r7, #30]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	8bfa      	ldrh	r2, [r7, #30]
 8002058:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800205c:	b292      	uxth	r2, r2
 800205e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002068:	b29b      	uxth	r3, r3
 800206a:	461a      	mov	r2, r3
 800206c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	4413      	add	r3, r2
 8002074:	3306      	adds	r3, #6
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	4413      	add	r3, r2
 800207e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800208c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208e:	69db      	ldr	r3, [r3, #28]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d019      	beq.n	80020c8 <PCD_EP_ISR_Handler+0x1f0>
 8002094:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d015      	beq.n	80020c8 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020a2:	6959      	ldr	r1, [r3, #20]
 80020a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020a6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80020a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020aa:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	f004 fea2 	bl	8006df6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80020b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020b4:	695a      	ldr	r2, [r3, #20]
 80020b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	441a      	add	r2, r3
 80020bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020be:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80020c0:	2100      	movs	r1, #0
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f006 fe60 	bl	8008d88 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80020d2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80020d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f040 82bd 	bne.w	800265a <PCD_EP_ISR_Handler+0x782>
 80020e0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80020e4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80020e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80020ec:	f000 82b5 	beq.w	800265a <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020fe:	b29b      	uxth	r3, r3
 8002100:	461a      	mov	r2, r3
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	4413      	add	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	b29b      	uxth	r3, r3
 8002116:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800211a:	b29a      	uxth	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	801a      	strh	r2, [r3, #0]
 8002120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	2b3e      	cmp	r3, #62	@ 0x3e
 8002126:	d91d      	bls.n	8002164 <PCD_EP_ISR_Handler+0x28c>
 8002128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	095b      	lsrs	r3, r3, #5
 800212e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002130:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	f003 031f 	and.w	r3, r3, #31
 8002138:	2b00      	cmp	r3, #0
 800213a:	d102      	bne.n	8002142 <PCD_EP_ISR_Handler+0x26a>
 800213c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213e:	3b01      	subs	r3, #1
 8002140:	647b      	str	r3, [r7, #68]	@ 0x44
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	b29a      	uxth	r2, r3
 8002148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800214a:	b29b      	uxth	r3, r3
 800214c:	029b      	lsls	r3, r3, #10
 800214e:	b29b      	uxth	r3, r3
 8002150:	4313      	orrs	r3, r2
 8002152:	b29b      	uxth	r3, r3
 8002154:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002158:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800215c:	b29a      	uxth	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	801a      	strh	r2, [r3, #0]
 8002162:	e026      	b.n	80021b2 <PCD_EP_ISR_Handler+0x2da>
 8002164:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10a      	bne.n	8002182 <PCD_EP_ISR_Handler+0x2aa>
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	881b      	ldrh	r3, [r3, #0]
 8002170:	b29b      	uxth	r3, r3
 8002172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800217a:	b29a      	uxth	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	801a      	strh	r2, [r3, #0]
 8002180:	e017      	b.n	80021b2 <PCD_EP_ISR_Handler+0x2da>
 8002182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	085b      	lsrs	r3, r3, #1
 8002188:	647b      	str	r3, [r7, #68]	@ 0x44
 800218a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <PCD_EP_ISR_Handler+0x2c4>
 8002196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002198:	3301      	adds	r3, #1
 800219a:	647b      	str	r3, [r7, #68]	@ 0x44
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	4313      	orrs	r3, r2
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80021be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021c2:	827b      	strh	r3, [r7, #18]
 80021c4:	8a7b      	ldrh	r3, [r7, #18]
 80021c6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80021ca:	827b      	strh	r3, [r7, #18]
 80021cc:	8a7b      	ldrh	r3, [r7, #18]
 80021ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80021d2:	827b      	strh	r3, [r7, #18]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	8a7b      	ldrh	r3, [r7, #18]
 80021da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	8013      	strh	r3, [r2, #0]
 80021ee:	e234      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002204:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002208:	2b00      	cmp	r3, #0
 800220a:	f280 80fc 	bge.w	8002406 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	b29a      	uxth	r2, r3
 8002220:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002224:	4013      	ands	r3, r2
 8002226:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800223c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002240:	b292      	uxth	r2, r2
 8002242:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002244:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	4413      	add	r3, r2
 8002258:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800225a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800225c:	7b1b      	ldrb	r3, [r3, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d125      	bne.n	80022ae <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800226a:	b29b      	uxth	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4413      	add	r3, r2
 8002276:	3306      	adds	r3, #6
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	6812      	ldr	r2, [r2, #0]
 800227e:	4413      	add	r3, r2
 8002280:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800228a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800228e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8092 	beq.w	80023bc <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800229e:	6959      	ldr	r1, [r3, #20]
 80022a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022a2:	88da      	ldrh	r2, [r3, #6]
 80022a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80022a8:	f004 fda5 	bl	8006df6 <USB_ReadPMA>
 80022ac:	e086      	b.n	80023bc <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80022ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b0:	78db      	ldrb	r3, [r3, #3]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d10a      	bne.n	80022cc <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80022b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80022ba:	461a      	mov	r2, r3
 80022bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f9d9 	bl	8002676 <HAL_PCD_EP_DB_Receive>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80022ca:	e077      	b.n	80023bc <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80022e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022e6:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	441a      	add	r2, r3
 80022f8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80022fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002300:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002304:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002308:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800230c:	b29b      	uxth	r3, r3
 800230e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	461a      	mov	r2, r3
 8002316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	b29b      	uxth	r3, r3
 8002322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d024      	beq.n	8002374 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002332:	b29b      	uxth	r3, r3
 8002334:	461a      	mov	r2, r3
 8002336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4413      	add	r3, r2
 800233e:	3302      	adds	r3, #2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	4413      	add	r3, r2
 8002348:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002352:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002356:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800235a:	2b00      	cmp	r3, #0
 800235c:	d02e      	beq.n	80023bc <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6818      	ldr	r0, [r3, #0]
 8002362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002364:	6959      	ldr	r1, [r3, #20]
 8002366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002368:	891a      	ldrh	r2, [r3, #8]
 800236a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800236e:	f004 fd42 	bl	8006df6 <USB_ReadPMA>
 8002372:	e023      	b.n	80023bc <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800237c:	b29b      	uxth	r3, r3
 800237e:	461a      	mov	r2, r3
 8002380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4413      	add	r3, r2
 8002388:	3306      	adds	r3, #6
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	4413      	add	r3, r2
 8002392:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002396:	881b      	ldrh	r3, [r3, #0]
 8002398:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800239c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80023a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d009      	beq.n	80023bc <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6818      	ldr	r0, [r3, #0]
 80023ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ae:	6959      	ldr	r1, [r3, #20]
 80023b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b2:	895a      	ldrh	r2, [r3, #10]
 80023b4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80023b8:	f004 fd1d 	bl	8006df6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80023bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023be:	69da      	ldr	r2, [r3, #28]
 80023c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80023c4:	441a      	add	r2, r3
 80023c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023c8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80023ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80023d2:	441a      	add	r2, r3
 80023d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023d6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80023d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <PCD_EP_ISR_Handler+0x514>
 80023e0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80023e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d206      	bcs.n	80023fa <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80023ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f006 fcc8 	bl	8008d88 <HAL_PCD_DataOutStageCallback>
 80023f8:	e005      	b.n	8002406 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002400:	4618      	mov	r0, r3
 8002402:	f002 ffc3 	bl	800538c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002406:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800240a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8123 	beq.w	800265a <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8002414:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002418:	4613      	mov	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	3310      	adds	r3, #16
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	b29b      	uxth	r3, r3
 800243a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800243e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002442:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	441a      	add	r2, r3
 8002454:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800245c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002460:	b29b      	uxth	r3, r3
 8002462:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002464:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002466:	78db      	ldrb	r3, [r3, #3]
 8002468:	2b01      	cmp	r3, #1
 800246a:	f040 80a2 	bne.w	80025b2 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800246e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002470:	2200      	movs	r2, #0
 8002472:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002476:	7b1b      	ldrb	r3, [r3, #12]
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 8093 	beq.w	80025a4 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800247e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002486:	2b00      	cmp	r3, #0
 8002488:	d046      	beq.n	8002518 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800248a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800248c:	785b      	ldrb	r3, [r3, #1]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d126      	bne.n	80024e0 <PCD_EP_ISR_Handler+0x608>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a6:	4413      	add	r3, r2
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	011a      	lsls	r2, r3, #4
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	4413      	add	r3, r2
 80024b4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80024b8:	623b      	str	r3, [r7, #32]
 80024ba:	6a3b      	ldr	r3, [r7, #32]
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	801a      	strh	r2, [r3, #0]
 80024ca:	6a3b      	ldr	r3, [r7, #32]
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024d8:	b29a      	uxth	r2, r3
 80024da:	6a3b      	ldr	r3, [r7, #32]
 80024dc:	801a      	strh	r2, [r3, #0]
 80024de:	e061      	b.n	80025a4 <PCD_EP_ISR_Handler+0x6cc>
 80024e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024e2:	785b      	ldrb	r3, [r3, #1]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d15d      	bne.n	80025a4 <PCD_EP_ISR_Handler+0x6cc>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024fc:	4413      	add	r3, r2
 80024fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	011a      	lsls	r2, r3, #4
 8002506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002508:	4413      	add	r3, r2
 800250a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800250e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002512:	2200      	movs	r2, #0
 8002514:	801a      	strh	r2, [r3, #0]
 8002516:	e045      	b.n	80025a4 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800251e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002520:	785b      	ldrb	r3, [r3, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d126      	bne.n	8002574 <PCD_EP_ISR_Handler+0x69c>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	637b      	str	r3, [r7, #52]	@ 0x34
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002534:	b29b      	uxth	r3, r3
 8002536:	461a      	mov	r2, r3
 8002538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800253a:	4413      	add	r3, r2
 800253c:	637b      	str	r3, [r7, #52]	@ 0x34
 800253e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	011a      	lsls	r2, r3, #4
 8002544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002546:	4413      	add	r3, r2
 8002548:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800254c:	633b      	str	r3, [r7, #48]	@ 0x30
 800254e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	b29b      	uxth	r3, r3
 8002554:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002558:	b29a      	uxth	r2, r3
 800255a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800255c:	801a      	strh	r2, [r3, #0]
 800255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002568:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800256c:	b29a      	uxth	r2, r3
 800256e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002570:	801a      	strh	r2, [r3, #0]
 8002572:	e017      	b.n	80025a4 <PCD_EP_ISR_Handler+0x6cc>
 8002574:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002576:	785b      	ldrb	r3, [r3, #1]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d113      	bne.n	80025a4 <PCD_EP_ISR_Handler+0x6cc>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002584:	b29b      	uxth	r3, r3
 8002586:	461a      	mov	r2, r3
 8002588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800258a:	4413      	add	r3, r2
 800258c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800258e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	011a      	lsls	r2, r3, #4
 8002594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002596:	4413      	add	r3, r2
 8002598:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800259c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800259e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a0:	2200      	movs	r2, #0
 80025a2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f006 fc07 	bl	8008dbe <HAL_PCD_DataInStageCallback>
 80025b0:	e053      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80025b2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80025b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d146      	bne.n	800264c <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	4413      	add	r3, r2
 80025d2:	3302      	adds	r3, #2
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	4413      	add	r3, r2
 80025dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025e6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80025ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025ec:	699a      	ldr	r2, [r3, #24]
 80025ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d907      	bls.n	8002606 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80025f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025f8:	699a      	ldr	r2, [r3, #24]
 80025fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025fe:	1ad2      	subs	r2, r2, r3
 8002600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002602:	619a      	str	r2, [r3, #24]
 8002604:	e002      	b.n	800260c <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002608:	2200      	movs	r2, #0
 800260a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800260c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d106      	bne.n	8002622 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	4619      	mov	r1, r3
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f006 fbcf 	bl	8008dbe <HAL_PCD_DataInStageCallback>
 8002620:	e01b      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800262a:	441a      	add	r2, r3
 800262c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800262e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002632:	69da      	ldr	r2, [r3, #28]
 8002634:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002638:	441a      	add	r2, r3
 800263a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800263c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002644:	4618      	mov	r0, r3
 8002646:	f002 fea1 	bl	800538c <USB_EPStartXfer>
 800264a:	e006      	b.n	800265a <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800264c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002650:	461a      	mov	r2, r3
 8002652:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f91b 	bl	8002890 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002662:	b29b      	uxth	r3, r3
 8002664:	b21b      	sxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	f6ff ac3b 	blt.w	8001ee2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3758      	adds	r7, #88	@ 0x58
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b088      	sub	sp, #32
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	4613      	mov	r3, r2
 8002682:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d07e      	beq.n	800278c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002696:	b29b      	uxth	r3, r3
 8002698:	461a      	mov	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4413      	add	r3, r2
 80026a2:	3302      	adds	r3, #2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	6812      	ldr	r2, [r2, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026b6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	699a      	ldr	r2, [r3, #24]
 80026bc:	8b7b      	ldrh	r3, [r7, #26]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d306      	bcc.n	80026d0 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	699a      	ldr	r2, [r3, #24]
 80026c6:	8b7b      	ldrh	r3, [r7, #26]
 80026c8:	1ad2      	subs	r2, r2, r3
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	619a      	str	r2, [r3, #24]
 80026ce:	e002      	b.n	80026d6 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d123      	bne.n	8002726 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026f8:	833b      	strh	r3, [r7, #24]
 80026fa:	8b3b      	ldrh	r3, [r7, #24]
 80026fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002700:	833b      	strh	r3, [r7, #24]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	441a      	add	r2, r3
 8002710:	8b3b      	ldrh	r3, [r7, #24]
 8002712:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002716:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800271a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800271e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002722:	b29b      	uxth	r3, r3
 8002724:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002726:	88fb      	ldrh	r3, [r7, #6]
 8002728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01f      	beq.n	8002770 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800274a:	82fb      	strh	r3, [r7, #22]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	461a      	mov	r2, r3
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	441a      	add	r2, r3
 800275a:	8afb      	ldrh	r3, [r7, #22]
 800275c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002768:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800276c:	b29b      	uxth	r3, r3
 800276e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002770:	8b7b      	ldrh	r3, [r7, #26]
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 8087 	beq.w	8002886 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	6959      	ldr	r1, [r3, #20]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	891a      	ldrh	r2, [r3, #8]
 8002784:	8b7b      	ldrh	r3, [r7, #26]
 8002786:	f004 fb36 	bl	8006df6 <USB_ReadPMA>
 800278a:	e07c      	b.n	8002886 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002794:	b29b      	uxth	r3, r3
 8002796:	461a      	mov	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	3306      	adds	r3, #6
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027b4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	699a      	ldr	r2, [r3, #24]
 80027ba:	8b7b      	ldrh	r3, [r7, #26]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d306      	bcc.n	80027ce <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	699a      	ldr	r2, [r3, #24]
 80027c4:	8b7b      	ldrh	r3, [r7, #26]
 80027c6:	1ad2      	subs	r2, r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	619a      	str	r2, [r3, #24]
 80027cc:	e002      	b.n	80027d4 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	2200      	movs	r2, #0
 80027d2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d123      	bne.n	8002824 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	461a      	mov	r2, r3
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027f6:	83fb      	strh	r3, [r7, #30]
 80027f8:	8bfb      	ldrh	r3, [r7, #30]
 80027fa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80027fe:	83fb      	strh	r3, [r7, #30]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	441a      	add	r2, r3
 800280e:	8bfb      	ldrh	r3, [r7, #30]
 8002810:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002814:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002818:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800281c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002820:	b29b      	uxth	r3, r3
 8002822:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002824:	88fb      	ldrh	r3, [r7, #6]
 8002826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800282a:	2b00      	cmp	r3, #0
 800282c:	d11f      	bne.n	800286e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002844:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002848:	83bb      	strh	r3, [r7, #28]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	441a      	add	r2, r3
 8002858:	8bbb      	ldrh	r3, [r7, #28]
 800285a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800285e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002866:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800286a:	b29b      	uxth	r3, r3
 800286c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800286e:	8b7b      	ldrh	r3, [r7, #26]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	6959      	ldr	r1, [r3, #20]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	895a      	ldrh	r2, [r3, #10]
 8002880:	8b7b      	ldrh	r3, [r7, #26]
 8002882:	f004 fab8 	bl	8006df6 <USB_ReadPMA>
    }
  }

  return count;
 8002886:	8b7b      	ldrh	r3, [r7, #26]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3720      	adds	r7, #32
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b0a4      	sub	sp, #144	@ 0x90
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	4613      	mov	r3, r2
 800289c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800289e:	88fb      	ldrh	r3, [r7, #6]
 80028a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 81dd 	beq.w	8002c64 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	461a      	mov	r2, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	3302      	adds	r3, #2
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	4413      	add	r3, r2
 80028c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028d2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	699a      	ldr	r2, [r3, #24]
 80028da:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80028de:	429a      	cmp	r2, r3
 80028e0:	d907      	bls.n	80028f2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80028ea:	1ad2      	subs	r2, r2, r3
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	619a      	str	r2, [r3, #24]
 80028f0:	e002      	b.n	80028f8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2200      	movs	r2, #0
 80028f6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f040 80b9 	bne.w	8002a74 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	785b      	ldrb	r3, [r3, #1]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d126      	bne.n	8002958 <HAL_PCD_EP_DB_Transmit+0xc8>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002918:	b29b      	uxth	r3, r3
 800291a:	461a      	mov	r2, r3
 800291c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800291e:	4413      	add	r3, r2
 8002920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	011a      	lsls	r2, r3, #4
 8002928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292a:	4413      	add	r3, r2
 800292c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002930:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800293c:	b29a      	uxth	r2, r3
 800293e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002940:	801a      	strh	r2, [r3, #0]
 8002942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	b29b      	uxth	r3, r3
 8002948:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800294c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002950:	b29a      	uxth	r2, r3
 8002952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002954:	801a      	strh	r2, [r3, #0]
 8002956:	e01a      	b.n	800298e <HAL_PCD_EP_DB_Transmit+0xfe>
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	785b      	ldrb	r3, [r3, #1]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d116      	bne.n	800298e <HAL_PCD_EP_DB_Transmit+0xfe>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	637b      	str	r3, [r7, #52]	@ 0x34
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800296e:	b29b      	uxth	r3, r3
 8002970:	461a      	mov	r2, r3
 8002972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002974:	4413      	add	r3, r2
 8002976:	637b      	str	r3, [r7, #52]	@ 0x34
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	011a      	lsls	r2, r3, #4
 800297e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002980:	4413      	add	r3, r2
 8002982:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002986:	633b      	str	r3, [r7, #48]	@ 0x30
 8002988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800298a:	2200      	movs	r2, #0
 800298c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	627b      	str	r3, [r7, #36]	@ 0x24
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	785b      	ldrb	r3, [r3, #1]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d126      	bne.n	80029ea <HAL_PCD_EP_DB_Transmit+0x15a>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	461a      	mov	r2, r3
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	4413      	add	r3, r2
 80029b2:	61fb      	str	r3, [r7, #28]
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	011a      	lsls	r2, r3, #4
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	4413      	add	r3, r2
 80029be:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80029c2:	61bb      	str	r3, [r7, #24]
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	801a      	strh	r2, [r3, #0]
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	b29b      	uxth	r3, r3
 80029da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	801a      	strh	r2, [r3, #0]
 80029e8:	e017      	b.n	8002a1a <HAL_PCD_EP_DB_Transmit+0x18a>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	785b      	ldrb	r3, [r3, #1]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d113      	bne.n	8002a1a <HAL_PCD_EP_DB_Transmit+0x18a>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	461a      	mov	r2, r3
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	4413      	add	r3, r2
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	011a      	lsls	r2, r3, #4
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002a12:	623b      	str	r3, [r7, #32]
 8002a14:	6a3b      	ldr	r3, [r7, #32]
 8002a16:	2200      	movs	r2, #0
 8002a18:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f006 f9cc 	bl	8008dbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 82fc 	beq.w	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a4c:	82fb      	strh	r3, [r7, #22]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	461a      	mov	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	441a      	add	r2, r3
 8002a5c:	8afb      	ldrh	r3, [r7, #22]
 8002a5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	8013      	strh	r3, [r2, #0]
 8002a72:	e2da      	b.n	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d021      	beq.n	8002ac2 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	461a      	mov	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a98:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	441a      	add	r2, r3
 8002aaa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002aae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ab6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	f040 82ae 	bne.w	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ad6:	441a      	add	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	69da      	ldr	r2, [r3, #28]
 8002ae0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ae4:	441a      	add	r2, r3
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	6a1a      	ldr	r2, [r3, #32]
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d30b      	bcc.n	8002b0e <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	6a1a      	ldr	r2, [r3, #32]
 8002b02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b06:	1ad2      	subs	r2, r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	621a      	str	r2, [r3, #32]
 8002b0c:	e017      	b.n	8002b3e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d108      	bne.n	8002b28 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002b16:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002b1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002b26:	e00a      	b.n	8002b3e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	785b      	ldrb	r3, [r3, #1]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d165      	bne.n	8002c12 <HAL_PCD_EP_DB_Transmit+0x382>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	461a      	mov	r2, r3
 8002b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b5a:	4413      	add	r3, r2
 8002b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	011a      	lsls	r2, r3, #4
 8002b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b66:	4413      	add	r3, r2
 8002b68:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7c:	801a      	strh	r2, [r3, #0]
 8002b7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b82:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b84:	d91d      	bls.n	8002bc2 <HAL_PCD_EP_DB_Transmit+0x332>
 8002b86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d102      	bne.n	8002ba0 <HAL_PCD_EP_DB_Transmit+0x310>
 8002b9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba2:	881b      	ldrh	r3, [r3, #0]
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	029b      	lsls	r3, r3, #10
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bbe:	801a      	strh	r2, [r3, #0]
 8002bc0:	e044      	b.n	8002c4c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10a      	bne.n	8002be0 <HAL_PCD_EP_DB_Transmit+0x350>
 8002bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bdc:	801a      	strh	r2, [r3, #0]
 8002bde:	e035      	b.n	8002c4c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002be0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002be8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d002      	beq.n	8002bfa <HAL_PCD_EP_DB_Transmit+0x36a>
 8002bf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	029b      	lsls	r3, r3, #10
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0e:	801a      	strh	r2, [r3, #0]
 8002c10:	e01c      	b.n	8002c4c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	785b      	ldrb	r3, [r3, #1]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d118      	bne.n	8002c4c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c2e:	4413      	add	r3, r2
 8002c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	011a      	lsls	r2, r3, #4
 8002c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002c40:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c4a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	6959      	ldr	r1, [r3, #20]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	891a      	ldrh	r2, [r3, #8]
 8002c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	f004 f884 	bl	8006d6a <USB_WritePMA>
 8002c62:	e1e2      	b.n	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4413      	add	r3, r2
 8002c78:	3306      	adds	r3, #6
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	6812      	ldr	r2, [r2, #0]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c8c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d307      	bcc.n	8002cac <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	699a      	ldr	r2, [r3, #24]
 8002ca0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ca4:	1ad2      	subs	r2, r2, r3
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	619a      	str	r2, [r3, #24]
 8002caa:	e002      	b.n	8002cb2 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f040 80c0 	bne.w	8002e3c <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	785b      	ldrb	r3, [r3, #1]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d126      	bne.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x482>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cd8:	4413      	add	r3, r2
 8002cda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	011a      	lsls	r2, r3, #4
 8002ce2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002cea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002cec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cee:	881b      	ldrh	r3, [r3, #0]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cfa:	801a      	strh	r2, [r3, #0]
 8002cfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d0e:	801a      	strh	r2, [r3, #0]
 8002d10:	e01a      	b.n	8002d48 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	785b      	ldrb	r3, [r3, #1]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d116      	bne.n	8002d48 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d2e:	4413      	add	r3, r2
 8002d30:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	011a      	lsls	r2, r3, #4
 8002d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d3a:	4413      	add	r3, r2
 8002d3c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d40:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d44:	2200      	movs	r2, #0
 8002d46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	785b      	ldrb	r3, [r3, #1]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d12b      	bne.n	8002dae <HAL_PCD_EP_DB_Transmit+0x51e>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	461a      	mov	r2, r3
 8002d68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d6a:	4413      	add	r3, r2
 8002d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	011a      	lsls	r2, r3, #4
 8002d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d76:	4413      	add	r3, r2
 8002d78:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d92:	801a      	strh	r2, [r3, #0]
 8002d94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002da0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002daa:	801a      	strh	r2, [r3, #0]
 8002dac:	e017      	b.n	8002dde <HAL_PCD_EP_DB_Transmit+0x54e>
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	785b      	ldrb	r3, [r3, #1]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d113      	bne.n	8002dde <HAL_PCD_EP_DB_Transmit+0x54e>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002dc4:	4413      	add	r3, r2
 8002dc6:	677b      	str	r3, [r7, #116]	@ 0x74
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	011a      	lsls	r2, r3, #4
 8002dce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002dd0:	4413      	add	r3, r2
 8002dd2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002dd6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002dd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002dda:	2200      	movs	r2, #0
 8002ddc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	4619      	mov	r1, r3
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f005 ffea 	bl	8008dbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002dea:	88fb      	ldrh	r3, [r7, #6]
 8002dec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f040 811a 	bne.w	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e10:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	441a      	add	r2, r3
 8002e22:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002e26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	8013      	strh	r3, [r2, #0]
 8002e3a:	e0f6      	b.n	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002e3c:	88fb      	ldrh	r3, [r7, #6]
 8002e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d121      	bne.n	8002e8a <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e60:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	441a      	add	r2, r3
 8002e72:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002e76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	f040 80ca 	bne.w	800302a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e9e:	441a      	add	r2, r3
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	69da      	ldr	r2, [r3, #28]
 8002ea8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eac:	441a      	add	r2, r3
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	6a1a      	ldr	r2, [r3, #32]
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d30b      	bcc.n	8002ed6 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	6a1a      	ldr	r2, [r3, #32]
 8002eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ece:	1ad2      	subs	r2, r2, r3
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	621a      	str	r2, [r3, #32]
 8002ed4:	e017      	b.n	8002f06 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d108      	bne.n	8002ef0 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002ede:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ee2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002eee:	e00a      	b.n	8002f06 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2200      	movs	r2, #0
 8002efc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	785b      	ldrb	r3, [r3, #1]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d165      	bne.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x750>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f28:	4413      	add	r3, r2
 8002f2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	011a      	lsls	r2, r3, #4
 8002f32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f34:	4413      	add	r3, r2
 8002f36:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002f3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f4a:	801a      	strh	r2, [r3, #0]
 8002f4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f50:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f52:	d91d      	bls.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x700>
 8002f54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f58:	095b      	lsrs	r3, r3, #5
 8002f5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d102      	bne.n	8002f6e <HAL_PCD_EP_DB_Transmit+0x6de>
 8002f68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	029b      	lsls	r3, r3, #10
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f8c:	801a      	strh	r2, [r3, #0]
 8002f8e:	e041      	b.n	8003014 <HAL_PCD_EP_DB_Transmit+0x784>
 8002f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10a      	bne.n	8002fae <HAL_PCD_EP_DB_Transmit+0x71e>
 8002f98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f9a:	881b      	ldrh	r3, [r3, #0]
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002faa:	801a      	strh	r2, [r3, #0]
 8002fac:	e032      	b.n	8003014 <HAL_PCD_EP_DB_Transmit+0x784>
 8002fae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fb2:	085b      	lsrs	r3, r3, #1
 8002fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_PCD_EP_DB_Transmit+0x738>
 8002fc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	029b      	lsls	r3, r3, #10
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	e019      	b.n	8003014 <HAL_PCD_EP_DB_Transmit+0x784>
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	785b      	ldrb	r3, [r3, #1]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d115      	bne.n	8003014 <HAL_PCD_EP_DB_Transmit+0x784>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ff6:	4413      	add	r3, r2
 8002ff8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	011a      	lsls	r2, r3, #4
 8003000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003002:	4413      	add	r3, r2
 8003004:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003008:	653b      	str	r3, [r7, #80]	@ 0x50
 800300a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800300e:	b29a      	uxth	r2, r3
 8003010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003012:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	6959      	ldr	r1, [r3, #20]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	895a      	ldrh	r2, [r3, #10]
 8003020:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003024:	b29b      	uxth	r3, r3
 8003026:	f003 fea0 	bl	8006d6a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b29b      	uxth	r3, r3
 800303c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003044:	82bb      	strh	r3, [r7, #20]
 8003046:	8abb      	ldrh	r3, [r7, #20]
 8003048:	f083 0310 	eor.w	r3, r3, #16
 800304c:	82bb      	strh	r3, [r7, #20]
 800304e:	8abb      	ldrh	r3, [r7, #20]
 8003050:	f083 0320 	eor.w	r3, r3, #32
 8003054:	82bb      	strh	r3, [r7, #20]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	441a      	add	r2, r3
 8003064:	8abb      	ldrh	r3, [r7, #20]
 8003066:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800306a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800306e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003076:	b29b      	uxth	r3, r3
 8003078:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3790      	adds	r7, #144	@ 0x90
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003084:	b480      	push	{r7}
 8003086:	b087      	sub	sp, #28
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	607b      	str	r3, [r7, #4]
 800308e:	460b      	mov	r3, r1
 8003090:	817b      	strh	r3, [r7, #10]
 8003092:	4613      	mov	r3, r2
 8003094:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003096:	897b      	ldrh	r3, [r7, #10]
 8003098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030a2:	897b      	ldrh	r3, [r7, #10]
 80030a4:	f003 0207 	and.w	r2, r3, #7
 80030a8:	4613      	mov	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	3310      	adds	r3, #16
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	4413      	add	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	e009      	b.n	80030ce <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030ba:	897a      	ldrh	r2, [r7, #10]
 80030bc:	4613      	mov	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	4413      	add	r3, r2
 80030cc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80030ce:	893b      	ldrh	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d107      	bne.n	80030e4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	2200      	movs	r2, #0
 80030d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	b29a      	uxth	r2, r3
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	80da      	strh	r2, [r3, #6]
 80030e2:	e00b      	b.n	80030fc <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2201      	movs	r2, #1
 80030e8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	0c1b      	lsrs	r3, r3, #16
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e272      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 8087 	beq.w	8003236 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003128:	4b92      	ldr	r3, [pc, #584]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 030c 	and.w	r3, r3, #12
 8003130:	2b04      	cmp	r3, #4
 8003132:	d00c      	beq.n	800314e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003134:	4b8f      	ldr	r3, [pc, #572]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 030c 	and.w	r3, r3, #12
 800313c:	2b08      	cmp	r3, #8
 800313e:	d112      	bne.n	8003166 <HAL_RCC_OscConfig+0x5e>
 8003140:	4b8c      	ldr	r3, [pc, #560]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800314c:	d10b      	bne.n	8003166 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800314e:	4b89      	ldr	r3, [pc, #548]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d06c      	beq.n	8003234 <HAL_RCC_OscConfig+0x12c>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d168      	bne.n	8003234 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e24c      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800316e:	d106      	bne.n	800317e <HAL_RCC_OscConfig+0x76>
 8003170:	4b80      	ldr	r3, [pc, #512]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a7f      	ldr	r2, [pc, #508]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003176:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800317a:	6013      	str	r3, [r2, #0]
 800317c:	e02e      	b.n	80031dc <HAL_RCC_OscConfig+0xd4>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10c      	bne.n	80031a0 <HAL_RCC_OscConfig+0x98>
 8003186:	4b7b      	ldr	r3, [pc, #492]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a7a      	ldr	r2, [pc, #488]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 800318c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	4b78      	ldr	r3, [pc, #480]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a77      	ldr	r2, [pc, #476]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003198:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e01d      	b.n	80031dc <HAL_RCC_OscConfig+0xd4>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031a8:	d10c      	bne.n	80031c4 <HAL_RCC_OscConfig+0xbc>
 80031aa:	4b72      	ldr	r3, [pc, #456]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a71      	ldr	r2, [pc, #452]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b6f      	ldr	r3, [pc, #444]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6e      	ldr	r2, [pc, #440]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e00b      	b.n	80031dc <HAL_RCC_OscConfig+0xd4>
 80031c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	4b68      	ldr	r3, [pc, #416]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a67      	ldr	r2, [pc, #412]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80031d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d013      	beq.n	800320c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fd fb50 	bl	8000888 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031ec:	f7fd fb4c 	bl	8000888 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e200      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0xe4>
 800320a:	e014      	b.n	8003236 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fd fb3c 	bl	8000888 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003214:	f7fd fb38 	bl	8000888 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b64      	cmp	r3, #100	@ 0x64
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1ec      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003226:	4b53      	ldr	r3, [pc, #332]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x10c>
 8003232:	e000      	b.n	8003236 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d063      	beq.n	800330a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003242:	4b4c      	ldr	r3, [pc, #304]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00b      	beq.n	8003266 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800324e:	4b49      	ldr	r3, [pc, #292]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 030c 	and.w	r3, r3, #12
 8003256:	2b08      	cmp	r3, #8
 8003258:	d11c      	bne.n	8003294 <HAL_RCC_OscConfig+0x18c>
 800325a:	4b46      	ldr	r3, [pc, #280]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003266:	4b43      	ldr	r3, [pc, #268]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_RCC_OscConfig+0x176>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d001      	beq.n	800327e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e1c0      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327e:	4b3d      	ldr	r3, [pc, #244]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4939      	ldr	r1, [pc, #228]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 800328e:	4313      	orrs	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003292:	e03a      	b.n	800330a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800329c:	4b36      	ldr	r3, [pc, #216]	@ (8003378 <HAL_RCC_OscConfig+0x270>)
 800329e:	2201      	movs	r2, #1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a2:	f7fd faf1 	bl	8000888 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032aa:	f7fd faed 	bl	8000888 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1a1      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4927      	ldr	r1, [pc, #156]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	600b      	str	r3, [r1, #0]
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032de:	4b26      	ldr	r3, [pc, #152]	@ (8003378 <HAL_RCC_OscConfig+0x270>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e4:	f7fd fad0 	bl	8000888 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ec:	f7fd facc 	bl	8000888 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e180      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d03a      	beq.n	800338c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d019      	beq.n	8003352 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800331e:	4b17      	ldr	r3, [pc, #92]	@ (800337c <HAL_RCC_OscConfig+0x274>)
 8003320:	2201      	movs	r2, #1
 8003322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003324:	f7fd fab0 	bl	8000888 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800332c:	f7fd faac 	bl	8000888 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e160      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333e:	4b0d      	ldr	r3, [pc, #52]	@ (8003374 <HAL_RCC_OscConfig+0x26c>)
 8003340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800334a:	2001      	movs	r0, #1
 800334c:	f000 face 	bl	80038ec <RCC_Delay>
 8003350:	e01c      	b.n	800338c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003352:	4b0a      	ldr	r3, [pc, #40]	@ (800337c <HAL_RCC_OscConfig+0x274>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003358:	f7fd fa96 	bl	8000888 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800335e:	e00f      	b.n	8003380 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003360:	f7fd fa92 	bl	8000888 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d908      	bls.n	8003380 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e146      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000
 8003378:	42420000 	.word	0x42420000
 800337c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003380:	4b92      	ldr	r3, [pc, #584]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1e9      	bne.n	8003360 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	f000 80a6 	beq.w	80034e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800339a:	2300      	movs	r3, #0
 800339c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800339e:	4b8b      	ldr	r3, [pc, #556]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10d      	bne.n	80033c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	4b88      	ldr	r3, [pc, #544]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	4a87      	ldr	r2, [pc, #540]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80033b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033b4:	61d3      	str	r3, [r2, #28]
 80033b6:	4b85      	ldr	r3, [pc, #532]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c2:	2301      	movs	r3, #1
 80033c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c6:	4b82      	ldr	r3, [pc, #520]	@ (80035d0 <HAL_RCC_OscConfig+0x4c8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d118      	bne.n	8003404 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033d2:	4b7f      	ldr	r3, [pc, #508]	@ (80035d0 <HAL_RCC_OscConfig+0x4c8>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a7e      	ldr	r2, [pc, #504]	@ (80035d0 <HAL_RCC_OscConfig+0x4c8>)
 80033d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033de:	f7fd fa53 	bl	8000888 <HAL_GetTick>
 80033e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e6:	f7fd fa4f 	bl	8000888 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b64      	cmp	r3, #100	@ 0x64
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e103      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f8:	4b75      	ldr	r3, [pc, #468]	@ (80035d0 <HAL_RCC_OscConfig+0x4c8>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0f0      	beq.n	80033e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d106      	bne.n	800341a <HAL_RCC_OscConfig+0x312>
 800340c:	4b6f      	ldr	r3, [pc, #444]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	4a6e      	ldr	r2, [pc, #440]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003412:	f043 0301 	orr.w	r3, r3, #1
 8003416:	6213      	str	r3, [r2, #32]
 8003418:	e02d      	b.n	8003476 <HAL_RCC_OscConfig+0x36e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10c      	bne.n	800343c <HAL_RCC_OscConfig+0x334>
 8003422:	4b6a      	ldr	r3, [pc, #424]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4a69      	ldr	r2, [pc, #420]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003428:	f023 0301 	bic.w	r3, r3, #1
 800342c:	6213      	str	r3, [r2, #32]
 800342e:	4b67      	ldr	r3, [pc, #412]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	4a66      	ldr	r2, [pc, #408]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003434:	f023 0304 	bic.w	r3, r3, #4
 8003438:	6213      	str	r3, [r2, #32]
 800343a:	e01c      	b.n	8003476 <HAL_RCC_OscConfig+0x36e>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b05      	cmp	r3, #5
 8003442:	d10c      	bne.n	800345e <HAL_RCC_OscConfig+0x356>
 8003444:	4b61      	ldr	r3, [pc, #388]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	4a60      	ldr	r2, [pc, #384]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800344a:	f043 0304 	orr.w	r3, r3, #4
 800344e:	6213      	str	r3, [r2, #32]
 8003450:	4b5e      	ldr	r3, [pc, #376]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	4a5d      	ldr	r2, [pc, #372]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003456:	f043 0301 	orr.w	r3, r3, #1
 800345a:	6213      	str	r3, [r2, #32]
 800345c:	e00b      	b.n	8003476 <HAL_RCC_OscConfig+0x36e>
 800345e:	4b5b      	ldr	r3, [pc, #364]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	4a5a      	ldr	r2, [pc, #360]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	6213      	str	r3, [r2, #32]
 800346a:	4b58      	ldr	r3, [pc, #352]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	4a57      	ldr	r2, [pc, #348]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003470:	f023 0304 	bic.w	r3, r3, #4
 8003474:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d015      	beq.n	80034aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347e:	f7fd fa03 	bl	8000888 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003484:	e00a      	b.n	800349c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003486:	f7fd f9ff 	bl	8000888 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003494:	4293      	cmp	r3, r2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e0b1      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349c:	4b4b      	ldr	r3, [pc, #300]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800349e:	6a1b      	ldr	r3, [r3, #32]
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0ee      	beq.n	8003486 <HAL_RCC_OscConfig+0x37e>
 80034a8:	e014      	b.n	80034d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034aa:	f7fd f9ed 	bl	8000888 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b0:	e00a      	b.n	80034c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b2:	f7fd f9e9 	bl	8000888 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e09b      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c8:	4b40      	ldr	r3, [pc, #256]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1ee      	bne.n	80034b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034d4:	7dfb      	ldrb	r3, [r7, #23]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d105      	bne.n	80034e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034da:	4b3c      	ldr	r3, [pc, #240]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	4a3b      	ldr	r2, [pc, #236]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80034e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 8087 	beq.w	80035fe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034f0:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 030c 	and.w	r3, r3, #12
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d061      	beq.n	80035c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	2b02      	cmp	r3, #2
 8003502:	d146      	bne.n	8003592 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003504:	4b33      	ldr	r3, [pc, #204]	@ (80035d4 <HAL_RCC_OscConfig+0x4cc>)
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350a:	f7fd f9bd 	bl	8000888 <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003510:	e008      	b.n	8003524 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003512:	f7fd f9b9 	bl	8000888 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	2b02      	cmp	r3, #2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e06d      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003524:	4b29      	ldr	r3, [pc, #164]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f0      	bne.n	8003512 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003538:	d108      	bne.n	800354c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800353a:	4b24      	ldr	r3, [pc, #144]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	4921      	ldr	r1, [pc, #132]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003548:	4313      	orrs	r3, r2
 800354a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800354c:	4b1f      	ldr	r3, [pc, #124]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a19      	ldr	r1, [r3, #32]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	430b      	orrs	r3, r1
 800355e:	491b      	ldr	r1, [pc, #108]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003560:	4313      	orrs	r3, r2
 8003562:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <HAL_RCC_OscConfig+0x4cc>)
 8003566:	2201      	movs	r2, #1
 8003568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356a:	f7fd f98d 	bl	8000888 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003572:	f7fd f989 	bl	8000888 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e03d      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003584:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f0      	beq.n	8003572 <HAL_RCC_OscConfig+0x46a>
 8003590:	e035      	b.n	80035fe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <HAL_RCC_OscConfig+0x4cc>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003598:	f7fd f976 	bl	8000888 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a0:	f7fd f972 	bl	8000888 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e026      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b2:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_RCC_OscConfig+0x4c4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x498>
 80035be:	e01e      	b.n	80035fe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d107      	bne.n	80035d8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e019      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40007000 	.word	0x40007000
 80035d4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <HAL_RCC_OscConfig+0x500>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d106      	bne.n	80035fa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d001      	beq.n	80035fe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e000      	b.n	8003600 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40021000 	.word	0x40021000

0800360c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e0d0      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003620:	4b6a      	ldr	r3, [pc, #424]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d910      	bls.n	8003650 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800362e:	4b67      	ldr	r3, [pc, #412]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f023 0207 	bic.w	r2, r3, #7
 8003636:	4965      	ldr	r1, [pc, #404]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	4313      	orrs	r3, r2
 800363c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363e:	4b63      	ldr	r3, [pc, #396]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0307 	and.w	r3, r3, #7
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d001      	beq.n	8003650 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0b8      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d020      	beq.n	800369e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003668:	4b59      	ldr	r3, [pc, #356]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a58      	ldr	r2, [pc, #352]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800366e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003672:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0308 	and.w	r3, r3, #8
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003680:	4b53      	ldr	r3, [pc, #332]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4a52      	ldr	r2, [pc, #328]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003686:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800368a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800368c:	4b50      	ldr	r3, [pc, #320]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	494d      	ldr	r1, [pc, #308]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	4313      	orrs	r3, r2
 800369c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d040      	beq.n	800372c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d107      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036b2:	4b47      	ldr	r3, [pc, #284]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d115      	bne.n	80036ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e07f      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d107      	bne.n	80036da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ca:	4b41      	ldr	r3, [pc, #260]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d109      	bne.n	80036ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e073      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036da:	4b3d      	ldr	r3, [pc, #244]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e06b      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f023 0203 	bic.w	r2, r3, #3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	4936      	ldr	r1, [pc, #216]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036fc:	f7fd f8c4 	bl	8000888 <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	e00a      	b.n	800371a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003704:	f7fd f8c0 	bl	8000888 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003712:	4293      	cmp	r3, r2
 8003714:	d901      	bls.n	800371a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e053      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371a:	4b2d      	ldr	r3, [pc, #180]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 020c 	and.w	r2, r3, #12
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	429a      	cmp	r2, r3
 800372a:	d1eb      	bne.n	8003704 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800372c:	4b27      	ldr	r3, [pc, #156]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d210      	bcs.n	800375c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b24      	ldr	r3, [pc, #144]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 0207 	bic.w	r2, r3, #7
 8003742:	4922      	ldr	r1, [pc, #136]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	4313      	orrs	r3, r2
 8003748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800374a:	4b20      	ldr	r3, [pc, #128]	@ (80037cc <HAL_RCC_ClockConfig+0x1c0>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	429a      	cmp	r2, r3
 8003756:	d001      	beq.n	800375c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e032      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b00      	cmp	r3, #0
 8003766:	d008      	beq.n	800377a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003768:	4b19      	ldr	r3, [pc, #100]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	4916      	ldr	r1, [pc, #88]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003776:	4313      	orrs	r3, r2
 8003778:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d009      	beq.n	800379a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003786:	4b12      	ldr	r3, [pc, #72]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	490e      	ldr	r1, [pc, #56]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	4313      	orrs	r3, r2
 8003798:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800379a:	f000 f821 	bl	80037e0 <HAL_RCC_GetSysClockFreq>
 800379e:	4602      	mov	r2, r0
 80037a0:	4b0b      	ldr	r3, [pc, #44]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c4>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	091b      	lsrs	r3, r3, #4
 80037a6:	f003 030f 	and.w	r3, r3, #15
 80037aa:	490a      	ldr	r1, [pc, #40]	@ (80037d4 <HAL_RCC_ClockConfig+0x1c8>)
 80037ac:	5ccb      	ldrb	r3, [r1, r3]
 80037ae:	fa22 f303 	lsr.w	r3, r2, r3
 80037b2:	4a09      	ldr	r2, [pc, #36]	@ (80037d8 <HAL_RCC_ClockConfig+0x1cc>)
 80037b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037b6:	4b09      	ldr	r3, [pc, #36]	@ (80037dc <HAL_RCC_ClockConfig+0x1d0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fd f822 	bl	8000804 <HAL_InitTick>

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40022000 	.word	0x40022000
 80037d0:	40021000 	.word	0x40021000
 80037d4:	08009338 	.word	0x08009338
 80037d8:	20000000 	.word	0x20000000
 80037dc:	20000004 	.word	0x20000004

080037e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b087      	sub	sp, #28
 80037e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x94>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 030c 	and.w	r3, r3, #12
 8003806:	2b04      	cmp	r3, #4
 8003808:	d002      	beq.n	8003810 <HAL_RCC_GetSysClockFreq+0x30>
 800380a:	2b08      	cmp	r3, #8
 800380c:	d003      	beq.n	8003816 <HAL_RCC_GetSysClockFreq+0x36>
 800380e:	e027      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003810:	4b19      	ldr	r3, [pc, #100]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x98>)
 8003812:	613b      	str	r3, [r7, #16]
      break;
 8003814:	e027      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	0c9b      	lsrs	r3, r3, #18
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	4a17      	ldr	r2, [pc, #92]	@ (800387c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003820:	5cd3      	ldrb	r3, [r2, r3]
 8003822:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d010      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800382e:	4b11      	ldr	r3, [pc, #68]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x94>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	0c5b      	lsrs	r3, r3, #17
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	4a11      	ldr	r2, [pc, #68]	@ (8003880 <HAL_RCC_GetSysClockFreq+0xa0>)
 800383a:	5cd3      	ldrb	r3, [r2, r3]
 800383c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a0d      	ldr	r2, [pc, #52]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x98>)
 8003842:	fb03 f202 	mul.w	r2, r3, r2
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	fbb2 f3f3 	udiv	r3, r2, r3
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	e004      	b.n	800385a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a0c      	ldr	r2, [pc, #48]	@ (8003884 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003854:	fb02 f303 	mul.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	613b      	str	r3, [r7, #16]
      break;
 800385e:	e002      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x98>)
 8003862:	613b      	str	r3, [r7, #16]
      break;
 8003864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003866:	693b      	ldr	r3, [r7, #16]
}
 8003868:	4618      	mov	r0, r3
 800386a:	371c      	adds	r7, #28
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000
 8003878:	007a1200 	.word	0x007a1200
 800387c:	08009350 	.word	0x08009350
 8003880:	08009360 	.word	0x08009360
 8003884:	003d0900 	.word	0x003d0900

08003888 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800388c:	4b02      	ldr	r3, [pc, #8]	@ (8003898 <HAL_RCC_GetHCLKFreq+0x10>)
 800388e:	681b      	ldr	r3, [r3, #0]
}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr
 8003898:	20000000 	.word	0x20000000

0800389c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038a0:	f7ff fff2 	bl	8003888 <HAL_RCC_GetHCLKFreq>
 80038a4:	4602      	mov	r2, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	0a1b      	lsrs	r3, r3, #8
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4903      	ldr	r1, [pc, #12]	@ (80038c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b2:	5ccb      	ldrb	r3, [r1, r3]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40021000 	.word	0x40021000
 80038c0:	08009348 	.word	0x08009348

080038c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038c8:	f7ff ffde 	bl	8003888 <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	0adb      	lsrs	r3, r3, #11
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	@ (80038e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40021000 	.word	0x40021000
 80038e8:	08009348 	.word	0x08009348

080038ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003920 <RCC_Delay+0x34>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003924 <RCC_Delay+0x38>)
 80038fa:	fba2 2303 	umull	r2, r3, r2, r3
 80038fe:	0a5b      	lsrs	r3, r3, #9
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	fb02 f303 	mul.w	r3, r2, r3
 8003906:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003908:	bf00      	nop
  }
  while (Delay --);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	1e5a      	subs	r2, r3, #1
 800390e:	60fa      	str	r2, [r7, #12]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f9      	bne.n	8003908 <RCC_Delay+0x1c>
}
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr
 8003920:	20000000 	.word	0x20000000
 8003924:	10624dd3 	.word	0x10624dd3

08003928 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d07d      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003944:	2300      	movs	r3, #0
 8003946:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003948:	4b4f      	ldr	r3, [pc, #316]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10d      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003954:	4b4c      	ldr	r3, [pc, #304]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003956:	69db      	ldr	r3, [r3, #28]
 8003958:	4a4b      	ldr	r2, [pc, #300]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800395e:	61d3      	str	r3, [r2, #28]
 8003960:	4b49      	ldr	r3, [pc, #292]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800396c:	2301      	movs	r3, #1
 800396e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003970:	4b46      	ldr	r3, [pc, #280]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d118      	bne.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397c:	4b43      	ldr	r3, [pc, #268]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a42      	ldr	r2, [pc, #264]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003986:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003988:	f7fc ff7e 	bl	8000888 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398e:	e008      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fc ff7a 	bl	8000888 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e06d      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a2:	4b3a      	ldr	r3, [pc, #232]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039ae:	4b36      	ldr	r3, [pc, #216]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d02e      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d027      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039d8:	2201      	movs	r2, #1
 80039da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039dc:	4b2c      	ldr	r3, [pc, #176]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039e2:	4a29      	ldr	r2, [pc, #164]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d014      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f2:	f7fc ff49 	bl	8000888 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f8:	e00a      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fa:	f7fc ff45 	bl	8000888 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e036      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a10:	4b1d      	ldr	r3, [pc, #116]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ee      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4917      	ldr	r1, [pc, #92]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a2e:	7dfb      	ldrb	r3, [r7, #23]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d105      	bne.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a34:	4b14      	ldr	r3, [pc, #80]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a36:	69db      	ldr	r3, [r3, #28]
 8003a38:	4a13      	ldr	r2, [pc, #76]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a3e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	490b      	ldr	r1, [pc, #44]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d008      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a6a:	4b07      	ldr	r3, [pc, #28]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	4904      	ldr	r1, [pc, #16]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	40007000 	.word	0x40007000
 8003a90:	42420440 	.word	0x42420440

08003a94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e042      	b.n	8003b2c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d106      	bne.n	8003ac0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f7fc fe1a 	bl	80006f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2224      	movs	r2, #36	@ 0x24
 8003ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ad6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fdb7 	bl	800464c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	691a      	ldr	r2, [r3, #16]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003aec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003afc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08a      	sub	sp, #40	@ 0x28
 8003b38:	af02      	add	r7, sp, #8
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b20      	cmp	r3, #32
 8003b52:	d175      	bne.n	8003c40 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <HAL_UART_Transmit+0x2c>
 8003b5a:	88fb      	ldrh	r3, [r7, #6]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e06e      	b.n	8003c42 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2221      	movs	r2, #33	@ 0x21
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b72:	f7fc fe89 	bl	8000888 <HAL_GetTick>
 8003b76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	88fa      	ldrh	r2, [r7, #6]
 8003b7c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	88fa      	ldrh	r2, [r7, #6]
 8003b82:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b8c:	d108      	bne.n	8003ba0 <HAL_UART_Transmit+0x6c>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d104      	bne.n	8003ba0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	e003      	b.n	8003ba8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ba8:	e02e      	b.n	8003c08 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2180      	movs	r1, #128	@ 0x80
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fb1c 	bl	80041f2 <UART_WaitOnFlagUntilTimeout>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e03a      	b.n	8003c42 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10b      	bne.n	8003bea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003be0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	3302      	adds	r3, #2
 8003be6:	61bb      	str	r3, [r7, #24]
 8003be8:	e007      	b.n	8003bfa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	781a      	ldrb	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1cb      	bne.n	8003baa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2140      	movs	r1, #64	@ 0x40
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fae8 	bl	80041f2 <UART_WaitOnFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e006      	b.n	8003c42 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	e000      	b.n	8003c42 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c40:	2302      	movs	r3, #2
  }
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3720      	adds	r7, #32
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	4613      	mov	r3, r2
 8003c56:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b20      	cmp	r3, #32
 8003c62:	d112      	bne.n	8003c8a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <HAL_UART_Receive_IT+0x26>
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e00b      	b.n	8003c8c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fb0f 	bl	80042a4 <UART_Start_Receive_IT>
 8003c86:	4603      	mov	r3, r0
 8003c88:	e000      	b.n	8003c8c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003c8a:	2302      	movs	r3, #2
  }
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b0ba      	sub	sp, #232	@ 0xe8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003cd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10f      	bne.n	8003cfa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cde:	f003 0320 	and.w	r3, r3, #32
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d009      	beq.n	8003cfa <HAL_UART_IRQHandler+0x66>
 8003ce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 fbec 	bl	80044d0 <UART_Receive_IT>
      return;
 8003cf8:	e25b      	b.n	80041b2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003cfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 80de 	beq.w	8003ec0 <HAL_UART_IRQHandler+0x22c>
 8003d04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d106      	bne.n	8003d1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d14:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80d1 	beq.w	8003ec0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00b      	beq.n	8003d42 <HAL_UART_IRQHandler+0xae>
 8003d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3a:	f043 0201 	orr.w	r2, r3, #1
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <HAL_UART_IRQHandler+0xd2>
 8003d4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d005      	beq.n	8003d66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	f043 0202 	orr.w	r2, r3, #2
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00b      	beq.n	8003d8a <HAL_UART_IRQHandler+0xf6>
 8003d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d005      	beq.n	8003d8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	f043 0204 	orr.w	r2, r3, #4
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d8e:	f003 0308 	and.w	r3, r3, #8
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d011      	beq.n	8003dba <HAL_UART_IRQHandler+0x126>
 8003d96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d105      	bne.n	8003dae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003da2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d005      	beq.n	8003dba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f043 0208 	orr.w	r2, r3, #8
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 81f2 	beq.w	80041a8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d008      	beq.n	8003de2 <HAL_UART_IRQHandler+0x14e>
 8003dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d002      	beq.n	8003de2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fb77 	bl	80044d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	bf14      	ite	ne
 8003df0:	2301      	movne	r3, #1
 8003df2:	2300      	moveq	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfe:	f003 0308 	and.w	r3, r3, #8
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d103      	bne.n	8003e0e <HAL_UART_IRQHandler+0x17a>
 8003e06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d04f      	beq.n	8003eae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fa81 	bl	8004316 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d041      	beq.n	8003ea6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3314      	adds	r3, #20
 8003e28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003e38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	3314      	adds	r3, #20
 8003e4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003e4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003e52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003e5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003e5e:	e841 2300 	strex	r3, r2, [r1]
 8003e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003e66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1d9      	bne.n	8003e22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d013      	beq.n	8003e9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8004074 <HAL_UART_IRQHandler+0x3e0>)
 8003e7c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fd f888 	bl	8000f98 <HAL_DMA_Abort_IT>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d016      	beq.n	8003ebc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e98:	4610      	mov	r0, r2
 8003e9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e9c:	e00e      	b.n	8003ebc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f993 	bl	80041ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea4:	e00a      	b.n	8003ebc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f98f 	bl	80041ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eac:	e006      	b.n	8003ebc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 f98b 	bl	80041ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003eba:	e175      	b.n	80041a8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ebc:	bf00      	nop
    return;
 8003ebe:	e173      	b.n	80041a8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	f040 814f 	bne.w	8004168 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ece:	f003 0310 	and.w	r3, r3, #16
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 8148 	beq.w	8004168 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003edc:	f003 0310 	and.w	r3, r3, #16
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 8141 	beq.w	8004168 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60bb      	str	r3, [r7, #8]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80b6 	beq.w	8004078 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 8145 	beq.w	80041ac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	f080 813e 	bcs.w	80041ac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f36:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	f000 8088 	beq.w	8004054 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	330c      	adds	r3, #12
 8003f4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f52:	e853 3f00 	ldrex	r3, [r3]
 8003f56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003f5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	330c      	adds	r3, #12
 8003f6c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003f70:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f78:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f80:	e841 2300 	strex	r3, r2, [r1]
 8003f84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1d9      	bne.n	8003f44 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	3314      	adds	r3, #20
 8003f96:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f9a:	e853 3f00 	ldrex	r3, [r3]
 8003f9e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003fa0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3314      	adds	r3, #20
 8003fb0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fb4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003fb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003fbc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e1      	bne.n	8003f90 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3314      	adds	r3, #20
 8003fd2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fd6:	e853 3f00 	ldrex	r3, [r3]
 8003fda:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003fdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fe2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3314      	adds	r3, #20
 8003fec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003ff0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ff2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ff6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ff8:	e841 2300 	strex	r3, r2, [r1]
 8003ffc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003ffe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1e3      	bne.n	8003fcc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	330c      	adds	r3, #12
 8004018:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004024:	f023 0310 	bic.w	r3, r3, #16
 8004028:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	330c      	adds	r3, #12
 8004032:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004036:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004038:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800403c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800403e:	e841 2300 	strex	r3, r2, [r1]
 8004042:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004044:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1e3      	bne.n	8004012 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404e:	4618      	mov	r0, r3
 8004050:	f7fc ff67 	bl	8000f22 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004062:	b29b      	uxth	r3, r3
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	b29b      	uxth	r3, r3
 8004068:	4619      	mov	r1, r3
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f8b6 	bl	80041dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004070:	e09c      	b.n	80041ac <HAL_UART_IRQHandler+0x518>
 8004072:	bf00      	nop
 8004074:	080043db 	.word	0x080043db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004080:	b29b      	uxth	r3, r3
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800408c:	b29b      	uxth	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 808e 	beq.w	80041b0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004094:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 8089 	beq.w	80041b0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	330c      	adds	r3, #12
 80040a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a8:	e853 3f00 	ldrex	r3, [r3]
 80040ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	330c      	adds	r3, #12
 80040be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80040c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80040c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1e3      	bne.n	800409e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3314      	adds	r3, #20
 80040dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	e853 3f00 	ldrex	r3, [r3]
 80040e4:	623b      	str	r3, [r7, #32]
   return(result);
 80040e6:	6a3b      	ldr	r3, [r7, #32]
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3314      	adds	r3, #20
 80040f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80040fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80040fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004102:	e841 2300 	strex	r3, r2, [r1]
 8004106:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1e3      	bne.n	80040d6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	e853 3f00 	ldrex	r3, [r3]
 800412a:	60fb      	str	r3, [r7, #12]
   return(result);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f023 0310 	bic.w	r3, r3, #16
 8004132:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004140:	61fa      	str	r2, [r7, #28]
 8004142:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	69b9      	ldr	r1, [r7, #24]
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	617b      	str	r3, [r7, #20]
   return(result);
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e3      	bne.n	800411c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800415a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800415e:	4619      	mov	r1, r3
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f83b 	bl	80041dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004166:	e023      	b.n	80041b0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800416c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004170:	2b00      	cmp	r3, #0
 8004172:	d009      	beq.n	8004188 <HAL_UART_IRQHandler+0x4f4>
 8004174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f93e 	bl	8004402 <UART_Transmit_IT>
    return;
 8004186:	e014      	b.n	80041b2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00e      	beq.n	80041b2 <HAL_UART_IRQHandler+0x51e>
 8004194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f97d 	bl	80044a0 <UART_EndTransmit_IT>
    return;
 80041a6:	e004      	b.n	80041b2 <HAL_UART_IRQHandler+0x51e>
    return;
 80041a8:	bf00      	nop
 80041aa:	e002      	b.n	80041b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80041ac:	bf00      	nop
 80041ae:	e000      	b.n	80041b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80041b0:	bf00      	nop
  }
}
 80041b2:	37e8      	adds	r7, #232	@ 0xe8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bc80      	pop	{r7}
 80041c8:	4770      	bx	lr

080041ca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041ca:	b480      	push	{r7}
 80041cc:	b083      	sub	sp, #12
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80041d2:	bf00      	nop
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr

080041dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bc80      	pop	{r7}
 80041f0:	4770      	bx	lr

080041f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b086      	sub	sp, #24
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	603b      	str	r3, [r7, #0]
 80041fe:	4613      	mov	r3, r2
 8004200:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004202:	e03b      	b.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004204:	6a3b      	ldr	r3, [r7, #32]
 8004206:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800420a:	d037      	beq.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420c:	f7fc fb3c 	bl	8000888 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	6a3a      	ldr	r2, [r7, #32]
 8004218:	429a      	cmp	r2, r3
 800421a:	d302      	bcc.n	8004222 <UART_WaitOnFlagUntilTimeout+0x30>
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e03a      	b.n	800429c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d023      	beq.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b80      	cmp	r3, #128	@ 0x80
 8004238:	d020      	beq.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2b40      	cmp	r3, #64	@ 0x40
 800423e:	d01d      	beq.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b08      	cmp	r3, #8
 800424c:	d116      	bne.n	800427c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	617b      	str	r3, [r7, #20]
 8004262:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 f856 	bl	8004316 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2208      	movs	r2, #8
 800426e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e00f      	b.n	800429c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4013      	ands	r3, r2
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	429a      	cmp	r2, r3
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	461a      	mov	r2, r3
 8004294:	79fb      	ldrb	r3, [r7, #7]
 8004296:	429a      	cmp	r2, r3
 8004298:	d0b4      	beq.n	8004204 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	4613      	mov	r3, r2
 80042b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	88fa      	ldrh	r2, [r7, #6]
 80042bc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	88fa      	ldrh	r2, [r7, #6]
 80042c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2222      	movs	r2, #34	@ 0x22
 80042ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d007      	beq.n	80042ea <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042e8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	695a      	ldr	r2, [r3, #20]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0201 	orr.w	r2, r2, #1
 80042f8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 0220 	orr.w	r2, r2, #32
 8004308:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr

08004316 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004316:	b480      	push	{r7}
 8004318:	b095      	sub	sp, #84	@ 0x54
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	330c      	adds	r3, #12
 8004324:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004328:	e853 3f00 	ldrex	r3, [r3]
 800432c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800432e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004330:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004334:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	330c      	adds	r3, #12
 800433c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800433e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004340:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004344:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800434c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e5      	bne.n	800431e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3314      	adds	r3, #20
 8004358:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	e853 3f00 	ldrex	r3, [r3]
 8004360:	61fb      	str	r3, [r7, #28]
   return(result);
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	64bb      	str	r3, [r7, #72]	@ 0x48
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	3314      	adds	r3, #20
 8004370:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004372:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004376:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004378:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800437a:	e841 2300 	strex	r3, r2, [r1]
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1e5      	bne.n	8004352 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	2b01      	cmp	r3, #1
 800438c:	d119      	bne.n	80043c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	e853 3f00 	ldrex	r3, [r3]
 800439c:	60bb      	str	r3, [r7, #8]
   return(result);
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f023 0310 	bic.w	r3, r3, #16
 80043a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	330c      	adds	r3, #12
 80043ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043ae:	61ba      	str	r2, [r7, #24]
 80043b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b2:	6979      	ldr	r1, [r7, #20]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	e841 2300 	strex	r3, r2, [r1]
 80043ba:	613b      	str	r3, [r7, #16]
   return(result);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1e5      	bne.n	800438e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2220      	movs	r2, #32
 80043c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043d0:	bf00      	nop
 80043d2:	3754      	adds	r7, #84	@ 0x54
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bc80      	pop	{r7}
 80043d8:	4770      	bx	lr

080043da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b084      	sub	sp, #16
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f7ff fee8 	bl	80041ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043fa:	bf00      	nop
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004402:	b480      	push	{r7}
 8004404:	b085      	sub	sp, #20
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b21      	cmp	r3, #33	@ 0x21
 8004414:	d13e      	bne.n	8004494 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441e:	d114      	bne.n	800444a <UART_Transmit_IT+0x48>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d110      	bne.n	800444a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	461a      	mov	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800443c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	1c9a      	adds	r2, r3, #2
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	621a      	str	r2, [r3, #32]
 8004448:	e008      	b.n	800445c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	1c59      	adds	r1, r3, #1
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6211      	str	r1, [r2, #32]
 8004454:	781a      	ldrb	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29b      	uxth	r3, r3
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	4619      	mov	r1, r3
 800446a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10f      	bne.n	8004490 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68da      	ldr	r2, [r3, #12]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800447e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68da      	ldr	r2, [r3, #12]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800448e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004490:	2300      	movs	r3, #0
 8004492:	e000      	b.n	8004496 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004494:	2302      	movs	r3, #2
  }
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f7ff fe79 	bl	80041b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b08c      	sub	sp, #48	@ 0x30
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b22      	cmp	r3, #34	@ 0x22
 80044e2:	f040 80ae 	bne.w	8004642 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ee:	d117      	bne.n	8004520 <UART_Receive_IT+0x50>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d113      	bne.n	8004520 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80044f8:	2300      	movs	r3, #0
 80044fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004500:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	b29b      	uxth	r3, r3
 800450a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800450e:	b29a      	uxth	r2, r3
 8004510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004512:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	1c9a      	adds	r2, r3, #2
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	629a      	str	r2, [r3, #40]	@ 0x28
 800451e:	e026      	b.n	800456e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004524:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004526:	2300      	movs	r3, #0
 8004528:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004532:	d007      	beq.n	8004544 <UART_Receive_IT+0x74>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10a      	bne.n	8004552 <UART_Receive_IT+0x82>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d106      	bne.n	8004552 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	b2da      	uxtb	r2, r3
 800454c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	e008      	b.n	8004564 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800455e:	b2da      	uxtb	r2, r3
 8004560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004562:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	1c5a      	adds	r2, r3, #1
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004572:	b29b      	uxth	r3, r3
 8004574:	3b01      	subs	r3, #1
 8004576:	b29b      	uxth	r3, r3
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	4619      	mov	r1, r3
 800457c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800457e:	2b00      	cmp	r3, #0
 8004580:	d15d      	bne.n	800463e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68da      	ldr	r2, [r3, #12]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0220 	bic.w	r2, r2, #32
 8004590:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695a      	ldr	r2, [r3, #20]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 0201 	bic.w	r2, r2, #1
 80045b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d135      	bne.n	8004634 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	e853 3f00 	ldrex	r3, [r3]
 80045dc:	613b      	str	r3, [r7, #16]
   return(result);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f023 0310 	bic.w	r3, r3, #16
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	330c      	adds	r3, #12
 80045ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ee:	623a      	str	r2, [r7, #32]
 80045f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f2:	69f9      	ldr	r1, [r7, #28]
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	e841 2300 	strex	r3, r2, [r1]
 80045fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1e5      	bne.n	80045ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	2b10      	cmp	r3, #16
 800460e:	d10a      	bne.n	8004626 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004610:	2300      	movs	r3, #0
 8004612:	60fb      	str	r3, [r7, #12]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800462a:	4619      	mov	r1, r3
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7ff fdd5 	bl	80041dc <HAL_UARTEx_RxEventCallback>
 8004632:	e002      	b.n	800463a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7fb ffa1 	bl	800057c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	e002      	b.n	8004644 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e000      	b.n	8004644 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004642:	2302      	movs	r3, #2
  }
}
 8004644:	4618      	mov	r0, r3
 8004646:	3730      	adds	r7, #48	@ 0x30
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	4313      	orrs	r3, r2
 800467a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004686:	f023 030c 	bic.w	r3, r3, #12
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6812      	ldr	r2, [r2, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	430b      	orrs	r3, r1
 8004692:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004760 <UART_SetConfig+0x114>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d103      	bne.n	80046bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80046b4:	f7ff f906 	bl	80038c4 <HAL_RCC_GetPCLK2Freq>
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	e002      	b.n	80046c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80046bc:	f7ff f8ee 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 80046c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4613      	mov	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	009a      	lsls	r2, r3, #2
 80046cc:	441a      	add	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d8:	4a22      	ldr	r2, [pc, #136]	@ (8004764 <UART_SetConfig+0x118>)
 80046da:	fba2 2303 	umull	r2, r3, r2, r3
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	0119      	lsls	r1, r3, #4
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	4613      	mov	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	009a      	lsls	r2, r3, #2
 80046ec:	441a      	add	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80046f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004764 <UART_SetConfig+0x118>)
 80046fa:	fba3 0302 	umull	r0, r3, r3, r2
 80046fe:	095b      	lsrs	r3, r3, #5
 8004700:	2064      	movs	r0, #100	@ 0x64
 8004702:	fb00 f303 	mul.w	r3, r0, r3
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	3332      	adds	r3, #50	@ 0x32
 800470c:	4a15      	ldr	r2, [pc, #84]	@ (8004764 <UART_SetConfig+0x118>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	095b      	lsrs	r3, r3, #5
 8004714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004718:	4419      	add	r1, r3
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	009a      	lsls	r2, r3, #2
 8004724:	441a      	add	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004730:	4b0c      	ldr	r3, [pc, #48]	@ (8004764 <UART_SetConfig+0x118>)
 8004732:	fba3 0302 	umull	r0, r3, r3, r2
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	2064      	movs	r0, #100	@ 0x64
 800473a:	fb00 f303 	mul.w	r3, r0, r3
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	3332      	adds	r3, #50	@ 0x32
 8004744:	4a07      	ldr	r2, [pc, #28]	@ (8004764 <UART_SetConfig+0x118>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	095b      	lsrs	r3, r3, #5
 800474c:	f003 020f 	and.w	r2, r3, #15
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	440a      	add	r2, r1
 8004756:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40013800 	.word	0x40013800
 8004764:	51eb851f 	.word	0x51eb851f

08004768 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	4638      	mov	r0, r7
 8004772:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	bc80      	pop	{r7}
 8004780:	4770      	bx	lr

08004782 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004782:	b480      	push	{r7}
 8004784:	b085      	sub	sp, #20
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004792:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004796:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	b29a      	uxth	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b085      	sub	sp, #20
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80047b6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80047ba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	4013      	ands	r3, r2
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr

080047e2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	460b      	mov	r3, r1
 80047ec:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bc80      	pop	{r7}
 80047f8:	4770      	bx	lr

080047fa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b085      	sub	sp, #20
 80047fe:	af00      	add	r7, sp, #0
 8004800:	60f8      	str	r0, [r7, #12]
 8004802:	4638      	mov	r0, r7
 8004804:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2201      	movs	r2, #1
 800480c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr

08004834 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004834:	b480      	push	{r7}
 8004836:	b09d      	sub	sp, #116	@ 0x74
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	b29b      	uxth	r3, r3
 8004852:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800485a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	78db      	ldrb	r3, [r3, #3]
 8004862:	2b03      	cmp	r3, #3
 8004864:	d81f      	bhi.n	80048a6 <USB_ActivateEndpoint+0x72>
 8004866:	a201      	add	r2, pc, #4	@ (adr r2, 800486c <USB_ActivateEndpoint+0x38>)
 8004868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486c:	0800487d 	.word	0x0800487d
 8004870:	08004899 	.word	0x08004899
 8004874:	080048af 	.word	0x080048af
 8004878:	0800488b 	.word	0x0800488b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800487c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004880:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004884:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004888:	e012      	b.n	80048b0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800488a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800488e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004892:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004896:	e00b      	b.n	80048b0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004898:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800489c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80048a4:	e004      	b.n	80048b0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80048ac:	e000      	b.n	80048b0 <USB_ActivateEndpoint+0x7c>
      break;
 80048ae:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	441a      	add	r2, r3
 80048ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80048be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	4413      	add	r3, r2
 80048dc:	881b      	ldrh	r3, [r3, #0]
 80048de:	b29b      	uxth	r3, r3
 80048e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	7812      	ldrb	r2, [r2, #0]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	441a      	add	r2, r3
 80048fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800490a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800490e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004912:	b29b      	uxth	r3, r3
 8004914:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	7b1b      	ldrb	r3, [r3, #12]
 800491a:	2b00      	cmp	r3, #0
 800491c:	f040 8178 	bne.w	8004c10 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	785b      	ldrb	r3, [r3, #1]
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 8084 	beq.w	8004a32 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	61bb      	str	r3, [r7, #24]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004934:	b29b      	uxth	r3, r3
 8004936:	461a      	mov	r2, r3
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	4413      	add	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	011a      	lsls	r2, r3, #4
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	4413      	add	r3, r2
 8004948:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800494c:	617b      	str	r3, [r7, #20]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	88db      	ldrh	r3, [r3, #6]
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	b29b      	uxth	r3, r3
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	827b      	strh	r3, [r7, #18]
 800496c:	8a7b      	ldrh	r3, [r7, #18]
 800496e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d01b      	beq.n	80049ae <USB_ActivateEndpoint+0x17a>
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498c:	823b      	strh	r3, [r7, #16]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	441a      	add	r2, r3
 8004998:	8a3b      	ldrh	r3, [r7, #16]
 800499a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800499e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	78db      	ldrb	r3, [r3, #3]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d020      	beq.n	80049f8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049cc:	81bb      	strh	r3, [r7, #12]
 80049ce:	89bb      	ldrh	r3, [r7, #12]
 80049d0:	f083 0320 	eor.w	r3, r3, #32
 80049d4:	81bb      	strh	r3, [r7, #12]
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	441a      	add	r2, r3
 80049e0:	89bb      	ldrh	r3, [r7, #12]
 80049e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	8013      	strh	r3, [r2, #0]
 80049f6:	e2d5      	b.n	8004fa4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a0e:	81fb      	strh	r3, [r7, #14]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	441a      	add	r2, r3
 8004a1a:	89fb      	ldrh	r3, [r7, #14]
 8004a1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	8013      	strh	r3, [r2, #0]
 8004a30:	e2b8      	b.n	8004fa4 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	461a      	mov	r2, r3
 8004a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a42:	4413      	add	r3, r2
 8004a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	011a      	lsls	r2, r3, #4
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	88db      	ldrh	r3, [r3, #6]
 8004a5a:	085b      	lsrs	r3, r3, #1
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a64:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	461a      	mov	r2, r3
 8004a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a76:	4413      	add	r3, r2
 8004a78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	011a      	lsls	r2, r3, #4
 8004a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a82:	4413      	add	r3, r2
 8004a84:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	801a      	strh	r2, [r3, #0]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004aa0:	d91d      	bls.n	8004ade <USB_ActivateEndpoint+0x2aa>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 031f 	and.w	r3, r3, #31
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d102      	bne.n	8004abc <USB_ActivateEndpoint+0x288>
 8004ab6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	029b      	lsls	r3, r3, #10
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	4313      	orrs	r3, r2
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	801a      	strh	r2, [r3, #0]
 8004adc:	e026      	b.n	8004b2c <USB_ActivateEndpoint+0x2f8>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10a      	bne.n	8004afc <USB_ActivateEndpoint+0x2c8>
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	881b      	ldrh	r3, [r3, #0]
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004af0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af8:	801a      	strh	r2, [r3, #0]
 8004afa:	e017      	b.n	8004b2c <USB_ActivateEndpoint+0x2f8>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d002      	beq.n	8004b16 <USB_ActivateEndpoint+0x2e2>
 8004b10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b12:	3301      	adds	r3, #1
 8004b14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b18:	881b      	ldrh	r3, [r3, #0]
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	029b      	lsls	r3, r3, #10
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	4313      	orrs	r3, r2
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4413      	add	r3, r2
 8004b36:	881b      	ldrh	r3, [r3, #0]
 8004b38:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004b3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01b      	beq.n	8004b7c <USB_ActivateEndpoint+0x348>
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	881b      	ldrh	r3, [r3, #0]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b5a:	843b      	strh	r3, [r7, #32]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	441a      	add	r2, r3
 8004b66:	8c3b      	ldrh	r3, [r7, #32]
 8004b68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d124      	bne.n	8004bce <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4413      	add	r3, r2
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9a:	83bb      	strh	r3, [r7, #28]
 8004b9c:	8bbb      	ldrh	r3, [r7, #28]
 8004b9e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004ba2:	83bb      	strh	r3, [r7, #28]
 8004ba4:	8bbb      	ldrh	r3, [r7, #28]
 8004ba6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004baa:	83bb      	strh	r3, [r7, #28]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	441a      	add	r2, r3
 8004bb6:	8bbb      	ldrh	r3, [r7, #28]
 8004bb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	8013      	strh	r3, [r2, #0]
 8004bcc:	e1ea      	b.n	8004fa4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004be0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004be4:	83fb      	strh	r3, [r7, #30]
 8004be6:	8bfb      	ldrh	r3, [r7, #30]
 8004be8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004bec:	83fb      	strh	r3, [r7, #30]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	441a      	add	r2, r3
 8004bf8:	8bfb      	ldrh	r3, [r7, #30]
 8004bfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	8013      	strh	r3, [r2, #0]
 8004c0e:	e1c9      	b.n	8004fa4 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	78db      	ldrb	r3, [r3, #3]
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d11e      	bne.n	8004c56 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	4413      	add	r3, r2
 8004c22:	881b      	ldrh	r3, [r3, #0]
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	441a      	add	r2, r3
 8004c3c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004c40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c48:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	8013      	strh	r3, [r2, #0]
 8004c54:	e01d      	b.n	8004c92 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	881b      	ldrh	r3, [r3, #0]
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	441a      	add	r2, r3
 8004c7a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ca2:	4413      	add	r3, r2
 8004ca4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	011a      	lsls	r2, r3, #4
 8004cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	891b      	ldrh	r3, [r3, #8]
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cc4:	801a      	strh	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cd6:	4413      	add	r3, r2
 8004cd8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	011a      	lsls	r2, r3, #4
 8004ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004ce8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	895b      	ldrh	r3, [r3, #10]
 8004cee:	085b      	lsrs	r3, r3, #1
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cf8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	785b      	ldrb	r3, [r3, #1]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f040 8093 	bne.w	8004e2a <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8004d14:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d01b      	beq.n	8004d58 <USB_ActivateEndpoint+0x524>
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	4413      	add	r3, r2
 8004d2a:	881b      	ldrh	r3, [r3, #0]
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d36:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	441a      	add	r2, r3
 8004d42:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004d44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	881b      	ldrh	r3, [r3, #0]
 8004d64:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004d66:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01b      	beq.n	8004da8 <USB_ActivateEndpoint+0x574>
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	881b      	ldrh	r3, [r3, #0]
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	441a      	add	r2, r3
 8004d92:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004d94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004da0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	881b      	ldrh	r3, [r3, #0]
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dbe:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004dc0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004dc2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004dc6:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004dc8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004dca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004dce:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	441a      	add	r2, r3
 8004dda:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004ddc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004de0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004de4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e06:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	441a      	add	r2, r3
 8004e12:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004e14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	8013      	strh	r3, [r2, #0]
 8004e28:	e0bc      	b.n	8004fa4 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004e3a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d01d      	beq.n	8004e82 <USB_ActivateEndpoint+0x64e>
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e5c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	441a      	add	r2, r3
 8004e6a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004e6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4413      	add	r3, r2
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004e92:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d01d      	beq.n	8004eda <USB_ActivateEndpoint+0x6a6>
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	881b      	ldrh	r3, [r3, #0]
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	441a      	add	r2, r3
 8004ec2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	78db      	ldrb	r3, [r3, #3]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d024      	beq.n	8004f2c <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	4413      	add	r3, r2
 8004eec:	881b      	ldrh	r3, [r3, #0]
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ef8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004efc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004f00:	f083 0320 	eor.w	r3, r3, #32
 8004f04:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	441a      	add	r2, r3
 8004f12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	8013      	strh	r3, [r2, #0]
 8004f2a:	e01d      	b.n	8004f68 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	881b      	ldrh	r3, [r3, #0]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f42:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	441a      	add	r2, r3
 8004f50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004f54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f7e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	441a      	add	r2, r3
 8004f8c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004f90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004fa4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3774      	adds	r7, #116	@ 0x74
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bc80      	pop	{r7}
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop

08004fb4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b08d      	sub	sp, #52	@ 0x34
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	7b1b      	ldrb	r3, [r3, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f040 808e 	bne.w	80050e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	785b      	ldrb	r3, [r3, #1]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d044      	beq.n	800505a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	881b      	ldrh	r3, [r3, #0]
 8004fdc:	81bb      	strh	r3, [r7, #12]
 8004fde:	89bb      	ldrh	r3, [r7, #12]
 8004fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d01b      	beq.n	8005020 <USB_DeactivateEndpoint+0x6c>
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	881b      	ldrh	r3, [r3, #0]
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffe:	817b      	strh	r3, [r7, #10]
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	441a      	add	r2, r3
 800500a:	897b      	ldrh	r3, [r7, #10]
 800500c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005010:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005018:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800501c:	b29b      	uxth	r3, r3
 800501e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	4413      	add	r3, r2
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	b29b      	uxth	r3, r3
 800502e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005032:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005036:	813b      	strh	r3, [r7, #8]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	441a      	add	r2, r3
 8005042:	893b      	ldrh	r3, [r7, #8]
 8005044:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005048:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800504c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005054:	b29b      	uxth	r3, r3
 8005056:	8013      	strh	r3, [r2, #0]
 8005058:	e192      	b.n	8005380 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	881b      	ldrh	r3, [r3, #0]
 8005066:	827b      	strh	r3, [r7, #18]
 8005068:	8a7b      	ldrh	r3, [r7, #18]
 800506a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d01b      	beq.n	80050aa <USB_DeactivateEndpoint+0xf6>
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	4413      	add	r3, r2
 800507c:	881b      	ldrh	r3, [r3, #0]
 800507e:	b29b      	uxth	r3, r3
 8005080:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005084:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005088:	823b      	strh	r3, [r7, #16]
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	441a      	add	r2, r3
 8005094:	8a3b      	ldrh	r3, [r7, #16]
 8005096:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800509a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800509e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c0:	81fb      	strh	r3, [r7, #14]
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	441a      	add	r2, r3
 80050cc:	89fb      	ldrh	r3, [r7, #14]
 80050ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050de:	b29b      	uxth	r3, r3
 80050e0:	8013      	strh	r3, [r2, #0]
 80050e2:	e14d      	b.n	8005380 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	785b      	ldrb	r3, [r3, #1]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f040 80a5 	bne.w	8005238 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	843b      	strh	r3, [r7, #32]
 80050fc:	8c3b      	ldrh	r3, [r7, #32]
 80050fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d01b      	beq.n	800513e <USB_DeactivateEndpoint+0x18a>
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	b29b      	uxth	r3, r3
 8005114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800511c:	83fb      	strh	r3, [r7, #30]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	441a      	add	r2, r3
 8005128:	8bfb      	ldrh	r3, [r7, #30]
 800512a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800512e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005132:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800513a:	b29b      	uxth	r3, r3
 800513c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4413      	add	r3, r2
 8005148:	881b      	ldrh	r3, [r3, #0]
 800514a:	83bb      	strh	r3, [r7, #28]
 800514c:	8bbb      	ldrh	r3, [r7, #28]
 800514e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01b      	beq.n	800518e <USB_DeactivateEndpoint+0x1da>
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	881b      	ldrh	r3, [r3, #0]
 8005162:	b29b      	uxth	r3, r3
 8005164:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800516c:	837b      	strh	r3, [r7, #26]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	441a      	add	r2, r3
 8005178:	8b7b      	ldrh	r3, [r7, #26]
 800517a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800517e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005182:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005186:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800518a:	b29b      	uxth	r3, r3
 800518c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4413      	add	r3, r2
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	b29b      	uxth	r3, r3
 800519c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a4:	833b      	strh	r3, [r7, #24]
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	441a      	add	r2, r3
 80051b0:	8b3b      	ldrh	r3, [r7, #24]
 80051b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4413      	add	r3, r2
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051dc:	82fb      	strh	r3, [r7, #22]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	441a      	add	r2, r3
 80051e8:	8afb      	ldrh	r3, [r7, #22]
 80051ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	881b      	ldrh	r3, [r3, #0]
 800520a:	b29b      	uxth	r3, r3
 800520c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005214:	82bb      	strh	r3, [r7, #20]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	441a      	add	r2, r3
 8005220:	8abb      	ldrh	r3, [r7, #20]
 8005222:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005226:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800522a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800522e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005232:	b29b      	uxth	r3, r3
 8005234:	8013      	strh	r3, [r2, #0]
 8005236:	e0a3      	b.n	8005380 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4413      	add	r3, r2
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005246:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d01b      	beq.n	8005288 <USB_DeactivateEndpoint+0x2d4>
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	881b      	ldrh	r3, [r3, #0]
 800525c:	b29b      	uxth	r3, r3
 800525e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005266:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	441a      	add	r2, r3
 8005272:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005274:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005278:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800527c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005284:	b29b      	uxth	r3, r3
 8005286:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005296:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01b      	beq.n	80052d8 <USB_DeactivateEndpoint+0x324>
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	441a      	add	r2, r3
 80052c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80052c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	441a      	add	r2, r3
 80052fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80052fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005300:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005304:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005308:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800530c:	b29b      	uxth	r3, r3
 800530e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	881b      	ldrh	r3, [r3, #0]
 800531c:	b29b      	uxth	r3, r3
 800531e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005322:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005326:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	441a      	add	r2, r3
 8005332:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005334:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005338:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800533c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005344:	b29b      	uxth	r3, r3
 8005346:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	b29b      	uxth	r3, r3
 8005356:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800535a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800535e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800536c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005370:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005374:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800537c:	b29b      	uxth	r3, r3
 800537e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3734      	adds	r7, #52	@ 0x34
 8005386:	46bd      	mov	sp, r7
 8005388:	bc80      	pop	{r7}
 800538a:	4770      	bx	lr

0800538c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b0c2      	sub	sp, #264	@ 0x108
 8005390:	af00      	add	r7, sp, #0
 8005392:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005396:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800539a:	6018      	str	r0, [r3, #0]
 800539c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053a4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80053a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	785b      	ldrb	r3, [r3, #1]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	f040 86b7 	bne.w	8006126 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80053b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699a      	ldr	r2, [r3, #24]
 80053c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d908      	bls.n	80053e6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80053d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80053e4:	e007      	b.n	80053f6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80053e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80053f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	7b1b      	ldrb	r3, [r3, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d13a      	bne.n	800547c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800540a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6959      	ldr	r1, [r3, #20]
 8005412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	88da      	ldrh	r2, [r3, #6]
 800541e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005422:	b29b      	uxth	r3, r3
 8005424:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005428:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800542c:	6800      	ldr	r0, [r0, #0]
 800542e:	f001 fc9c 	bl	8006d6a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005436:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	613b      	str	r3, [r7, #16]
 800543e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005442:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800544c:	b29b      	uxth	r3, r3
 800544e:	461a      	mov	r2, r3
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	4413      	add	r3, r2
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800545a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	011a      	lsls	r2, r3, #4
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	4413      	add	r3, r2
 8005468:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800546c:	60fb      	str	r3, [r7, #12]
 800546e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	801a      	strh	r2, [r3, #0]
 8005478:	f000 be1f 	b.w	80060ba <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800547c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005480:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	78db      	ldrb	r3, [r3, #3]
 8005488:	2b02      	cmp	r3, #2
 800548a:	f040 8462 	bne.w	8005d52 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800548e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005492:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6a1a      	ldr	r2, [r3, #32]
 800549a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800549e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	f240 83df 	bls.w	8005c6a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80054ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054d2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80054d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	441a      	add	r2, r3
 80054f0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80054f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054fc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005504:	b29b      	uxth	r3, r3
 8005506:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005508:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800550c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6a1a      	ldr	r2, [r3, #32]
 8005514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005518:	1ad2      	subs	r2, r2, r3
 800551a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800551e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005526:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800552a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	881b      	ldrh	r3, [r3, #0]
 8005542:	b29b      	uxth	r3, r3
 8005544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 81c7 	beq.w	80058dc <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800554e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005552:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	633b      	str	r3, [r7, #48]	@ 0x30
 800555a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800555e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d177      	bne.n	800565a <USB_EPStartXfer+0x2ce>
 800556a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800556e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005576:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800557a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005584:	b29b      	uxth	r3, r3
 8005586:	461a      	mov	r2, r3
 8005588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800558a:	4413      	add	r3, r2
 800558c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800558e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005592:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	011a      	lsls	r2, r3, #4
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	4413      	add	r3, r2
 80055a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80055a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	801a      	strh	r2, [r3, #0]
 80055b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80055bc:	d921      	bls.n	8005602 <USB_EPStartXfer+0x276>
 80055be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c2:	095b      	lsrs	r3, r3, #5
 80055c4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80055c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d104      	bne.n	80055de <USB_EPStartXfer+0x252>
 80055d4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80055d8:	3b01      	subs	r3, #1
 80055da:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	029b      	lsls	r3, r3, #10
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	4313      	orrs	r3, r2
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fe:	801a      	strh	r2, [r3, #0]
 8005600:	e050      	b.n	80056a4 <USB_EPStartXfer+0x318>
 8005602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <USB_EPStartXfer+0x294>
 800560a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560c:	881b      	ldrh	r3, [r3, #0]
 800560e:	b29b      	uxth	r3, r3
 8005610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005618:	b29a      	uxth	r2, r3
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	801a      	strh	r2, [r3, #0]
 800561e:	e041      	b.n	80056a4 <USB_EPStartXfer+0x318>
 8005620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005624:	085b      	lsrs	r3, r3, #1
 8005626:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800562a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d004      	beq.n	8005640 <USB_EPStartXfer+0x2b4>
 8005636:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800563a:	3301      	adds	r3, #1
 800563c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	b29a      	uxth	r2, r3
 8005646:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800564a:	b29b      	uxth	r3, r3
 800564c:	029b      	lsls	r3, r3, #10
 800564e:	b29b      	uxth	r3, r3
 8005650:	4313      	orrs	r3, r2
 8005652:	b29a      	uxth	r2, r3
 8005654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005656:	801a      	strh	r2, [r3, #0]
 8005658:	e024      	b.n	80056a4 <USB_EPStartXfer+0x318>
 800565a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800565e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	785b      	ldrb	r3, [r3, #1]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d11c      	bne.n	80056a4 <USB_EPStartXfer+0x318>
 800566a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800566e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005678:	b29b      	uxth	r3, r3
 800567a:	461a      	mov	r2, r3
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567e:	4413      	add	r3, r2
 8005680:	633b      	str	r3, [r7, #48]	@ 0x30
 8005682:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005686:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	011a      	lsls	r2, r3, #4
 8005690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005692:	4413      	add	r3, r2
 8005694:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005698:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800569a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569e:	b29a      	uxth	r2, r3
 80056a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80056a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	895b      	ldrh	r3, [r3, #10]
 80056b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80056b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6959      	ldr	r1, [r3, #20]
 80056c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80056ca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80056ce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80056d2:	6800      	ldr	r0, [r0, #0]
 80056d4:	f001 fb49 	bl	8006d6a <USB_WritePMA>
            ep->xfer_buff += len;
 80056d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695a      	ldr	r2, [r3, #20]
 80056e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056e8:	441a      	add	r2, r3
 80056ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80056f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6a1a      	ldr	r2, [r3, #32]
 8005702:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005706:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	429a      	cmp	r2, r3
 8005710:	d90f      	bls.n	8005732 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005716:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6a1a      	ldr	r2, [r3, #32]
 800571e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005722:	1ad2      	subs	r2, r2, r3
 8005724:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005728:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	621a      	str	r2, [r3, #32]
 8005730:	e00e      	b.n	8005750 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005736:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005746:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2200      	movs	r2, #0
 800574e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005754:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	785b      	ldrb	r3, [r3, #1]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d177      	bne.n	8005850 <USB_EPStartXfer+0x4c4>
 8005760:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005764:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	61bb      	str	r3, [r7, #24]
 800576c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005770:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800577a:	b29b      	uxth	r3, r3
 800577c:	461a      	mov	r2, r3
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	4413      	add	r3, r2
 8005782:	61bb      	str	r3, [r7, #24]
 8005784:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005788:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	011a      	lsls	r2, r3, #4
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	4413      	add	r3, r2
 8005796:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	881b      	ldrh	r3, [r3, #0]
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	801a      	strh	r2, [r3, #0]
 80057ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80057b2:	d921      	bls.n	80057f8 <USB_EPStartXfer+0x46c>
 80057b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80057be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c2:	f003 031f 	and.w	r3, r3, #31
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d104      	bne.n	80057d4 <USB_EPStartXfer+0x448>
 80057ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057ce:	3b01      	subs	r3, #1
 80057d0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	881b      	ldrh	r3, [r3, #0]
 80057d8:	b29a      	uxth	r2, r3
 80057da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057de:	b29b      	uxth	r3, r3
 80057e0:	029b      	lsls	r3, r3, #10
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	4313      	orrs	r3, r2
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	801a      	strh	r2, [r3, #0]
 80057f6:	e056      	b.n	80058a6 <USB_EPStartXfer+0x51a>
 80057f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d10a      	bne.n	8005816 <USB_EPStartXfer+0x48a>
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	b29b      	uxth	r3, r3
 8005806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800580a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800580e:	b29a      	uxth	r2, r3
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	801a      	strh	r2, [r3, #0]
 8005814:	e047      	b.n	80058a6 <USB_EPStartXfer+0x51a>
 8005816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800581a:	085b      	lsrs	r3, r3, #1
 800581c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d004      	beq.n	8005836 <USB_EPStartXfer+0x4aa>
 800582c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005830:	3301      	adds	r3, #1
 8005832:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	b29a      	uxth	r2, r3
 800583c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005840:	b29b      	uxth	r3, r3
 8005842:	029b      	lsls	r3, r3, #10
 8005844:	b29b      	uxth	r3, r3
 8005846:	4313      	orrs	r3, r2
 8005848:	b29a      	uxth	r2, r3
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	801a      	strh	r2, [r3, #0]
 800584e:	e02a      	b.n	80058a6 <USB_EPStartXfer+0x51a>
 8005850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	785b      	ldrb	r3, [r3, #1]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d122      	bne.n	80058a6 <USB_EPStartXfer+0x51a>
 8005860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005864:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	623b      	str	r3, [r7, #32]
 800586c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005870:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800587a:	b29b      	uxth	r3, r3
 800587c:	461a      	mov	r2, r3
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	4413      	add	r3, r2
 8005882:	623b      	str	r3, [r7, #32]
 8005884:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	011a      	lsls	r2, r3, #4
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	4413      	add	r3, r2
 8005896:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80058a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	891b      	ldrh	r3, [r3, #8]
 80058b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80058b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6959      	ldr	r1, [r3, #20]
 80058c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80058cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80058d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80058d4:	6800      	ldr	r0, [r0, #0]
 80058d6:	f001 fa48 	bl	8006d6a <USB_WritePMA>
 80058da:	e3ee      	b.n	80060ba <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80058dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	785b      	ldrb	r3, [r3, #1]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d177      	bne.n	80059dc <USB_EPStartXfer+0x650>
 80058ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005906:	b29b      	uxth	r3, r3
 8005908:	461a      	mov	r2, r3
 800590a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800590c:	4413      	add	r3, r2
 800590e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	011a      	lsls	r2, r3, #4
 800591e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005920:	4413      	add	r3, r2
 8005922:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005926:	647b      	str	r3, [r7, #68]	@ 0x44
 8005928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	b29b      	uxth	r3, r3
 800592e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005932:	b29a      	uxth	r2, r3
 8005934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005936:	801a      	strh	r2, [r3, #0]
 8005938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800593c:	2b3e      	cmp	r3, #62	@ 0x3e
 800593e:	d921      	bls.n	8005984 <USB_EPStartXfer+0x5f8>
 8005940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800594a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800594e:	f003 031f 	and.w	r3, r3, #31
 8005952:	2b00      	cmp	r3, #0
 8005954:	d104      	bne.n	8005960 <USB_EPStartXfer+0x5d4>
 8005956:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800595a:	3b01      	subs	r3, #1
 800595c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	b29a      	uxth	r2, r3
 8005966:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800596a:	b29b      	uxth	r3, r3
 800596c:	029b      	lsls	r3, r3, #10
 800596e:	b29b      	uxth	r3, r3
 8005970:	4313      	orrs	r3, r2
 8005972:	b29b      	uxth	r3, r3
 8005974:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005978:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800597c:	b29a      	uxth	r2, r3
 800597e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005980:	801a      	strh	r2, [r3, #0]
 8005982:	e056      	b.n	8005a32 <USB_EPStartXfer+0x6a6>
 8005984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10a      	bne.n	80059a2 <USB_EPStartXfer+0x616>
 800598c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800598e:	881b      	ldrh	r3, [r3, #0]
 8005990:	b29b      	uxth	r3, r3
 8005992:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005996:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800599a:	b29a      	uxth	r2, r3
 800599c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599e:	801a      	strh	r2, [r3, #0]
 80059a0:	e047      	b.n	8005a32 <USB_EPStartXfer+0x6a6>
 80059a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059a6:	085b      	lsrs	r3, r3, #1
 80059a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80059ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d004      	beq.n	80059c2 <USB_EPStartXfer+0x636>
 80059b8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80059bc:	3301      	adds	r3, #1
 80059be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80059c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059c4:	881b      	ldrh	r3, [r3, #0]
 80059c6:	b29a      	uxth	r2, r3
 80059c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	029b      	lsls	r3, r3, #10
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	4313      	orrs	r3, r2
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059d8:	801a      	strh	r2, [r3, #0]
 80059da:	e02a      	b.n	8005a32 <USB_EPStartXfer+0x6a6>
 80059dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	785b      	ldrb	r3, [r3, #1]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d122      	bne.n	8005a32 <USB_EPStartXfer+0x6a6>
 80059ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80059f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	461a      	mov	r2, r3
 8005a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a0c:	4413      	add	r3, r2
 8005a0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	011a      	lsls	r2, r3, #4
 8005a1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a20:	4413      	add	r3, r2
 8005a22:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005a32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	891b      	ldrh	r3, [r3, #8]
 8005a3e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6959      	ldr	r1, [r3, #20]
 8005a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005a58:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005a5c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005a60:	6800      	ldr	r0, [r0, #0]
 8005a62:	f001 f982 	bl	8006d6a <USB_WritePMA>
            ep->xfer_buff += len;
 8005a66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a76:	441a      	add	r2, r3
 8005a78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6a1a      	ldr	r2, [r3, #32]
 8005a90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d90f      	bls.n	8005ac0 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005aa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aa4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6a1a      	ldr	r2, [r3, #32]
 8005aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab0:	1ad2      	subs	r2, r2, r3
 8005ab2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ab6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	621a      	str	r2, [r3, #32]
 8005abe:	e00e      	b.n	8005ade <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005ac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ac4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005ad0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2200      	movs	r2, #0
 8005adc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005aea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	785b      	ldrb	r3, [r3, #1]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d177      	bne.n	8005bea <USB_EPStartXfer+0x85e>
 8005afa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005afe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	461a      	mov	r2, r3
 8005b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1a:	4413      	add	r3, r2
 8005b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	011a      	lsls	r2, r3, #4
 8005b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2e:	4413      	add	r3, r2
 8005b30:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b38:	881b      	ldrh	r3, [r3, #0]
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b40:	b29a      	uxth	r2, r3
 8005b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b44:	801a      	strh	r2, [r3, #0]
 8005b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b4c:	d921      	bls.n	8005b92 <USB_EPStartXfer+0x806>
 8005b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b52:	095b      	lsrs	r3, r3, #5
 8005b54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b5c:	f003 031f 	and.w	r3, r3, #31
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d104      	bne.n	8005b6e <USB_EPStartXfer+0x7e2>
 8005b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	029b      	lsls	r3, r3, #10
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b8e:	801a      	strh	r2, [r3, #0]
 8005b90:	e050      	b.n	8005c34 <USB_EPStartXfer+0x8a8>
 8005b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10a      	bne.n	8005bb0 <USB_EPStartXfer+0x824>
 8005b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b9c:	881b      	ldrh	r3, [r3, #0]
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ba4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bac:	801a      	strh	r2, [r3, #0]
 8005bae:	e041      	b.n	8005c34 <USB_EPStartXfer+0x8a8>
 8005bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb4:	085b      	lsrs	r3, r3, #1
 8005bb6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005bba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d004      	beq.n	8005bd0 <USB_EPStartXfer+0x844>
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bca:	3301      	adds	r3, #1
 8005bcc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	029b      	lsls	r3, r3, #10
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	4313      	orrs	r3, r2
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be6:	801a      	strh	r2, [r3, #0]
 8005be8:	e024      	b.n	8005c34 <USB_EPStartXfer+0x8a8>
 8005bea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	785b      	ldrb	r3, [r3, #1]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d11c      	bne.n	8005c34 <USB_EPStartXfer+0x8a8>
 8005bfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c0e:	4413      	add	r3, r2
 8005c10:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	011a      	lsls	r2, r3, #4
 8005c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c22:	4413      	add	r3, r2
 8005c24:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005c34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	895b      	ldrh	r3, [r3, #10]
 8005c40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6959      	ldr	r1, [r3, #20]
 8005c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005c5a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005c5e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005c62:	6800      	ldr	r0, [r0, #0]
 8005c64:	f001 f881 	bl	8006d6a <USB_WritePMA>
 8005c68:	e227      	b.n	80060ba <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005c6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005c7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	881b      	ldrh	r3, [r3, #0]
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005ca4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ca8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	441a      	add	r2, r3
 8005cbe:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005cc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ce2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cf6:	4413      	add	r3, r2
 8005cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	011a      	lsls	r2, r3, #4
 8005d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d1a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005d1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	891b      	ldrh	r3, [r3, #8]
 8005d28:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6959      	ldr	r1, [r3, #20]
 8005d38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005d42:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005d46:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005d4a:	6800      	ldr	r0, [r0, #0]
 8005d4c:	f001 f80d 	bl	8006d6a <USB_WritePMA>
 8005d50:	e1b3      	b.n	80060ba <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6a1a      	ldr	r2, [r3, #32]
 8005d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d62:	1ad2      	subs	r2, r2, r3
 8005d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005d70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	881b      	ldrh	r3, [r3, #0]
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 80c6 	beq.w	8005f24 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005d98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	673b      	str	r3, [r7, #112]	@ 0x70
 8005da4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005da8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	785b      	ldrb	r3, [r3, #1]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d177      	bne.n	8005ea4 <USB_EPStartXfer+0xb18>
 8005db4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005dd4:	4413      	add	r3, r2
 8005dd6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ddc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	011a      	lsls	r2, r3, #4
 8005de6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005de8:	4413      	add	r3, r2
 8005dea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005dee:	667b      	str	r3, [r7, #100]	@ 0x64
 8005df0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005dfe:	801a      	strh	r2, [r3, #0]
 8005e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e04:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e06:	d921      	bls.n	8005e4c <USB_EPStartXfer+0xac0>
 8005e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e16:	f003 031f 	and.w	r3, r3, #31
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d104      	bne.n	8005e28 <USB_EPStartXfer+0xa9c>
 8005e1e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e22:	3b01      	subs	r3, #1
 8005e24:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	029b      	lsls	r3, r3, #10
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e48:	801a      	strh	r2, [r3, #0]
 8005e4a:	e050      	b.n	8005eee <USB_EPStartXfer+0xb62>
 8005e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10a      	bne.n	8005e6a <USB_EPStartXfer+0xade>
 8005e54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e66:	801a      	strh	r2, [r3, #0]
 8005e68:	e041      	b.n	8005eee <USB_EPStartXfer+0xb62>
 8005e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e6e:	085b      	lsrs	r3, r3, #1
 8005e70:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d004      	beq.n	8005e8a <USB_EPStartXfer+0xafe>
 8005e80:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e84:	3301      	adds	r3, #1
 8005e86:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	029b      	lsls	r3, r3, #10
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ea0:	801a      	strh	r2, [r3, #0]
 8005ea2:	e024      	b.n	8005eee <USB_EPStartXfer+0xb62>
 8005ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	785b      	ldrb	r3, [r3, #1]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d11c      	bne.n	8005eee <USB_EPStartXfer+0xb62>
 8005eb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ec8:	4413      	add	r3, r2
 8005eca:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ecc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ed0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	011a      	lsls	r2, r3, #4
 8005eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005edc:	4413      	add	r3, r2
 8005ede:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005ee2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005eee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ef2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	895b      	ldrh	r3, [r3, #10]
 8005efa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005efe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6959      	ldr	r1, [r3, #20]
 8005f0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005f14:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005f18:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005f1c:	6800      	ldr	r0, [r0, #0]
 8005f1e:	f000 ff24 	bl	8006d6a <USB_WritePMA>
 8005f22:	e0ca      	b.n	80060ba <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	785b      	ldrb	r3, [r3, #1]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d177      	bne.n	8006024 <USB_EPStartXfer+0xc98>
 8005f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	461a      	mov	r2, r3
 8005f52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f54:	4413      	add	r3, r2
 8005f56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	011a      	lsls	r2, r3, #4
 8005f66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f68:	4413      	add	r3, r2
 8005f6a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005f6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f7e:	801a      	strh	r2, [r3, #0]
 8005f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f84:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f86:	d921      	bls.n	8005fcc <USB_EPStartXfer+0xc40>
 8005f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f8c:	095b      	lsrs	r3, r3, #5
 8005f8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f96:	f003 031f 	and.w	r3, r3, #31
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d104      	bne.n	8005fa8 <USB_EPStartXfer+0xc1c>
 8005f9e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	029b      	lsls	r3, r3, #10
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fc8:	801a      	strh	r2, [r3, #0]
 8005fca:	e05c      	b.n	8006086 <USB_EPStartXfer+0xcfa>
 8005fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <USB_EPStartXfer+0xc5e>
 8005fd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fe6:	801a      	strh	r2, [r3, #0]
 8005fe8:	e04d      	b.n	8006086 <USB_EPStartXfer+0xcfa>
 8005fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fee:	085b      	lsrs	r3, r3, #1
 8005ff0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d004      	beq.n	800600a <USB_EPStartXfer+0xc7e>
 8006000:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006004:	3301      	adds	r3, #1
 8006006:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800600a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	b29a      	uxth	r2, r3
 8006010:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006014:	b29b      	uxth	r3, r3
 8006016:	029b      	lsls	r3, r3, #10
 8006018:	b29b      	uxth	r3, r3
 800601a:	4313      	orrs	r3, r2
 800601c:	b29a      	uxth	r2, r3
 800601e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006020:	801a      	strh	r2, [r3, #0]
 8006022:	e030      	b.n	8006086 <USB_EPStartXfer+0xcfa>
 8006024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006028:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	785b      	ldrb	r3, [r3, #1]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d128      	bne.n	8006086 <USB_EPStartXfer+0xcfa>
 8006034:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006038:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006042:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006046:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006050:	b29b      	uxth	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006058:	4413      	add	r3, r2
 800605a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800605e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006062:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	011a      	lsls	r2, r3, #4
 800606c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006070:	4413      	add	r3, r2
 8006072:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006076:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800607a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800607e:	b29a      	uxth	r2, r3
 8006080:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006084:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006086:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800608a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	891b      	ldrh	r3, [r3, #8]
 8006092:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006096:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800609a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6959      	ldr	r1, [r3, #20]
 80060a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80060ac:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80060b0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80060b4:	6800      	ldr	r0, [r0, #0]
 80060b6:	f000 fe58 	bl	8006d6a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80060ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060e0:	817b      	strh	r3, [r7, #10]
 80060e2:	897b      	ldrh	r3, [r7, #10]
 80060e4:	f083 0310 	eor.w	r3, r3, #16
 80060e8:	817b      	strh	r3, [r7, #10]
 80060ea:	897b      	ldrh	r3, [r7, #10]
 80060ec:	f083 0320 	eor.w	r3, r3, #32
 80060f0:	817b      	strh	r3, [r7, #10]
 80060f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006100:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	441a      	add	r2, r3
 800610c:	897b      	ldrh	r3, [r7, #10]
 800610e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006112:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800611a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800611e:	b29b      	uxth	r3, r3
 8006120:	8013      	strh	r3, [r2, #0]
 8006122:	f000 bcde 	b.w	8006ae2 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006126:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800612a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	7b1b      	ldrb	r3, [r3, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	f040 80bb 	bne.w	80062ae <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699a      	ldr	r2, [r3, #24]
 8006144:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006148:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	429a      	cmp	r2, r3
 8006152:	d917      	bls.n	8006184 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006158:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006164:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006168:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	699a      	ldr	r2, [r3, #24]
 8006170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006174:	1ad2      	subs	r2, r2, r3
 8006176:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	619a      	str	r2, [r3, #24]
 8006182:	e00e      	b.n	80061a2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006194:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006198:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2200      	movs	r2, #0
 80061a0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80061a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061be:	b29b      	uxth	r3, r3
 80061c0:	461a      	mov	r2, r3
 80061c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80061c6:	4413      	add	r3, r2
 80061c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	011a      	lsls	r2, r3, #4
 80061da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80061de:	4413      	add	r3, r2
 80061e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80061e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80061e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061ec:	881b      	ldrh	r3, [r3, #0]
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061fa:	801a      	strh	r2, [r3, #0]
 80061fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006200:	2b3e      	cmp	r3, #62	@ 0x3e
 8006202:	d924      	bls.n	800624e <USB_EPStartXfer+0xec2>
 8006204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800620e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006212:	f003 031f 	and.w	r3, r3, #31
 8006216:	2b00      	cmp	r3, #0
 8006218:	d104      	bne.n	8006224 <USB_EPStartXfer+0xe98>
 800621a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800621e:	3b01      	subs	r3, #1
 8006220:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006224:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006228:	881b      	ldrh	r3, [r3, #0]
 800622a:	b29a      	uxth	r2, r3
 800622c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006230:	b29b      	uxth	r3, r3
 8006232:	029b      	lsls	r3, r3, #10
 8006234:	b29b      	uxth	r3, r3
 8006236:	4313      	orrs	r3, r2
 8006238:	b29b      	uxth	r3, r3
 800623a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800623e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006242:	b29a      	uxth	r2, r3
 8006244:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006248:	801a      	strh	r2, [r3, #0]
 800624a:	f000 bc10 	b.w	8006a6e <USB_EPStartXfer+0x16e2>
 800624e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10c      	bne.n	8006270 <USB_EPStartXfer+0xee4>
 8006256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800625a:	881b      	ldrh	r3, [r3, #0]
 800625c:	b29b      	uxth	r3, r3
 800625e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006262:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006266:	b29a      	uxth	r2, r3
 8006268:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800626c:	801a      	strh	r2, [r3, #0]
 800626e:	e3fe      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
 8006270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006274:	085b      	lsrs	r3, r3, #1
 8006276:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800627a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d004      	beq.n	8006290 <USB_EPStartXfer+0xf04>
 8006286:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800628a:	3301      	adds	r3, #1
 800628c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006290:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006294:	881b      	ldrh	r3, [r3, #0]
 8006296:	b29a      	uxth	r2, r3
 8006298:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800629c:	b29b      	uxth	r3, r3
 800629e:	029b      	lsls	r3, r3, #10
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	4313      	orrs	r3, r2
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062aa:	801a      	strh	r2, [r3, #0]
 80062ac:	e3df      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80062ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	78db      	ldrb	r3, [r3, #3]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	f040 8218 	bne.w	80066f0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80062c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	785b      	ldrb	r3, [r3, #1]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f040 809d 	bne.w	800640c <USB_EPStartXfer+0x1080>
 80062d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	461a      	mov	r2, r3
 80062f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062f6:	4413      	add	r3, r2
 80062f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	011a      	lsls	r2, r3, #4
 800630a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800630e:	4413      	add	r3, r2
 8006310:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006314:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006318:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800631c:	881b      	ldrh	r3, [r3, #0]
 800631e:	b29b      	uxth	r3, r3
 8006320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006324:	b29a      	uxth	r2, r3
 8006326:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800632a:	801a      	strh	r2, [r3, #0]
 800632c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006330:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	2b3e      	cmp	r3, #62	@ 0x3e
 800633a:	d92b      	bls.n	8006394 <USB_EPStartXfer+0x1008>
 800633c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	095b      	lsrs	r3, r3, #5
 800634a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800634e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	f003 031f 	and.w	r3, r3, #31
 800635e:	2b00      	cmp	r3, #0
 8006360:	d104      	bne.n	800636c <USB_EPStartXfer+0xfe0>
 8006362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006366:	3b01      	subs	r3, #1
 8006368:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800636c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006370:	881b      	ldrh	r3, [r3, #0]
 8006372:	b29a      	uxth	r2, r3
 8006374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006378:	b29b      	uxth	r3, r3
 800637a:	029b      	lsls	r3, r3, #10
 800637c:	b29b      	uxth	r3, r3
 800637e:	4313      	orrs	r3, r2
 8006380:	b29b      	uxth	r3, r3
 8006382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800638a:	b29a      	uxth	r2, r3
 800638c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006390:	801a      	strh	r2, [r3, #0]
 8006392:	e070      	b.n	8006476 <USB_EPStartXfer+0x10ea>
 8006394:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006398:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10c      	bne.n	80063be <USB_EPStartXfer+0x1032>
 80063a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063a8:	881b      	ldrh	r3, [r3, #0]
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063ba:	801a      	strh	r2, [r3, #0]
 80063bc:	e05b      	b.n	8006476 <USB_EPStartXfer+0x10ea>
 80063be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	085b      	lsrs	r3, r3, #1
 80063cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d004      	beq.n	80063ee <USB_EPStartXfer+0x1062>
 80063e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063e8:	3301      	adds	r3, #1
 80063ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063f2:	881b      	ldrh	r3, [r3, #0]
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	029b      	lsls	r3, r3, #10
 80063fe:	b29b      	uxth	r3, r3
 8006400:	4313      	orrs	r3, r2
 8006402:	b29a      	uxth	r2, r3
 8006404:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006408:	801a      	strh	r2, [r3, #0]
 800640a:	e034      	b.n	8006476 <USB_EPStartXfer+0x10ea>
 800640c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006410:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	785b      	ldrb	r3, [r3, #1]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d12c      	bne.n	8006476 <USB_EPStartXfer+0x10ea>
 800641c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006420:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800642a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800642e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006438:	b29b      	uxth	r3, r3
 800643a:	461a      	mov	r2, r3
 800643c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006440:	4413      	add	r3, r2
 8006442:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006446:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800644a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	011a      	lsls	r2, r3, #4
 8006454:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006458:	4413      	add	r3, r2
 800645a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800645e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006462:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006466:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	b29a      	uxth	r2, r3
 8006470:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006474:	801a      	strh	r2, [r3, #0]
 8006476:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800647a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006488:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	785b      	ldrb	r3, [r3, #1]
 8006490:	2b00      	cmp	r3, #0
 8006492:	f040 809d 	bne.w	80065d0 <USB_EPStartXfer+0x1244>
 8006496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800649a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	461a      	mov	r2, r3
 80064b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064ba:	4413      	add	r3, r2
 80064bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	011a      	lsls	r2, r3, #4
 80064ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064d2:	4413      	add	r3, r2
 80064d4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80064d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064ee:	801a      	strh	r2, [r3, #0]
 80064f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80064fe:	d92b      	bls.n	8006558 <USB_EPStartXfer+0x11cc>
 8006500:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006504:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	095b      	lsrs	r3, r3, #5
 800650e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006516:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 031f 	and.w	r3, r3, #31
 8006522:	2b00      	cmp	r3, #0
 8006524:	d104      	bne.n	8006530 <USB_EPStartXfer+0x11a4>
 8006526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800652a:	3b01      	subs	r3, #1
 800652c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006530:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	b29a      	uxth	r2, r3
 8006538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800653c:	b29b      	uxth	r3, r3
 800653e:	029b      	lsls	r3, r3, #10
 8006540:	b29b      	uxth	r3, r3
 8006542:	4313      	orrs	r3, r2
 8006544:	b29b      	uxth	r3, r3
 8006546:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800654a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800654e:	b29a      	uxth	r2, r3
 8006550:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006554:	801a      	strh	r2, [r3, #0]
 8006556:	e069      	b.n	800662c <USB_EPStartXfer+0x12a0>
 8006558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800655c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10c      	bne.n	8006582 <USB_EPStartXfer+0x11f6>
 8006568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29b      	uxth	r3, r3
 8006570:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006574:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006578:	b29a      	uxth	r2, r3
 800657a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800657e:	801a      	strh	r2, [r3, #0]
 8006580:	e054      	b.n	800662c <USB_EPStartXfer+0x12a0>
 8006582:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006586:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	085b      	lsrs	r3, r3, #1
 8006590:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006594:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006598:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d004      	beq.n	80065b2 <USB_EPStartXfer+0x1226>
 80065a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ac:	3301      	adds	r3, #1
 80065ae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065b6:	881b      	ldrh	r3, [r3, #0]
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065be:	b29b      	uxth	r3, r3
 80065c0:	029b      	lsls	r3, r3, #10
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	4313      	orrs	r3, r2
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065cc:	801a      	strh	r2, [r3, #0]
 80065ce:	e02d      	b.n	800662c <USB_EPStartXfer+0x12a0>
 80065d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	785b      	ldrb	r3, [r3, #1]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d125      	bne.n	800662c <USB_EPStartXfer+0x12a0>
 80065e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	461a      	mov	r2, r3
 80065f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80065f6:	4413      	add	r3, r2
 80065f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80065fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006600:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	011a      	lsls	r2, r3, #4
 800660a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800660e:	4413      	add	r3, r2
 8006610:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006614:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800661c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	b29a      	uxth	r2, r3
 8006626:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800662a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800662c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006630:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69db      	ldr	r3, [r3, #28]
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 8218 	beq.w	8006a6e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800663e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006642:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800664c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	881b      	ldrh	r3, [r3, #0]
 800665a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800665e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <USB_EPStartXfer+0x12ea>
 800666a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10d      	bne.n	8006692 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006676:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800667a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800667e:	2b00      	cmp	r3, #0
 8006680:	f040 81f5 	bne.w	8006a6e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006684:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	f040 81ee 	bne.w	8006a6e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006696:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	881b      	ldrh	r3, [r3, #0]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80066bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	441a      	add	r2, r3
 80066d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80066da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	8013      	strh	r3, [r2, #0]
 80066ee:	e1be      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80066f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	78db      	ldrb	r3, [r3, #3]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	f040 81b4 	bne.w	8006a6a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006702:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006706:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699a      	ldr	r2, [r3, #24]
 800670e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006712:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	429a      	cmp	r2, r3
 800671c:	d917      	bls.n	800674e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800671e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006722:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800672e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006732:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673e:	1ad2      	subs	r2, r2, r3
 8006740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	619a      	str	r2, [r3, #24]
 800674c:	e00e      	b.n	800676c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800674e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006752:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800675e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006762:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2200      	movs	r2, #0
 800676a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800676c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006770:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	785b      	ldrb	r3, [r3, #1]
 8006778:	2b00      	cmp	r3, #0
 800677a:	f040 8085 	bne.w	8006888 <USB_EPStartXfer+0x14fc>
 800677e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006782:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800678c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006790:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800679a:	b29b      	uxth	r3, r3
 800679c:	461a      	mov	r2, r3
 800679e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067a2:	4413      	add	r3, r2
 80067a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	011a      	lsls	r2, r3, #4
 80067b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067ba:	4413      	add	r3, r2
 80067bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80067c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067d6:	801a      	strh	r2, [r3, #0]
 80067d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80067de:	d923      	bls.n	8006828 <USB_EPStartXfer+0x149c>
 80067e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067e4:	095b      	lsrs	r3, r3, #5
 80067e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80067ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ee:	f003 031f 	and.w	r3, r3, #31
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d104      	bne.n	8006800 <USB_EPStartXfer+0x1474>
 80067f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067fa:	3b01      	subs	r3, #1
 80067fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006800:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006804:	881b      	ldrh	r3, [r3, #0]
 8006806:	b29a      	uxth	r2, r3
 8006808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800680c:	b29b      	uxth	r3, r3
 800680e:	029b      	lsls	r3, r3, #10
 8006810:	b29b      	uxth	r3, r3
 8006812:	4313      	orrs	r3, r2
 8006814:	b29b      	uxth	r3, r3
 8006816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800681a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800681e:	b29a      	uxth	r2, r3
 8006820:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006824:	801a      	strh	r2, [r3, #0]
 8006826:	e060      	b.n	80068ea <USB_EPStartXfer+0x155e>
 8006828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10c      	bne.n	800684a <USB_EPStartXfer+0x14be>
 8006830:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006834:	881b      	ldrh	r3, [r3, #0]
 8006836:	b29b      	uxth	r3, r3
 8006838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800683c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006840:	b29a      	uxth	r2, r3
 8006842:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006846:	801a      	strh	r2, [r3, #0]
 8006848:	e04f      	b.n	80068ea <USB_EPStartXfer+0x155e>
 800684a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800684e:	085b      	lsrs	r3, r3, #1
 8006850:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d004      	beq.n	800686a <USB_EPStartXfer+0x14de>
 8006860:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006864:	3301      	adds	r3, #1
 8006866:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800686a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29a      	uxth	r2, r3
 8006872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006876:	b29b      	uxth	r3, r3
 8006878:	029b      	lsls	r3, r3, #10
 800687a:	b29b      	uxth	r3, r3
 800687c:	4313      	orrs	r3, r2
 800687e:	b29a      	uxth	r2, r3
 8006880:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006884:	801a      	strh	r2, [r3, #0]
 8006886:	e030      	b.n	80068ea <USB_EPStartXfer+0x155e>
 8006888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800688c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	785b      	ldrb	r3, [r3, #1]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d128      	bne.n	80068ea <USB_EPStartXfer+0x155e>
 8006898:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800689c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80068a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	461a      	mov	r2, r3
 80068b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068bc:	4413      	add	r3, r2
 80068be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80068c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	011a      	lsls	r2, r3, #4
 80068d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068d4:	4413      	add	r3, r2
 80068d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80068da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80068e8:	801a      	strh	r2, [r3, #0]
 80068ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	785b      	ldrb	r3, [r3, #1]
 8006904:	2b00      	cmp	r3, #0
 8006906:	f040 8085 	bne.w	8006a14 <USB_EPStartXfer+0x1688>
 800690a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800690e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800691c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006926:	b29b      	uxth	r3, r3
 8006928:	461a      	mov	r2, r3
 800692a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800692e:	4413      	add	r3, r2
 8006930:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	011a      	lsls	r2, r3, #4
 8006942:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006946:	4413      	add	r3, r2
 8006948:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800694c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006950:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006954:	881b      	ldrh	r3, [r3, #0]
 8006956:	b29b      	uxth	r3, r3
 8006958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800695c:	b29a      	uxth	r2, r3
 800695e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006962:	801a      	strh	r2, [r3, #0]
 8006964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006968:	2b3e      	cmp	r3, #62	@ 0x3e
 800696a:	d923      	bls.n	80069b4 <USB_EPStartXfer+0x1628>
 800696c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006970:	095b      	lsrs	r3, r3, #5
 8006972:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800697a:	f003 031f 	and.w	r3, r3, #31
 800697e:	2b00      	cmp	r3, #0
 8006980:	d104      	bne.n	800698c <USB_EPStartXfer+0x1600>
 8006982:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006986:	3b01      	subs	r3, #1
 8006988:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800698c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	b29a      	uxth	r2, r3
 8006994:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006998:	b29b      	uxth	r3, r3
 800699a:	029b      	lsls	r3, r3, #10
 800699c:	b29b      	uxth	r3, r3
 800699e:	4313      	orrs	r3, r2
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069b0:	801a      	strh	r2, [r3, #0]
 80069b2:	e05c      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
 80069b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10c      	bne.n	80069d6 <USB_EPStartXfer+0x164a>
 80069bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069d2:	801a      	strh	r2, [r3, #0]
 80069d4:	e04b      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
 80069d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069da:	085b      	lsrs	r3, r3, #1
 80069dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d004      	beq.n	80069f6 <USB_EPStartXfer+0x166a>
 80069ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069f0:	3301      	adds	r3, #1
 80069f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	b29a      	uxth	r2, r3
 80069fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	029b      	lsls	r3, r3, #10
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a10:	801a      	strh	r2, [r3, #0]
 8006a12:	e02c      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
 8006a14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	785b      	ldrb	r3, [r3, #1]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d124      	bne.n	8006a6e <USB_EPStartXfer+0x16e2>
 8006a24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	461a      	mov	r2, r3
 8006a36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	011a      	lsls	r2, r3, #4
 8006a4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a52:	4413      	add	r3, r2
 8006a54:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006a58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a66:	801a      	strh	r2, [r3, #0]
 8006a68:	e001      	b.n	8006a6e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e03a      	b.n	8006ae4 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	4413      	add	r3, r2
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a94:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006a98:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006a9c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006aa0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006aa4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006aa8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006aac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006ab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ab4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006abe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	441a      	add	r2, r3
 8006aca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006ace:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ad2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ad6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b085      	sub	sp, #20
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	785b      	ldrb	r3, [r3, #1]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d020      	beq.n	8006b42 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4413      	add	r3, r2
 8006b0a:	881b      	ldrh	r3, [r3, #0]
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b16:	81bb      	strh	r3, [r7, #12]
 8006b18:	89bb      	ldrh	r3, [r7, #12]
 8006b1a:	f083 0310 	eor.w	r3, r3, #16
 8006b1e:	81bb      	strh	r3, [r7, #12]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	441a      	add	r2, r3
 8006b2a:	89bb      	ldrh	r3, [r7, #12]
 8006b2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	8013      	strh	r3, [r2, #0]
 8006b40:	e01f      	b.n	8006b82 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4413      	add	r3, r2
 8006b4c:	881b      	ldrh	r3, [r3, #0]
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b58:	81fb      	strh	r3, [r7, #14]
 8006b5a:	89fb      	ldrh	r3, [r7, #14]
 8006b5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006b60:	81fb      	strh	r3, [r7, #14]
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	441a      	add	r2, r3
 8006b6c:	89fb      	ldrh	r3, [r7, #14]
 8006b6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006b82:	2300      	movs	r3, #0
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3714      	adds	r7, #20
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bc80      	pop	{r7}
 8006b8c:	4770      	bx	lr

08006b8e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b087      	sub	sp, #28
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	7b1b      	ldrb	r3, [r3, #12]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f040 809d 	bne.w	8006cdc <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	785b      	ldrb	r3, [r3, #1]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d04c      	beq.n	8006c44 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	4413      	add	r3, r2
 8006bb4:	881b      	ldrh	r3, [r3, #0]
 8006bb6:	823b      	strh	r3, [r7, #16]
 8006bb8:	8a3b      	ldrh	r3, [r7, #16]
 8006bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d01b      	beq.n	8006bfa <USB_EPClearStall+0x6c>
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4413      	add	r3, r2
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd8:	81fb      	strh	r3, [r7, #14]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	441a      	add	r2, r3
 8006be4:	89fb      	ldrh	r3, [r7, #14]
 8006be6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	78db      	ldrb	r3, [r3, #3]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d06c      	beq.n	8006cdc <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	881b      	ldrh	r3, [r3, #0]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c18:	81bb      	strh	r3, [r7, #12]
 8006c1a:	89bb      	ldrh	r3, [r7, #12]
 8006c1c:	f083 0320 	eor.w	r3, r3, #32
 8006c20:	81bb      	strh	r3, [r7, #12]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	441a      	add	r2, r3
 8006c2c:	89bb      	ldrh	r3, [r7, #12]
 8006c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	8013      	strh	r3, [r2, #0]
 8006c42:	e04b      	b.n	8006cdc <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4413      	add	r3, r2
 8006c4e:	881b      	ldrh	r3, [r3, #0]
 8006c50:	82fb      	strh	r3, [r7, #22]
 8006c52:	8afb      	ldrh	r3, [r7, #22]
 8006c54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d01b      	beq.n	8006c94 <USB_EPClearStall+0x106>
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	881b      	ldrh	r3, [r3, #0]
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c72:	82bb      	strh	r3, [r7, #20]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	441a      	add	r2, r3
 8006c7e:	8abb      	ldrh	r3, [r7, #20]
 8006c80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4413      	add	r3, r2
 8006c9e:	881b      	ldrh	r3, [r3, #0]
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006caa:	827b      	strh	r3, [r7, #18]
 8006cac:	8a7b      	ldrh	r3, [r7, #18]
 8006cae:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006cb2:	827b      	strh	r3, [r7, #18]
 8006cb4:	8a7b      	ldrh	r3, [r7, #18]
 8006cb6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006cba:	827b      	strh	r3, [r7, #18]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	441a      	add	r2, r3
 8006cc6:	8a7b      	ldrh	r3, [r7, #18]
 8006cc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	371c      	adds	r7, #28
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bc80      	pop	{r7}
 8006ce6:	4770      	bx	lr

08006ce8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006cf4:	78fb      	ldrb	r3, [r7, #3]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d103      	bne.n	8006d02 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2280      	movs	r2, #128	@ 0x80
 8006cfe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bc80      	pop	{r7}
 8006d0c:	4770      	bx	lr

08006d0e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b083      	sub	sp, #12
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr

08006d22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bc80      	pop	{r7}
 8006d34:	4770      	bx	lr

08006d36 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b085      	sub	sp, #20
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006d48:	68fb      	ldr	r3, [r7, #12]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bc80      	pop	{r7}
 8006d52:	4770      	bx	lr

08006d54 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bc80      	pop	{r7}
 8006d68:	4770      	bx	lr

08006d6a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b08b      	sub	sp, #44	@ 0x2c
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	60f8      	str	r0, [r7, #12]
 8006d72:	60b9      	str	r1, [r7, #8]
 8006d74:	4611      	mov	r1, r2
 8006d76:	461a      	mov	r2, r3
 8006d78:	460b      	mov	r3, r1
 8006d7a:	80fb      	strh	r3, [r7, #6]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006d80:	88bb      	ldrh	r3, [r7, #4]
 8006d82:	3301      	adds	r3, #1
 8006d84:	085b      	lsrs	r3, r3, #1
 8006d86:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	005a      	lsls	r2, r3, #1
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d9c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006da2:	e01f      	b.n	8006de4 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	3301      	adds	r3, #1
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	b21b      	sxth	r3, r3
 8006db2:	021b      	lsls	r3, r3, #8
 8006db4:	b21a      	sxth	r2, r3
 8006db6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	b21b      	sxth	r3, r3
 8006dbe:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	8a7a      	ldrh	r2, [r7, #18]
 8006dc4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	3302      	adds	r3, #2
 8006dca:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006dcc:	6a3b      	ldr	r3, [r7, #32]
 8006dce:	3302      	adds	r3, #2
 8006dd0:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	3b01      	subs	r3, #1
 8006de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1dc      	bne.n	8006da4 <USB_WritePMA+0x3a>
  }
}
 8006dea:	bf00      	nop
 8006dec:	bf00      	nop
 8006dee:	372c      	adds	r7, #44	@ 0x2c
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bc80      	pop	{r7}
 8006df4:	4770      	bx	lr

08006df6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b08b      	sub	sp, #44	@ 0x2c
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	60f8      	str	r0, [r7, #12]
 8006dfe:	60b9      	str	r1, [r7, #8]
 8006e00:	4611      	mov	r1, r2
 8006e02:	461a      	mov	r2, r3
 8006e04:	460b      	mov	r3, r1
 8006e06:	80fb      	strh	r3, [r7, #6]
 8006e08:	4613      	mov	r3, r2
 8006e0a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006e0c:	88bb      	ldrh	r3, [r7, #4]
 8006e0e:	085b      	lsrs	r3, r3, #1
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006e1c:	88fb      	ldrh	r3, [r7, #6]
 8006e1e:	005a      	lsls	r2, r3, #1
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e28:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e2e:	e01b      	b.n	8006e68 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006e30:	6a3b      	ldr	r3, [r7, #32]
 8006e32:	881b      	ldrh	r3, [r3, #0]
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006e38:	6a3b      	ldr	r3, [r7, #32]
 8006e3a:	3302      	adds	r3, #2
 8006e3c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	0a1b      	lsrs	r3, r3, #8
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	3302      	adds	r3, #2
 8006e60:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e64:	3b01      	subs	r3, #1
 8006e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1e0      	bne.n	8006e30 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006e6e:	88bb      	ldrh	r3, [r7, #4]
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d007      	beq.n	8006e8a <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	881b      	ldrh	r3, [r3, #0]
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	b2da      	uxtb	r2, r3
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	701a      	strb	r2, [r3, #0]
  }
}
 8006e8a:	bf00      	nop
 8006e8c:	372c      	adds	r7, #44	@ 0x2c
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bc80      	pop	{r7}
 8006e92:	4770      	bx	lr

08006e94 <PICCom_Init>:
static uint8_t rx_buffer_position = 0;
static PIC_Status_t last_status;
static bool new_status = false;

void PICCom_Init(UART_HandleTypeDef *huart)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
	PIC_UART = huart;
 8006e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed0 <PICCom_Init+0x3c>)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6013      	str	r3, [r2, #0]

	rx_buffer_position = 0;
 8006ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed4 <PICCom_Init+0x40>)
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	701a      	strb	r2, [r3, #0]
	new_status = false;
 8006ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed8 <PICCom_Init+0x44>)
 8006eaa:	2200      	movs	r2, #0
 8006eac:	701a      	strb	r2, [r3, #0]
	memset(rx_frame, 0, sizeof(rx_frame));
 8006eae:	2208      	movs	r2, #8
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	480a      	ldr	r0, [pc, #40]	@ (8006edc <PICCom_Init+0x48>)
 8006eb4:	f002 f9da 	bl	800926c <memset>
	HAL_UART_Receive_IT(PIC_UART, &rx_byte, 1);
 8006eb8:	4b05      	ldr	r3, [pc, #20]	@ (8006ed0 <PICCom_Init+0x3c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	4908      	ldr	r1, [pc, #32]	@ (8006ee0 <PICCom_Init+0x4c>)
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fc fec2 	bl	8003c4a <HAL_UART_Receive_IT>
}
 8006ec6:	bf00      	nop
 8006ec8:	3708      	adds	r7, #8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	20000268 	.word	0x20000268
 8006ed4:	20000278 	.word	0x20000278
 8006ed8:	20000280 	.word	0x20000280
 8006edc:	20000270 	.word	0x20000270
 8006ee0:	2000026c 	.word	0x2000026c

08006ee4 <PICCom_RxCallback>:

void PICCom_RxCallback(UART_HandleTypeDef *huart)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
	if (huart != PIC_UART) { return; }
 8006eec:	4b3b      	ldr	r3, [pc, #236]	@ (8006fdc <PICCom_RxCallback+0xf8>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d16d      	bne.n	8006fd2 <PICCom_RxCallback+0xee>

	uint8_t byte_val = rx_byte;
 8006ef6:	4b3a      	ldr	r3, [pc, #232]	@ (8006fe0 <PICCom_RxCallback+0xfc>)
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	737b      	strb	r3, [r7, #13]

	if (rx_buffer_position == 0 && byte_val != PIC_TRAME_START) {
 8006efc:	4b39      	ldr	r3, [pc, #228]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10a      	bne.n	8006f1a <PICCom_RxCallback+0x36>
 8006f04:	7b7b      	ldrb	r3, [r7, #13]
 8006f06:	2b47      	cmp	r3, #71	@ 0x47
 8006f08:	d007      	beq.n	8006f1a <PICCom_RxCallback+0x36>
		HAL_UART_Receive_IT(PIC_UART, &rx_byte, 1);
 8006f0a:	4b34      	ldr	r3, [pc, #208]	@ (8006fdc <PICCom_RxCallback+0xf8>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	4933      	ldr	r1, [pc, #204]	@ (8006fe0 <PICCom_RxCallback+0xfc>)
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7fc fe99 	bl	8003c4a <HAL_UART_Receive_IT>
		return;
 8006f18:	e05c      	b.n	8006fd4 <PICCom_RxCallback+0xf0>
	}

	if (rx_buffer_position == 1 && byte_val != PIC_TRAME_CONFIRM) {
 8006f1a:	4b32      	ldr	r3, [pc, #200]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d10d      	bne.n	8006f3e <PICCom_RxCallback+0x5a>
 8006f22:	7b7b      	ldrb	r3, [r7, #13]
 8006f24:	2b4f      	cmp	r3, #79	@ 0x4f
 8006f26:	d00a      	beq.n	8006f3e <PICCom_RxCallback+0x5a>
	    rx_buffer_position = 0;
 8006f28:	4b2e      	ldr	r3, [pc, #184]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
	    HAL_UART_Receive_IT(PIC_UART, &rx_byte, 1);
 8006f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006fdc <PICCom_RxCallback+0xf8>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2201      	movs	r2, #1
 8006f34:	492a      	ldr	r1, [pc, #168]	@ (8006fe0 <PICCom_RxCallback+0xfc>)
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fc fe87 	bl	8003c4a <HAL_UART_Receive_IT>
	    return;
 8006f3c:	e04a      	b.n	8006fd4 <PICCom_RxCallback+0xf0>
	}

	rx_frame[rx_buffer_position++] = byte_val;
 8006f3e:	4b29      	ldr	r3, [pc, #164]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	1c5a      	adds	r2, r3, #1
 8006f44:	b2d1      	uxtb	r1, r2
 8006f46:	4a27      	ldr	r2, [pc, #156]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f48:	7011      	strb	r1, [r2, #0]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4a26      	ldr	r2, [pc, #152]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f4e:	7b7b      	ldrb	r3, [r7, #13]
 8006f50:	5453      	strb	r3, [r2, r1]

	if (rx_buffer_position >= PIC_FRAME_SIZE) {
 8006f52:	4b24      	ldr	r3, [pc, #144]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	2b07      	cmp	r3, #7
 8006f58:	d902      	bls.n	8006f60 <PICCom_RxCallback+0x7c>
		rx_buffer_position = 0;
 8006f5a:	4b22      	ldr	r3, [pc, #136]	@ (8006fe4 <PICCom_RxCallback+0x100>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	701a      	strb	r2, [r3, #0]
	}



	if (rx_frame[0] == PIC_TRAME_START && rx_frame[1] == PIC_TRAME_CONFIRM)
 8006f60:	4b21      	ldr	r3, [pc, #132]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	2b47      	cmp	r3, #71	@ 0x47
 8006f66:	d12c      	bne.n	8006fc2 <PICCom_RxCallback+0xde>
 8006f68:	4b1f      	ldr	r3, [pc, #124]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f6a:	785b      	ldrb	r3, [r3, #1]
 8006f6c:	2b4f      	cmp	r3, #79	@ 0x4f
 8006f6e:	d128      	bne.n	8006fc2 <PICCom_RxCallback+0xde>
	{
		uint8_t checksum = 0;
 8006f70:	2300      	movs	r3, #0
 8006f72:	73fb      	strb	r3, [r7, #15]
		for (uint8_t i = 0;  i < 7; i++) { checksum += rx_frame[i]; }
 8006f74:	2300      	movs	r3, #0
 8006f76:	73bb      	strb	r3, [r7, #14]
 8006f78:	e008      	b.n	8006f8c <PICCom_RxCallback+0xa8>
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
 8006f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f7e:	5cd2      	ldrb	r2, [r2, r3]
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
 8006f82:	4413      	add	r3, r2
 8006f84:	73fb      	strb	r3, [r7, #15]
 8006f86:	7bbb      	ldrb	r3, [r7, #14]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	73bb      	strb	r3, [r7, #14]
 8006f8c:	7bbb      	ldrb	r3, [r7, #14]
 8006f8e:	2b06      	cmp	r3, #6
 8006f90:	d9f3      	bls.n	8006f7a <PICCom_RxCallback+0x96>

		if (checksum == rx_frame[7])
 8006f92:	4b15      	ldr	r3, [pc, #84]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f94:	79db      	ldrb	r3, [r3, #7]
 8006f96:	7bfa      	ldrb	r2, [r7, #15]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d112      	bne.n	8006fc2 <PICCom_RxCallback+0xde>
		{
			last_status.x       = rx_frame[2];
 8006f9c:	4b12      	ldr	r3, [pc, #72]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006f9e:	789a      	ldrb	r2, [r3, #2]
 8006fa0:	4b12      	ldr	r3, [pc, #72]	@ (8006fec <PICCom_RxCallback+0x108>)
 8006fa2:	701a      	strb	r2, [r3, #0]
			last_status.y       = rx_frame[3];
 8006fa4:	4b10      	ldr	r3, [pc, #64]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006fa6:	78da      	ldrb	r2, [r3, #3]
 8006fa8:	4b10      	ldr	r3, [pc, #64]	@ (8006fec <PICCom_RxCallback+0x108>)
 8006faa:	705a      	strb	r2, [r3, #1]
			last_status.pince   = rx_frame[4];
 8006fac:	4b0e      	ldr	r3, [pc, #56]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006fae:	791a      	ldrb	r2, [r3, #4]
 8006fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8006fec <PICCom_RxCallback+0x108>)
 8006fb2:	709a      	strb	r2, [r3, #2]
			last_status.balance = rx_frame[5];
 8006fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe8 <PICCom_RxCallback+0x104>)
 8006fb6:	795a      	ldrb	r2, [r3, #5]
 8006fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8006fec <PICCom_RxCallback+0x108>)
 8006fba:	70da      	strb	r2, [r3, #3]

			new_status = true;
 8006fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff0 <PICCom_RxCallback+0x10c>)
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	701a      	strb	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(PIC_UART, &rx_byte, 1);
 8006fc2:	4b06      	ldr	r3, [pc, #24]	@ (8006fdc <PICCom_RxCallback+0xf8>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	4905      	ldr	r1, [pc, #20]	@ (8006fe0 <PICCom_RxCallback+0xfc>)
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fc fe3d 	bl	8003c4a <HAL_UART_Receive_IT>
 8006fd0:	e000      	b.n	8006fd4 <PICCom_RxCallback+0xf0>
	if (huart != PIC_UART) { return; }
 8006fd2:	bf00      	nop
}
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	20000268 	.word	0x20000268
 8006fe0:	2000026c 	.word	0x2000026c
 8006fe4:	20000278 	.word	0x20000278
 8006fe8:	20000270 	.word	0x20000270
 8006fec:	2000027c 	.word	0x2000027c
 8006ff0:	20000280 	.word	0x20000280

08006ff4 <PICCom_NewStatus>:

bool PICCom_NewStatus(void)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
	return new_status;
 8006ff8:	4b02      	ldr	r3, [pc, #8]	@ (8007004 <PICCom_NewStatus+0x10>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bc80      	pop	{r7}
 8007002:	4770      	bx	lr
 8007004:	20000280 	.word	0x20000280

08007008 <PICCom_GetStatus>:

PIC_Status_t PICCom_GetStatus(void)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
	new_status = false;
 800700e:	4b0c      	ldr	r3, [pc, #48]	@ (8007040 <PICCom_GetStatus+0x38>)
 8007010:	2200      	movs	r2, #0
 8007012:	701a      	strb	r2, [r3, #0]
	return last_status;
 8007014:	4b0b      	ldr	r3, [pc, #44]	@ (8007044 <PICCom_GetStatus+0x3c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	607b      	str	r3, [r7, #4]
 800701a:	2300      	movs	r3, #0
 800701c:	793a      	ldrb	r2, [r7, #4]
 800701e:	f362 0307 	bfi	r3, r2, #0, #8
 8007022:	797a      	ldrb	r2, [r7, #5]
 8007024:	f362 230f 	bfi	r3, r2, #8, #8
 8007028:	79ba      	ldrb	r2, [r7, #6]
 800702a:	f362 4317 	bfi	r3, r2, #16, #8
 800702e:	79fa      	ldrb	r2, [r7, #7]
 8007030:	f362 631f 	bfi	r3, r2, #24, #8
}
 8007034:	4618      	mov	r0, r3
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	bc80      	pop	{r7}
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	20000280 	.word	0x20000280
 8007044:	2000027c 	.word	0x2000027c

08007048 <PICCom_SendPositions>:

HAL_StatusTypeDef PICCom_SendPositions(const Motor_Positions_t *pos)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
	if ((PIC_UART == NULL) || (pos ==NULL)) { return HAL_ERROR; }
 8007050:	4b1e      	ldr	r3, [pc, #120]	@ (80070cc <PICCom_SendPositions+0x84>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <PICCom_SendPositions+0x16>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <PICCom_SendPositions+0x1a>
 800705e:	2301      	movs	r3, #1
 8007060:	e030      	b.n	80070c4 <PICCom_SendPositions+0x7c>

	uint8_t frame_toSend[PIC_FRAME_SIZE];

	frame_toSend[0] = PIC_TRAME_START;
 8007062:	2347      	movs	r3, #71	@ 0x47
 8007064:	733b      	strb	r3, [r7, #12]
	frame_toSend[1] = PIC_TRAME_CONFIRM;
 8007066:	234f      	movs	r3, #79	@ 0x4f
 8007068:	737b      	strb	r3, [r7, #13]

	frame_toSend[2] = pos->motor0;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	73bb      	strb	r3, [r7, #14]
	frame_toSend[3] = pos->motor1;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	785b      	ldrb	r3, [r3, #1]
 8007074:	73fb      	strb	r3, [r7, #15]
	frame_toSend[4] = pos->motor2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	789b      	ldrb	r3, [r3, #2]
 800707a:	743b      	strb	r3, [r7, #16]
	frame_toSend[5] = pos->motor3;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	78db      	ldrb	r3, [r3, #3]
 8007080:	747b      	strb	r3, [r7, #17]
	frame_toSend[6] = pos->motor4;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	791b      	ldrb	r3, [r3, #4]
 8007086:	74bb      	strb	r3, [r7, #18]

	uint8_t checksum = 0;
 8007088:	2300      	movs	r3, #0
 800708a:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < 7; i++) { checksum += frame_toSend[i]; }
 800708c:	2300      	movs	r3, #0
 800708e:	75bb      	strb	r3, [r7, #22]
 8007090:	e00a      	b.n	80070a8 <PICCom_SendPositions+0x60>
 8007092:	7dbb      	ldrb	r3, [r7, #22]
 8007094:	3318      	adds	r3, #24
 8007096:	443b      	add	r3, r7
 8007098:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800709c:	7dfb      	ldrb	r3, [r7, #23]
 800709e:	4413      	add	r3, r2
 80070a0:	75fb      	strb	r3, [r7, #23]
 80070a2:	7dbb      	ldrb	r3, [r7, #22]
 80070a4:	3301      	adds	r3, #1
 80070a6:	75bb      	strb	r3, [r7, #22]
 80070a8:	7dbb      	ldrb	r3, [r7, #22]
 80070aa:	2b06      	cmp	r3, #6
 80070ac:	d9f1      	bls.n	8007092 <PICCom_SendPositions+0x4a>

	frame_toSend[7] = checksum;
 80070ae:	7dfb      	ldrb	r3, [r7, #23]
 80070b0:	74fb      	strb	r3, [r7, #19]

	return HAL_UART_Transmit(PIC_UART, frame_toSend, PIC_FRAME_SIZE, 10);
 80070b2:	4b06      	ldr	r3, [pc, #24]	@ (80070cc <PICCom_SendPositions+0x84>)
 80070b4:	6818      	ldr	r0, [r3, #0]
 80070b6:	f107 010c 	add.w	r1, r7, #12
 80070ba:	230a      	movs	r3, #10
 80070bc:	2208      	movs	r2, #8
 80070be:	f7fc fd39 	bl	8003b34 <HAL_UART_Transmit>
 80070c2:	4603      	mov	r3, r0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3718      	adds	r7, #24
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	20000268 	.word	0x20000268

080070d0 <LCD_Init>:
void LCD_Mode(uint8_t rs, uint8_t rw);
void LCD_write4bits(uint8_t data);
void LCD_CustomChar(uint8_t CGram_adress, uint8_t logo[8]);

void LCD_Init(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80070d6:	2032      	movs	r0, #50	@ 0x32
 80070d8:	f7f9 fbe0 	bl	800089c <HAL_Delay>
	LCD_Mode(0, 0);
 80070dc:	2100      	movs	r1, #0
 80070de:	2000      	movs	r0, #0
 80070e0:	f000 f83c 	bl	800715c <LCD_Mode>
	LCD_write4bits(0x03);
 80070e4:	2003      	movs	r0, #3
 80070e6:	f000 f855 	bl	8007194 <LCD_write4bits>
	HAL_Delay(5);
 80070ea:	2005      	movs	r0, #5
 80070ec:	f7f9 fbd6 	bl	800089c <HAL_Delay>
	LCD_write4bits(0x03);
 80070f0:	2003      	movs	r0, #3
 80070f2:	f000 f84f 	bl	8007194 <LCD_write4bits>
	HAL_Delay(5);
 80070f6:	2005      	movs	r0, #5
 80070f8:	f7f9 fbd0 	bl	800089c <HAL_Delay>
	LCD_write4bits(0x03);
 80070fc:	2003      	movs	r0, #3
 80070fe:	f000 f849 	bl	8007194 <LCD_write4bits>
	HAL_Delay(1);
 8007102:	2001      	movs	r0, #1
 8007104:	f7f9 fbca 	bl	800089c <HAL_Delay>
	LCD_write4bits(0x02);
 8007108:	2002      	movs	r0, #2
 800710a:	f000 f843 	bl	8007194 <LCD_write4bits>

	LCD_command(0x28);
 800710e:	2028      	movs	r0, #40	@ 0x28
 8007110:	f000 f886 	bl	8007220 <LCD_command>
	LCD_command(0x0F);
 8007114:	200f      	movs	r0, #15
 8007116:	f000 f883 	bl	8007220 <LCD_command>
	LCD_command(0x01);
 800711a:	2001      	movs	r0, #1
 800711c:	f000 f880 	bl	8007220 <LCD_command>
	HAL_Delay(3);
 8007120:	2003      	movs	r0, #3
 8007122:	f7f9 fbbb 	bl	800089c <HAL_Delay>
	LCD_command(0x06);
 8007126:	2006      	movs	r0, #6
 8007128:	f000 f87a 	bl	8007220 <LCD_command>
	HAL_Delay(10);
 800712c:	200a      	movs	r0, #10
 800712e:	f7f9 fbb5 	bl	800089c <HAL_Delay>

	uint8_t pacman[8] = {0x00, 0x1F, 0x1C, 0x18, 0x1C, 0x1F, 0x0E, 0x00};
 8007132:	4a09      	ldr	r2, [pc, #36]	@ (8007158 <LCD_Init+0x88>)
 8007134:	463b      	mov	r3, r7
 8007136:	e892 0003 	ldmia.w	r2, {r0, r1}
 800713a:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_CustomChar(0x48, pacman);
 800713e:	463b      	mov	r3, r7
 8007140:	4619      	mov	r1, r3
 8007142:	2048      	movs	r0, #72	@ 0x48
 8007144:	f000 f8bc 	bl	80072c0 <LCD_CustomChar>

	HAL_Delay(10);
 8007148:	200a      	movs	r0, #10
 800714a:	f7f9 fba7 	bl	800089c <HAL_Delay>

	return;
 800714e:	bf00      	nop
}
 8007150:	3708      	adds	r7, #8
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	080092e8 	.word	0x080092e8

0800715c <LCD_Mode>:

void LCD_Mode(uint8_t rs, uint8_t rw)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	4603      	mov	r3, r0
 8007164:	460a      	mov	r2, r1
 8007166:	71fb      	strb	r3, [r7, #7]
 8007168:	4613      	mov	r3, r2
 800716a:	71bb      	strb	r3, [r7, #6]
	// RS	Register Select	Choisit le registre cible (0 = commande, 1 = DDRAM)
	// RW	Read / Write	Choisit le sens du transfert (0 = ecriture, 1 = lecture)

	HAL_GPIO_WritePin(screen_rs_GPIO_Port, screen_rs_Pin, rs);
 800716c:	79fb      	ldrb	r3, [r7, #7]
 800716e:	461a      	mov	r2, r3
 8007170:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007174:	4806      	ldr	r0, [pc, #24]	@ (8007190 <LCD_Mode+0x34>)
 8007176:	f7fa f90b 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_r_w_GPIO_Port, screen_r_w_Pin, rw);
 800717a:	79bb      	ldrb	r3, [r7, #6]
 800717c:	461a      	mov	r2, r3
 800717e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007182:	4803      	ldr	r0, [pc, #12]	@ (8007190 <LCD_Mode+0x34>)
 8007184:	f7fa f904 	bl	8001390 <HAL_GPIO_WritePin>

	return;
 8007188:	bf00      	nop
}
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	40010c00 	.word	0x40010c00

08007194 <LCD_write4bits>:

void LCD_write4bits(uint8_t data)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	4603      	mov	r3, r0
 800719c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(screen_d4_GPIO_Port, screen_d4_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800719e:	79fb      	ldrb	r3, [r7, #7]
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	461a      	mov	r2, r3
 80071a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80071ac:	481b      	ldr	r0, [pc, #108]	@ (800721c <LCD_write4bits+0x88>)
 80071ae:	f7fa f8ef 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d5_GPIO_Port, screen_d5_Pin, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80071b2:	79fb      	ldrb	r3, [r7, #7]
 80071b4:	105b      	asrs	r3, r3, #1
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	461a      	mov	r2, r3
 80071c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80071c4:	4815      	ldr	r0, [pc, #84]	@ (800721c <LCD_write4bits+0x88>)
 80071c6:	f7fa f8e3 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d6_GPIO_Port, screen_d6_Pin, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80071ca:	79fb      	ldrb	r3, [r7, #7]
 80071cc:	109b      	asrs	r3, r3, #2
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	461a      	mov	r2, r3
 80071d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80071dc:	480f      	ldr	r0, [pc, #60]	@ (800721c <LCD_write4bits+0x88>)
 80071de:	f7fa f8d7 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d7_GPIO_Port, screen_d7_Pin, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80071e2:	79fb      	ldrb	r3, [r7, #7]
 80071e4:	10db      	asrs	r3, r3, #3
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	461a      	mov	r2, r3
 80071f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80071f4:	4809      	ldr	r0, [pc, #36]	@ (800721c <LCD_write4bits+0x88>)
 80071f6:	f7fa f8cb 	bl	8001390 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(screen_en_GPIO_Port, screen_en_Pin, GPIO_PIN_SET);
 80071fa:	2201      	movs	r2, #1
 80071fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007200:	4806      	ldr	r0, [pc, #24]	@ (800721c <LCD_write4bits+0x88>)
 8007202:	f7fa f8c5 	bl	8001390 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_en_GPIO_Port, screen_en_Pin, GPIO_PIN_RESET);
 8007206:	2200      	movs	r2, #0
 8007208:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800720c:	4803      	ldr	r0, [pc, #12]	@ (800721c <LCD_write4bits+0x88>)
 800720e:	f7fa f8bf 	bl	8001390 <HAL_GPIO_WritePin>

	return;
 8007212:	bf00      	nop
}
 8007214:	3708      	adds	r7, #8
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	40010c00 	.word	0x40010c00

08007220 <LCD_command>:

void LCD_command(uint8_t data)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	71fb      	strb	r3, [r7, #7]
	LCD_Mode(0, 0);
 800722a:	2100      	movs	r1, #0
 800722c:	2000      	movs	r0, #0
 800722e:	f7ff ff95 	bl	800715c <LCD_Mode>
	LCD_write4bits(data >> 4);
 8007232:	79fb      	ldrb	r3, [r7, #7]
 8007234:	091b      	lsrs	r3, r3, #4
 8007236:	b2db      	uxtb	r3, r3
 8007238:	4618      	mov	r0, r3
 800723a:	f7ff ffab 	bl	8007194 <LCD_write4bits>
	LCD_write4bits(data);
 800723e:	79fb      	ldrb	r3, [r7, #7]
 8007240:	4618      	mov	r0, r3
 8007242:	f7ff ffa7 	bl	8007194 <LCD_write4bits>

	return;
 8007246:	bf00      	nop
}
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <LCD_Char>:

void LCD_Char(uint8_t data)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b082      	sub	sp, #8
 8007252:	af00      	add	r7, sp, #0
 8007254:	4603      	mov	r3, r0
 8007256:	71fb      	strb	r3, [r7, #7]
	LCD_Mode(1, 0);
 8007258:	2100      	movs	r1, #0
 800725a:	2001      	movs	r0, #1
 800725c:	f7ff ff7e 	bl	800715c <LCD_Mode>
	LCD_write4bits(data >> 4);
 8007260:	79fb      	ldrb	r3, [r7, #7]
 8007262:	091b      	lsrs	r3, r3, #4
 8007264:	b2db      	uxtb	r3, r3
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff ff94 	bl	8007194 <LCD_write4bits>
	LCD_write4bits(data & 0x0F);
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	b2db      	uxtb	r3, r3
 8007274:	4618      	mov	r0, r3
 8007276:	f7ff ff8d 	bl	8007194 <LCD_write4bits>

	return;
 800727a:	bf00      	nop
}
 800727c:	3708      	adds	r7, #8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <LCD_String>:

void LCD_String(uint8_t message[])
{
 8007282:	b580      	push	{r7, lr}
 8007284:	b084      	sub	sp, #16
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
	for (uint16_t i = 0; message[i] != 0x00; ++i)
 800728a:	2300      	movs	r3, #0
 800728c:	81fb      	strh	r3, [r7, #14]
 800728e:	e00c      	b.n	80072aa <LCD_String+0x28>
	{
		LCD_Char(message[i]);
 8007290:	89fb      	ldrh	r3, [r7, #14]
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	4413      	add	r3, r2
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff ffd8 	bl	800724e <LCD_Char>
		HAL_Delay(1);
 800729e:	2001      	movs	r0, #1
 80072a0:	f7f9 fafc 	bl	800089c <HAL_Delay>
	for (uint16_t i = 0; message[i] != 0x00; ++i)
 80072a4:	89fb      	ldrh	r3, [r7, #14]
 80072a6:	3301      	adds	r3, #1
 80072a8:	81fb      	strh	r3, [r7, #14]
 80072aa:	89fb      	ldrh	r3, [r7, #14]
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	4413      	add	r3, r2
 80072b0:	781b      	ldrb	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1ec      	bne.n	8007290 <LCD_String+0xe>
	}
}
 80072b6:	bf00      	nop
 80072b8:	bf00      	nop
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <LCD_CustomChar>:

void LCD_CustomChar(uint8_t CGram_adress, uint8_t logo[8])
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	4603      	mov	r3, r0
 80072c8:	6039      	str	r1, [r7, #0]
 80072ca:	71fb      	strb	r3, [r7, #7]
	LCD_command(CGram_adress);
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7ff ffa6 	bl	8007220 <LCD_command>

	for (uint8_t i = 0; i < 8; i++) {
 80072d4:	2300      	movs	r3, #0
 80072d6:	73fb      	strb	r3, [r7, #15]
 80072d8:	e00c      	b.n	80072f4 <LCD_CustomChar+0x34>
		LCD_Char(logo[i]);
 80072da:	7bfb      	ldrb	r3, [r7, #15]
 80072dc:	683a      	ldr	r2, [r7, #0]
 80072de:	4413      	add	r3, r2
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7ff ffb3 	bl	800724e <LCD_Char>
		HAL_Delay(1);
 80072e8:	2001      	movs	r0, #1
 80072ea:	f7f9 fad7 	bl	800089c <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
 80072f0:	3301      	adds	r3, #1
 80072f2:	73fb      	strb	r3, [r7, #15]
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
 80072f6:	2b07      	cmp	r3, #7
 80072f8:	d9ef      	bls.n	80072da <LCD_CustomChar+0x1a>
	}

	LCD_command(0x80);
 80072fa:	2080      	movs	r0, #128	@ 0x80
 80072fc:	f7ff ff90 	bl	8007220 <LCD_command>

	return;
 8007300:	bf00      	nop
}
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	7c1b      	ldrb	r3, [r3, #16]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d115      	bne.n	800734c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007320:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007324:	2202      	movs	r2, #2
 8007326:	2181      	movs	r1, #129	@ 0x81
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f001 fe2c 	bl	8008f86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2201      	movs	r2, #1
 8007332:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007334:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007338:	2202      	movs	r2, #2
 800733a:	2101      	movs	r1, #1
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f001 fe22 	bl	8008f86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800734a:	e012      	b.n	8007372 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800734c:	2340      	movs	r3, #64	@ 0x40
 800734e:	2202      	movs	r2, #2
 8007350:	2181      	movs	r1, #129	@ 0x81
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f001 fe17 	bl	8008f86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800735e:	2340      	movs	r3, #64	@ 0x40
 8007360:	2202      	movs	r2, #2
 8007362:	2101      	movs	r1, #1
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f001 fe0e 	bl	8008f86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007372:	2308      	movs	r3, #8
 8007374:	2203      	movs	r2, #3
 8007376:	2182      	movs	r1, #130	@ 0x82
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f001 fe04 	bl	8008f86 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007384:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007388:	f001 ff24 	bl	80091d4 <USBD_static_malloc>
 800738c:	4602      	mov	r2, r0
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800739a:	2b00      	cmp	r3, #0
 800739c:	d102      	bne.n	80073a4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800739e:	2301      	movs	r3, #1
 80073a0:	73fb      	strb	r3, [r7, #15]
 80073a2:	e026      	b.n	80073f2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073aa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	7c1b      	ldrb	r3, [r3, #16]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d109      	bne.n	80073e2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073d8:	2101      	movs	r1, #1
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f001 fec3 	bl	8009166 <USBD_LL_PrepareReceive>
 80073e0:	e007      	b.n	80073f2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073e8:	2340      	movs	r3, #64	@ 0x40
 80073ea:	2101      	movs	r1, #1
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f001 feba 	bl	8009166 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	460b      	mov	r3, r1
 8007406:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800740c:	2181      	movs	r1, #129	@ 0x81
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f001 fddf 	bl	8008fd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800741a:	2101      	movs	r1, #1
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f001 fdd8 	bl	8008fd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800742a:	2182      	movs	r1, #130	@ 0x82
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f001 fdd0 	bl	8008fd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00e      	beq.n	8007460 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007452:	4618      	mov	r0, r3
 8007454:	f001 feca 	bl	80091ec <USBD_static_free>
    pdev->pClassData = NULL;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007460:	7bfb      	ldrb	r3, [r7, #15]
}
 8007462:	4618      	mov	r0, r3
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b086      	sub	sp, #24
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
 8007472:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800747a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800747c:	2300      	movs	r3, #0
 800747e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007480:	2300      	movs	r3, #0
 8007482:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007484:	2300      	movs	r3, #0
 8007486:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007490:	2b00      	cmp	r3, #0
 8007492:	d039      	beq.n	8007508 <USBD_CDC_Setup+0x9e>
 8007494:	2b20      	cmp	r3, #32
 8007496:	d17f      	bne.n	8007598 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	88db      	ldrh	r3, [r3, #6]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d029      	beq.n	80074f4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	b25b      	sxtb	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	da11      	bge.n	80074ce <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80074b6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074b8:	683a      	ldr	r2, [r7, #0]
 80074ba:	88d2      	ldrh	r2, [r2, #6]
 80074bc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074be:	6939      	ldr	r1, [r7, #16]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	88db      	ldrh	r3, [r3, #6]
 80074c4:	461a      	mov	r2, r3
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f001 f9d6 	bl	8008878 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80074cc:	e06b      	b.n	80075a6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	785a      	ldrb	r2, [r3, #1]
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	88db      	ldrh	r3, [r3, #6]
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074e4:	6939      	ldr	r1, [r7, #16]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	88db      	ldrh	r3, [r3, #6]
 80074ea:	461a      	mov	r2, r3
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f001 f9f1 	bl	80088d4 <USBD_CtlPrepareRx>
      break;
 80074f2:	e058      	b.n	80075a6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	7850      	ldrb	r0, [r2, #1]
 8007500:	2200      	movs	r2, #0
 8007502:	6839      	ldr	r1, [r7, #0]
 8007504:	4798      	blx	r3
      break;
 8007506:	e04e      	b.n	80075a6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	785b      	ldrb	r3, [r3, #1]
 800750c:	2b0b      	cmp	r3, #11
 800750e:	d02e      	beq.n	800756e <USBD_CDC_Setup+0x104>
 8007510:	2b0b      	cmp	r3, #11
 8007512:	dc38      	bgt.n	8007586 <USBD_CDC_Setup+0x11c>
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <USBD_CDC_Setup+0xb4>
 8007518:	2b0a      	cmp	r3, #10
 800751a:	d014      	beq.n	8007546 <USBD_CDC_Setup+0xdc>
 800751c:	e033      	b.n	8007586 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007524:	2b03      	cmp	r3, #3
 8007526:	d107      	bne.n	8007538 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007528:	f107 030c 	add.w	r3, r7, #12
 800752c:	2202      	movs	r2, #2
 800752e:	4619      	mov	r1, r3
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f001 f9a1 	bl	8008878 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007536:	e02e      	b.n	8007596 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007538:	6839      	ldr	r1, [r7, #0]
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f001 f932 	bl	80087a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007540:	2302      	movs	r3, #2
 8007542:	75fb      	strb	r3, [r7, #23]
          break;
 8007544:	e027      	b.n	8007596 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800754c:	2b03      	cmp	r3, #3
 800754e:	d107      	bne.n	8007560 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007550:	f107 030f 	add.w	r3, r7, #15
 8007554:	2201      	movs	r2, #1
 8007556:	4619      	mov	r1, r3
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f001 f98d 	bl	8008878 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800755e:	e01a      	b.n	8007596 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007560:	6839      	ldr	r1, [r7, #0]
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f001 f91e 	bl	80087a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007568:	2302      	movs	r3, #2
 800756a:	75fb      	strb	r3, [r7, #23]
          break;
 800756c:	e013      	b.n	8007596 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007574:	2b03      	cmp	r3, #3
 8007576:	d00d      	beq.n	8007594 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007578:	6839      	ldr	r1, [r7, #0]
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f001 f912 	bl	80087a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007580:	2302      	movs	r3, #2
 8007582:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007584:	e006      	b.n	8007594 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007586:	6839      	ldr	r1, [r7, #0]
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f001 f90b 	bl	80087a4 <USBD_CtlError>
          ret = USBD_FAIL;
 800758e:	2302      	movs	r3, #2
 8007590:	75fb      	strb	r3, [r7, #23]
          break;
 8007592:	e000      	b.n	8007596 <USBD_CDC_Setup+0x12c>
          break;
 8007594:	bf00      	nop
      }
      break;
 8007596:	e006      	b.n	80075a6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f001 f902 	bl	80087a4 <USBD_CtlError>
      ret = USBD_FAIL;
 80075a0:	2302      	movs	r3, #2
 80075a2:	75fb      	strb	r3, [r7, #23]
      break;
 80075a4:	bf00      	nop
  }

  return ret;
 80075a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	460b      	mov	r3, r1
 80075ba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80075ca:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d03a      	beq.n	800764c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80075d6:	78fa      	ldrb	r2, [r7, #3]
 80075d8:	6879      	ldr	r1, [r7, #4]
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	440b      	add	r3, r1
 80075e4:	331c      	adds	r3, #28
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d029      	beq.n	8007640 <USBD_CDC_DataIn+0x90>
 80075ec:	78fa      	ldrb	r2, [r7, #3]
 80075ee:	6879      	ldr	r1, [r7, #4]
 80075f0:	4613      	mov	r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	4413      	add	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	440b      	add	r3, r1
 80075fa:	331c      	adds	r3, #28
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	78f9      	ldrb	r1, [r7, #3]
 8007600:	68b8      	ldr	r0, [r7, #8]
 8007602:	460b      	mov	r3, r1
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	440b      	add	r3, r1
 8007608:	00db      	lsls	r3, r3, #3
 800760a:	4403      	add	r3, r0
 800760c:	3320      	adds	r3, #32
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	fbb2 f1f3 	udiv	r1, r2, r3
 8007614:	fb01 f303 	mul.w	r3, r1, r3
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b00      	cmp	r3, #0
 800761c:	d110      	bne.n	8007640 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800761e:	78fa      	ldrb	r2, [r7, #3]
 8007620:	6879      	ldr	r1, [r7, #4]
 8007622:	4613      	mov	r3, r2
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	440b      	add	r3, r1
 800762c:	331c      	adds	r3, #28
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007632:	78f9      	ldrb	r1, [r7, #3]
 8007634:	2300      	movs	r3, #0
 8007636:	2200      	movs	r2, #0
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f001 fd71 	bl	8009120 <USBD_LL_Transmit>
 800763e:	e003      	b.n	8007648 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007648:	2300      	movs	r3, #0
 800764a:	e000      	b.n	800764e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800764c:	2302      	movs	r3, #2
  }
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	460b      	mov	r3, r1
 8007660:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007668:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800766a:	78fb      	ldrb	r3, [r7, #3]
 800766c:	4619      	mov	r1, r3
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f001 fd9c 	bl	80091ac <USBD_LL_GetRxDataSize>
 8007674:	4602      	mov	r2, r0
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00d      	beq.n	80076a2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800769a:	4611      	mov	r1, r2
 800769c:	4798      	blx	r3

    return USBD_OK;
 800769e:	2300      	movs	r3, #0
 80076a0:	e000      	b.n	80076a4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80076a2:	2302      	movs	r3, #2
  }
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076ba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d014      	beq.n	80076f0 <USBD_CDC_EP0_RxReady+0x44>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80076cc:	2bff      	cmp	r3, #255	@ 0xff
 80076ce:	d00f      	beq.n	80076f0 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80076de:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80076e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	22ff      	movs	r2, #255	@ 0xff
 80076ec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2243      	movs	r2, #67	@ 0x43
 8007708:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800770a:	4b03      	ldr	r3, [pc, #12]	@ (8007718 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800770c:	4618      	mov	r0, r3
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	bc80      	pop	{r7}
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	20000094 	.word	0x20000094

0800771c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2243      	movs	r2, #67	@ 0x43
 8007728:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800772a:	4b03      	ldr	r3, [pc, #12]	@ (8007738 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800772c:	4618      	mov	r0, r3
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	bc80      	pop	{r7}
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	20000050 	.word	0x20000050

0800773c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2243      	movs	r2, #67	@ 0x43
 8007748:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800774a:	4b03      	ldr	r3, [pc, #12]	@ (8007758 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800774c:	4618      	mov	r0, r3
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	bc80      	pop	{r7}
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	200000d8 	.word	0x200000d8

0800775c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	220a      	movs	r2, #10
 8007768:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800776a:	4b03      	ldr	r3, [pc, #12]	@ (8007778 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	2000000c 	.word	0x2000000c

0800777c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007786:	2302      	movs	r3, #2
 8007788:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d005      	beq.n	800779c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800779c:	7bfb      	ldrb	r3, [r7, #15]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bc80      	pop	{r7}
 80077a6:	4770      	bx	lr

080077a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b087      	sub	sp, #28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	4613      	mov	r3, r2
 80077b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80077c6:	88fa      	ldrh	r2, [r7, #6]
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	371c      	adds	r7, #28
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bc80      	pop	{r7}
 80077d8:	4770      	bx	lr

080077da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80077da:	b480      	push	{r7}
 80077dc:	b085      	sub	sp, #20
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077ea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr

08007800 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800780e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007816:	2b00      	cmp	r3, #0
 8007818:	d017      	beq.n	800784a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	7c1b      	ldrb	r3, [r3, #16]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d109      	bne.n	8007836 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007828:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800782c:	2101      	movs	r1, #1
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f001 fc99 	bl	8009166 <USBD_LL_PrepareReceive>
 8007834:	e007      	b.n	8007846 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800783c:	2340      	movs	r3, #64	@ 0x40
 800783e:	2101      	movs	r1, #1
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f001 fc90 	bl	8009166 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007846:	2300      	movs	r3, #0
 8007848:	e000      	b.n	800784c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800784a:	2302      	movs	r3, #2
  }
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	4613      	mov	r3, r2
 8007860:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d101      	bne.n	800786c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007868:	2302      	movs	r3, #2
 800786a:	e01a      	b.n	80078a2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	68ba      	ldr	r2, [r7, #8]
 8007888:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	79fa      	ldrb	r2, [r7, #7]
 8007898:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f001 fafe 	bl	8008e9c <USBD_LL_Init>

  return USBD_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80078aa:	b480      	push	{r7}
 80078ac:	b085      	sub	sp, #20
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
 80078b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80078b4:	2300      	movs	r3, #0
 80078b6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d006      	beq.n	80078cc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	683a      	ldr	r2, [r7, #0]
 80078c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
 80078ca:	e001      	b.n	80078d0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80078cc:	2302      	movs	r3, #2
 80078ce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80078d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr

080078dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f001 fb33 	bl	8008f50 <USBD_LL_Start>

  return USBD_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	bc80      	pop	{r7}
 8007906:	4770      	bx	lr

08007908 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007914:	2302      	movs	r3, #2
 8007916:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00c      	beq.n	800793c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	78fa      	ldrb	r2, [r7, #3]
 800792c:	4611      	mov	r1, r2
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	4798      	blx	r3
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d101      	bne.n	800793c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007938:	2300      	movs	r3, #0
 800793a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800793c:	7bfb      	ldrb	r3, [r7, #15]
}
 800793e:	4618      	mov	r0, r3
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}

08007946 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b082      	sub	sp, #8
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	460b      	mov	r3, r1
 8007950:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	78fa      	ldrb	r2, [r7, #3]
 800795c:	4611      	mov	r1, r2
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	4798      	blx	r3

  return USBD_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fed7 	bl	8008732 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2201      	movs	r2, #1
 8007988:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007992:	461a      	mov	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80079a0:	f003 031f 	and.w	r3, r3, #31
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d016      	beq.n	80079d6 <USBD_LL_SetupStage+0x6a>
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d81c      	bhi.n	80079e6 <USBD_LL_SetupStage+0x7a>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <USBD_LL_SetupStage+0x4a>
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d008      	beq.n	80079c6 <USBD_LL_SetupStage+0x5a>
 80079b4:	e017      	b.n	80079e6 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079bc:	4619      	mov	r1, r3
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 f9ca 	bl	8007d58 <USBD_StdDevReq>
      break;
 80079c4:	e01a      	b.n	80079fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079cc:	4619      	mov	r1, r3
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 fa2c 	bl	8007e2c <USBD_StdItfReq>
      break;
 80079d4:	e012      	b.n	80079fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079dc:	4619      	mov	r1, r3
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 fa6c 	bl	8007ebc <USBD_StdEPReq>
      break;
 80079e4:	e00a      	b.n	80079fc <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80079ec:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	4619      	mov	r1, r3
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f001 fb0b 	bl	8009010 <USBD_LL_StallEP>
      break;
 80079fa:	bf00      	nop
  }

  return USBD_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b086      	sub	sp, #24
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	460b      	mov	r3, r1
 8007a10:	607a      	str	r2, [r7, #4]
 8007a12:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007a14:	7afb      	ldrb	r3, [r7, #11]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d14b      	bne.n	8007ab2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007a20:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a28:	2b03      	cmp	r3, #3
 8007a2a:	d134      	bne.n	8007a96 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d919      	bls.n	8007a6c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	68da      	ldr	r2, [r3, #12]
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	1ad2      	subs	r2, r2, r3
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	68da      	ldr	r2, [r3, #12]
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d203      	bcs.n	8007a5a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	e002      	b.n	8007a60 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	461a      	mov	r2, r3
 8007a62:	6879      	ldr	r1, [r7, #4]
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f000 ff53 	bl	8008910 <USBD_CtlContinueRx>
 8007a6a:	e038      	b.n	8007ade <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007a7e:	2b03      	cmp	r3, #3
 8007a80:	d105      	bne.n	8007a8e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f000 ff50 	bl	8008934 <USBD_CtlSendStatus>
 8007a94:	e023      	b.n	8007ade <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a9c:	2b05      	cmp	r3, #5
 8007a9e:	d11e      	bne.n	8007ade <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f001 fab0 	bl	8009010 <USBD_LL_StallEP>
 8007ab0:	e015      	b.n	8007ade <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00d      	beq.n	8007ada <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007ac4:	2b03      	cmp	r3, #3
 8007ac6:	d108      	bne.n	8007ada <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	7afa      	ldrb	r2, [r7, #11]
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	4798      	blx	r3
 8007ad8:	e001      	b.n	8007ade <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007ada:	2302      	movs	r3, #2
 8007adc:	e000      	b.n	8007ae0 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3718      	adds	r7, #24
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	460b      	mov	r3, r1
 8007af2:	607a      	str	r2, [r7, #4]
 8007af4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007af6:	7afb      	ldrb	r3, [r7, #11]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d17f      	bne.n	8007bfc <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	3314      	adds	r3, #20
 8007b00:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d15c      	bne.n	8007bc6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	68da      	ldr	r2, [r3, #12]
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d915      	bls.n	8007b44 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	1ad2      	subs	r2, r2, r3
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	6879      	ldr	r1, [r7, #4]
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f000 febd 	bl	80088b0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b36:	2300      	movs	r3, #0
 8007b38:	2200      	movs	r2, #0
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f001 fb12 	bl	8009166 <USBD_LL_PrepareReceive>
 8007b42:	e04e      	b.n	8007be2 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	6912      	ldr	r2, [r2, #16]
 8007b4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b50:	fb01 f202 	mul.w	r2, r1, r2
 8007b54:	1a9b      	subs	r3, r3, r2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d11c      	bne.n	8007b94 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	689a      	ldr	r2, [r3, #8]
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d316      	bcc.n	8007b94 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	689a      	ldr	r2, [r3, #8]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d20f      	bcs.n	8007b94 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007b74:	2200      	movs	r2, #0
 8007b76:	2100      	movs	r1, #0
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 fe99 	bl	80088b0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b86:	2300      	movs	r3, #0
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f001 faea 	bl	8009166 <USBD_LL_PrepareReceive>
 8007b92:	e026      	b.n	8007be2 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00a      	beq.n	8007bb6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007ba6:	2b03      	cmp	r3, #3
 8007ba8:	d105      	bne.n	8007bb6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007bb6:	2180      	movs	r1, #128	@ 0x80
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f001 fa29 	bl	8009010 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f000 fecb 	bl	800895a <USBD_CtlReceiveStatus>
 8007bc4:	e00d      	b.n	8007be2 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007bcc:	2b04      	cmp	r3, #4
 8007bce:	d004      	beq.n	8007bda <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d103      	bne.n	8007be2 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007bda:	2180      	movs	r1, #128	@ 0x80
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f001 fa17 	bl	8009010 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d11d      	bne.n	8007c28 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f7ff fe81 	bl	80078f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007bfa:	e015      	b.n	8007c28 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00d      	beq.n	8007c24 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c0e:	2b03      	cmp	r3, #3
 8007c10:	d108      	bne.n	8007c24 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	7afa      	ldrb	r2, [r7, #11]
 8007c1c:	4611      	mov	r1, r2
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	4798      	blx	r3
 8007c22:	e001      	b.n	8007c28 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007c24:	2302      	movs	r3, #2
 8007c26:	e000      	b.n	8007c2a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3718      	adds	r7, #24
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b082      	sub	sp, #8
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c3a:	2340      	movs	r3, #64	@ 0x40
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2100      	movs	r1, #0
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f001 f9a0 	bl	8008f86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2240      	movs	r2, #64	@ 0x40
 8007c52:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c56:	2340      	movs	r3, #64	@ 0x40
 8007c58:	2200      	movs	r2, #0
 8007c5a:	2180      	movs	r1, #128	@ 0x80
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f001 f992 	bl	8008f86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2240      	movs	r2, #64	@ 0x40
 8007c6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d009      	beq.n	8007caa <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	6852      	ldr	r2, [r2, #4]
 8007ca2:	b2d2      	uxtb	r2, r2
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	4798      	blx	r3
  }

  return USBD_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	78fa      	ldrb	r2, [r7, #3]
 8007cc4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr

08007cd2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bc80      	pop	{r7}
 8007cf8:	4770      	bx	lr

08007cfa <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d105      	bne.n	8007d18 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	370c      	adds	r7, #12
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bc80      	pop	{r7}
 8007d22:	4770      	bx	lr

08007d24 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	d10b      	bne.n	8007d4e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d3c:	69db      	ldr	r3, [r3, #28]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d005      	beq.n	8007d4e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3708      	adds	r7, #8
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d62:	2300      	movs	r3, #0
 8007d64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d6e:	2b40      	cmp	r3, #64	@ 0x40
 8007d70:	d005      	beq.n	8007d7e <USBD_StdDevReq+0x26>
 8007d72:	2b40      	cmp	r3, #64	@ 0x40
 8007d74:	d84f      	bhi.n	8007e16 <USBD_StdDevReq+0xbe>
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d009      	beq.n	8007d8e <USBD_StdDevReq+0x36>
 8007d7a:	2b20      	cmp	r3, #32
 8007d7c:	d14b      	bne.n	8007e16 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	6839      	ldr	r1, [r7, #0]
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	4798      	blx	r3
      break;
 8007d8c:	e048      	b.n	8007e20 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	785b      	ldrb	r3, [r3, #1]
 8007d92:	2b09      	cmp	r3, #9
 8007d94:	d839      	bhi.n	8007e0a <USBD_StdDevReq+0xb2>
 8007d96:	a201      	add	r2, pc, #4	@ (adr r2, 8007d9c <USBD_StdDevReq+0x44>)
 8007d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d9c:	08007ded 	.word	0x08007ded
 8007da0:	08007e01 	.word	0x08007e01
 8007da4:	08007e0b 	.word	0x08007e0b
 8007da8:	08007df7 	.word	0x08007df7
 8007dac:	08007e0b 	.word	0x08007e0b
 8007db0:	08007dcf 	.word	0x08007dcf
 8007db4:	08007dc5 	.word	0x08007dc5
 8007db8:	08007e0b 	.word	0x08007e0b
 8007dbc:	08007de3 	.word	0x08007de3
 8007dc0:	08007dd9 	.word	0x08007dd9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007dc4:	6839      	ldr	r1, [r7, #0]
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 f9dc 	bl	8008184 <USBD_GetDescriptor>
          break;
 8007dcc:	e022      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007dce:	6839      	ldr	r1, [r7, #0]
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 fb3f 	bl	8008454 <USBD_SetAddress>
          break;
 8007dd6:	e01d      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007dd8:	6839      	ldr	r1, [r7, #0]
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 fb7e 	bl	80084dc <USBD_SetConfig>
          break;
 8007de0:	e018      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007de2:	6839      	ldr	r1, [r7, #0]
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 fc07 	bl	80085f8 <USBD_GetConfig>
          break;
 8007dea:	e013      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007dec:	6839      	ldr	r1, [r7, #0]
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fc37 	bl	8008662 <USBD_GetStatus>
          break;
 8007df4:	e00e      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007df6:	6839      	ldr	r1, [r7, #0]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 fc65 	bl	80086c8 <USBD_SetFeature>
          break;
 8007dfe:	e009      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e00:	6839      	ldr	r1, [r7, #0]
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fc74 	bl	80086f0 <USBD_ClrFeature>
          break;
 8007e08:	e004      	b.n	8007e14 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007e0a:	6839      	ldr	r1, [r7, #0]
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fcc9 	bl	80087a4 <USBD_CtlError>
          break;
 8007e12:	bf00      	nop
      }
      break;
 8007e14:	e004      	b.n	8007e20 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007e16:	6839      	ldr	r1, [r7, #0]
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 fcc3 	bl	80087a4 <USBD_CtlError>
      break;
 8007e1e:	bf00      	nop
  }

  return ret;
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop

08007e2c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e42:	2b40      	cmp	r3, #64	@ 0x40
 8007e44:	d005      	beq.n	8007e52 <USBD_StdItfReq+0x26>
 8007e46:	2b40      	cmp	r3, #64	@ 0x40
 8007e48:	d82e      	bhi.n	8007ea8 <USBD_StdItfReq+0x7c>
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <USBD_StdItfReq+0x26>
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d12a      	bne.n	8007ea8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d81d      	bhi.n	8007e9a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	889b      	ldrh	r3, [r3, #4]
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d813      	bhi.n	8007e90 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	6839      	ldr	r1, [r7, #0]
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	4798      	blx	r3
 8007e76:	4603      	mov	r3, r0
 8007e78:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	88db      	ldrh	r3, [r3, #6]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d110      	bne.n	8007ea4 <USBD_StdItfReq+0x78>
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10d      	bne.n	8007ea4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fd53 	bl	8008934 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007e8e:	e009      	b.n	8007ea4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fc86 	bl	80087a4 <USBD_CtlError>
          break;
 8007e98:	e004      	b.n	8007ea4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007e9a:	6839      	ldr	r1, [r7, #0]
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 fc81 	bl	80087a4 <USBD_CtlError>
          break;
 8007ea2:	e000      	b.n	8007ea6 <USBD_StdItfReq+0x7a>
          break;
 8007ea4:	bf00      	nop
      }
      break;
 8007ea6:	e004      	b.n	8007eb2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007ea8:	6839      	ldr	r1, [r7, #0]
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fc7a 	bl	80087a4 <USBD_CtlError>
      break;
 8007eb0:	bf00      	nop
  }

  return USBD_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	889b      	ldrh	r3, [r3, #4]
 8007ece:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ed8:	2b40      	cmp	r3, #64	@ 0x40
 8007eda:	d007      	beq.n	8007eec <USBD_StdEPReq+0x30>
 8007edc:	2b40      	cmp	r3, #64	@ 0x40
 8007ede:	f200 8146 	bhi.w	800816e <USBD_StdEPReq+0x2b2>
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00a      	beq.n	8007efc <USBD_StdEPReq+0x40>
 8007ee6:	2b20      	cmp	r3, #32
 8007ee8:	f040 8141 	bne.w	800816e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	4798      	blx	r3
      break;
 8007efa:	e13d      	b.n	8008178 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f04:	2b20      	cmp	r3, #32
 8007f06:	d10a      	bne.n	8007f1e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	4798      	blx	r3
 8007f16:	4603      	mov	r3, r0
 8007f18:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
 8007f1c:	e12d      	b.n	800817a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	785b      	ldrb	r3, [r3, #1]
 8007f22:	2b03      	cmp	r3, #3
 8007f24:	d007      	beq.n	8007f36 <USBD_StdEPReq+0x7a>
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	f300 811b 	bgt.w	8008162 <USBD_StdEPReq+0x2a6>
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d072      	beq.n	8008016 <USBD_StdEPReq+0x15a>
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d03a      	beq.n	8007faa <USBD_StdEPReq+0xee>
 8007f34:	e115      	b.n	8008162 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f3c:	2b02      	cmp	r3, #2
 8007f3e:	d002      	beq.n	8007f46 <USBD_StdEPReq+0x8a>
 8007f40:	2b03      	cmp	r3, #3
 8007f42:	d015      	beq.n	8007f70 <USBD_StdEPReq+0xb4>
 8007f44:	e02b      	b.n	8007f9e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f46:	7bbb      	ldrb	r3, [r7, #14]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00c      	beq.n	8007f66 <USBD_StdEPReq+0xaa>
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	2b80      	cmp	r3, #128	@ 0x80
 8007f50:	d009      	beq.n	8007f66 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007f52:	7bbb      	ldrb	r3, [r7, #14]
 8007f54:	4619      	mov	r1, r3
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f001 f85a 	bl	8009010 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007f5c:	2180      	movs	r1, #128	@ 0x80
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f001 f856 	bl	8009010 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f64:	e020      	b.n	8007fa8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007f66:	6839      	ldr	r1, [r7, #0]
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fc1b 	bl	80087a4 <USBD_CtlError>
              break;
 8007f6e:	e01b      	b.n	8007fa8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	885b      	ldrh	r3, [r3, #2]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10e      	bne.n	8007f96 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007f78:	7bbb      	ldrb	r3, [r7, #14]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00b      	beq.n	8007f96 <USBD_StdEPReq+0xda>
 8007f7e:	7bbb      	ldrb	r3, [r7, #14]
 8007f80:	2b80      	cmp	r3, #128	@ 0x80
 8007f82:	d008      	beq.n	8007f96 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	88db      	ldrh	r3, [r3, #6]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d104      	bne.n	8007f96 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007f8c:	7bbb      	ldrb	r3, [r7, #14]
 8007f8e:	4619      	mov	r1, r3
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f001 f83d 	bl	8009010 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 fccc 	bl	8008934 <USBD_CtlSendStatus>

              break;
 8007f9c:	e004      	b.n	8007fa8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fbff 	bl	80087a4 <USBD_CtlError>
              break;
 8007fa6:	bf00      	nop
          }
          break;
 8007fa8:	e0e0      	b.n	800816c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d002      	beq.n	8007fba <USBD_StdEPReq+0xfe>
 8007fb4:	2b03      	cmp	r3, #3
 8007fb6:	d015      	beq.n	8007fe4 <USBD_StdEPReq+0x128>
 8007fb8:	e026      	b.n	8008008 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fba:	7bbb      	ldrb	r3, [r7, #14]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00c      	beq.n	8007fda <USBD_StdEPReq+0x11e>
 8007fc0:	7bbb      	ldrb	r3, [r7, #14]
 8007fc2:	2b80      	cmp	r3, #128	@ 0x80
 8007fc4:	d009      	beq.n	8007fda <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007fc6:	7bbb      	ldrb	r3, [r7, #14]
 8007fc8:	4619      	mov	r1, r3
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f001 f820 	bl	8009010 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007fd0:	2180      	movs	r1, #128	@ 0x80
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f001 f81c 	bl	8009010 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007fd8:	e01c      	b.n	8008014 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fbe1 	bl	80087a4 <USBD_CtlError>
              break;
 8007fe2:	e017      	b.n	8008014 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	885b      	ldrh	r3, [r3, #2]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d112      	bne.n	8008012 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007fec:	7bbb      	ldrb	r3, [r7, #14]
 8007fee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d004      	beq.n	8008000 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007ff6:	7bbb      	ldrb	r3, [r7, #14]
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f001 f827 	bl	800904e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 fc97 	bl	8008934 <USBD_CtlSendStatus>
              }
              break;
 8008006:	e004      	b.n	8008012 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008008:	6839      	ldr	r1, [r7, #0]
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fbca 	bl	80087a4 <USBD_CtlError>
              break;
 8008010:	e000      	b.n	8008014 <USBD_StdEPReq+0x158>
              break;
 8008012:	bf00      	nop
          }
          break;
 8008014:	e0aa      	b.n	800816c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800801c:	2b02      	cmp	r3, #2
 800801e:	d002      	beq.n	8008026 <USBD_StdEPReq+0x16a>
 8008020:	2b03      	cmp	r3, #3
 8008022:	d032      	beq.n	800808a <USBD_StdEPReq+0x1ce>
 8008024:	e097      	b.n	8008156 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008026:	7bbb      	ldrb	r3, [r7, #14]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d007      	beq.n	800803c <USBD_StdEPReq+0x180>
 800802c:	7bbb      	ldrb	r3, [r7, #14]
 800802e:	2b80      	cmp	r3, #128	@ 0x80
 8008030:	d004      	beq.n	800803c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008032:	6839      	ldr	r1, [r7, #0]
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fbb5 	bl	80087a4 <USBD_CtlError>
                break;
 800803a:	e091      	b.n	8008160 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800803c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008040:	2b00      	cmp	r3, #0
 8008042:	da0b      	bge.n	800805c <USBD_StdEPReq+0x1a0>
 8008044:	7bbb      	ldrb	r3, [r7, #14]
 8008046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800804a:	4613      	mov	r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	4413      	add	r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	3310      	adds	r3, #16
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	4413      	add	r3, r2
 8008058:	3304      	adds	r3, #4
 800805a:	e00b      	b.n	8008074 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800805c:	7bbb      	ldrb	r3, [r7, #14]
 800805e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008062:	4613      	mov	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	4413      	add	r3, r2
 8008072:	3304      	adds	r3, #4
 8008074:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2202      	movs	r2, #2
 8008080:	4619      	mov	r1, r3
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fbf8 	bl	8008878 <USBD_CtlSendData>
              break;
 8008088:	e06a      	b.n	8008160 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800808a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800808e:	2b00      	cmp	r3, #0
 8008090:	da11      	bge.n	80080b6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008092:	7bbb      	ldrb	r3, [r7, #14]
 8008094:	f003 020f 	and.w	r2, r3, #15
 8008098:	6879      	ldr	r1, [r7, #4]
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	440b      	add	r3, r1
 80080a4:	3318      	adds	r3, #24
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d117      	bne.n	80080dc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80080ac:	6839      	ldr	r1, [r7, #0]
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fb78 	bl	80087a4 <USBD_CtlError>
                  break;
 80080b4:	e054      	b.n	8008160 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80080b6:	7bbb      	ldrb	r3, [r7, #14]
 80080b8:	f003 020f 	and.w	r2, r3, #15
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	4613      	mov	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	440b      	add	r3, r1
 80080c8:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d104      	bne.n	80080dc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 fb65 	bl	80087a4 <USBD_CtlError>
                  break;
 80080da:	e041      	b.n	8008160 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	da0b      	bge.n	80080fc <USBD_StdEPReq+0x240>
 80080e4:	7bbb      	ldrb	r3, [r7, #14]
 80080e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080ea:	4613      	mov	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	3310      	adds	r3, #16
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	4413      	add	r3, r2
 80080f8:	3304      	adds	r3, #4
 80080fa:	e00b      	b.n	8008114 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080fc:	7bbb      	ldrb	r3, [r7, #14]
 80080fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008102:	4613      	mov	r3, r2
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	4413      	add	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	4413      	add	r3, r2
 8008112:	3304      	adds	r3, #4
 8008114:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <USBD_StdEPReq+0x266>
 800811c:	7bbb      	ldrb	r3, [r7, #14]
 800811e:	2b80      	cmp	r3, #128	@ 0x80
 8008120:	d103      	bne.n	800812a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2200      	movs	r2, #0
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	e00e      	b.n	8008148 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800812a:	7bbb      	ldrb	r3, [r7, #14]
 800812c:	4619      	mov	r1, r3
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 ffac 	bl	800908c <USBD_LL_IsStallEP>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	2201      	movs	r2, #1
 800813e:	601a      	str	r2, [r3, #0]
 8008140:	e002      	b.n	8008148 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	2200      	movs	r2, #0
 8008146:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	2202      	movs	r2, #2
 800814c:	4619      	mov	r1, r3
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fb92 	bl	8008878 <USBD_CtlSendData>
              break;
 8008154:	e004      	b.n	8008160 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 fb23 	bl	80087a4 <USBD_CtlError>
              break;
 800815e:	bf00      	nop
          }
          break;
 8008160:	e004      	b.n	800816c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008162:	6839      	ldr	r1, [r7, #0]
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 fb1d 	bl	80087a4 <USBD_CtlError>
          break;
 800816a:	bf00      	nop
      }
      break;
 800816c:	e004      	b.n	8008178 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800816e:	6839      	ldr	r1, [r7, #0]
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 fb17 	bl	80087a4 <USBD_CtlError>
      break;
 8008176:	bf00      	nop
  }

  return ret;
 8008178:	7bfb      	ldrb	r3, [r7, #15]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
	...

08008184 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800818e:	2300      	movs	r3, #0
 8008190:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008192:	2300      	movs	r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008196:	2300      	movs	r3, #0
 8008198:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	885b      	ldrh	r3, [r3, #2]
 800819e:	0a1b      	lsrs	r3, r3, #8
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	3b01      	subs	r3, #1
 80081a4:	2b06      	cmp	r3, #6
 80081a6:	f200 8128 	bhi.w	80083fa <USBD_GetDescriptor+0x276>
 80081aa:	a201      	add	r2, pc, #4	@ (adr r2, 80081b0 <USBD_GetDescriptor+0x2c>)
 80081ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b0:	080081cd 	.word	0x080081cd
 80081b4:	080081e5 	.word	0x080081e5
 80081b8:	08008225 	.word	0x08008225
 80081bc:	080083fb 	.word	0x080083fb
 80081c0:	080083fb 	.word	0x080083fb
 80081c4:	0800839b 	.word	0x0800839b
 80081c8:	080083c7 	.word	0x080083c7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	7c12      	ldrb	r2, [r2, #16]
 80081d8:	f107 0108 	add.w	r1, r7, #8
 80081dc:	4610      	mov	r0, r2
 80081de:	4798      	blx	r3
 80081e0:	60f8      	str	r0, [r7, #12]
      break;
 80081e2:	e112      	b.n	800840a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	7c1b      	ldrb	r3, [r3, #16]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d10d      	bne.n	8008208 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f4:	f107 0208 	add.w	r2, r7, #8
 80081f8:	4610      	mov	r0, r2
 80081fa:	4798      	blx	r3
 80081fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	3301      	adds	r3, #1
 8008202:	2202      	movs	r2, #2
 8008204:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008206:	e100      	b.n	800840a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800820e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008210:	f107 0208 	add.w	r2, r7, #8
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
 8008218:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	3301      	adds	r3, #1
 800821e:	2202      	movs	r2, #2
 8008220:	701a      	strb	r2, [r3, #0]
      break;
 8008222:	e0f2      	b.n	800840a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	885b      	ldrh	r3, [r3, #2]
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b05      	cmp	r3, #5
 800822c:	f200 80ac 	bhi.w	8008388 <USBD_GetDescriptor+0x204>
 8008230:	a201      	add	r2, pc, #4	@ (adr r2, 8008238 <USBD_GetDescriptor+0xb4>)
 8008232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008236:	bf00      	nop
 8008238:	08008251 	.word	0x08008251
 800823c:	08008285 	.word	0x08008285
 8008240:	080082b9 	.word	0x080082b9
 8008244:	080082ed 	.word	0x080082ed
 8008248:	08008321 	.word	0x08008321
 800824c:	08008355 	.word	0x08008355
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00b      	beq.n	8008274 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	7c12      	ldrb	r2, [r2, #16]
 8008268:	f107 0108 	add.w	r1, r7, #8
 800826c:	4610      	mov	r0, r2
 800826e:	4798      	blx	r3
 8008270:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008272:	e091      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa94 	bl	80087a4 <USBD_CtlError>
            err++;
 800827c:	7afb      	ldrb	r3, [r7, #11]
 800827e:	3301      	adds	r3, #1
 8008280:	72fb      	strb	r3, [r7, #11]
          break;
 8008282:	e089      	b.n	8008398 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d00b      	beq.n	80082a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	7c12      	ldrb	r2, [r2, #16]
 800829c:	f107 0108 	add.w	r1, r7, #8
 80082a0:	4610      	mov	r0, r2
 80082a2:	4798      	blx	r3
 80082a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082a6:	e077      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082a8:	6839      	ldr	r1, [r7, #0]
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa7a 	bl	80087a4 <USBD_CtlError>
            err++;
 80082b0:	7afb      	ldrb	r3, [r7, #11]
 80082b2:	3301      	adds	r3, #1
 80082b4:	72fb      	strb	r3, [r7, #11]
          break;
 80082b6:	e06f      	b.n	8008398 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d00b      	beq.n	80082dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	7c12      	ldrb	r2, [r2, #16]
 80082d0:	f107 0108 	add.w	r1, r7, #8
 80082d4:	4610      	mov	r0, r2
 80082d6:	4798      	blx	r3
 80082d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082da:	e05d      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fa60 	bl	80087a4 <USBD_CtlError>
            err++;
 80082e4:	7afb      	ldrb	r3, [r7, #11]
 80082e6:	3301      	adds	r3, #1
 80082e8:	72fb      	strb	r3, [r7, #11]
          break;
 80082ea:	e055      	b.n	8008398 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082f2:	691b      	ldr	r3, [r3, #16]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d00b      	beq.n	8008310 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	7c12      	ldrb	r2, [r2, #16]
 8008304:	f107 0108 	add.w	r1, r7, #8
 8008308:	4610      	mov	r0, r2
 800830a:	4798      	blx	r3
 800830c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800830e:	e043      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008310:	6839      	ldr	r1, [r7, #0]
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fa46 	bl	80087a4 <USBD_CtlError>
            err++;
 8008318:	7afb      	ldrb	r3, [r7, #11]
 800831a:	3301      	adds	r3, #1
 800831c:	72fb      	strb	r3, [r7, #11]
          break;
 800831e:	e03b      	b.n	8008398 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008326:	695b      	ldr	r3, [r3, #20]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00b      	beq.n	8008344 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008332:	695b      	ldr	r3, [r3, #20]
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	7c12      	ldrb	r2, [r2, #16]
 8008338:	f107 0108 	add.w	r1, r7, #8
 800833c:	4610      	mov	r0, r2
 800833e:	4798      	blx	r3
 8008340:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008342:	e029      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008344:	6839      	ldr	r1, [r7, #0]
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 fa2c 	bl	80087a4 <USBD_CtlError>
            err++;
 800834c:	7afb      	ldrb	r3, [r7, #11]
 800834e:	3301      	adds	r3, #1
 8008350:	72fb      	strb	r3, [r7, #11]
          break;
 8008352:	e021      	b.n	8008398 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800835a:	699b      	ldr	r3, [r3, #24]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00b      	beq.n	8008378 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	7c12      	ldrb	r2, [r2, #16]
 800836c:	f107 0108 	add.w	r1, r7, #8
 8008370:	4610      	mov	r0, r2
 8008372:	4798      	blx	r3
 8008374:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008376:	e00f      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008378:	6839      	ldr	r1, [r7, #0]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fa12 	bl	80087a4 <USBD_CtlError>
            err++;
 8008380:	7afb      	ldrb	r3, [r7, #11]
 8008382:	3301      	adds	r3, #1
 8008384:	72fb      	strb	r3, [r7, #11]
          break;
 8008386:	e007      	b.n	8008398 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fa0a 	bl	80087a4 <USBD_CtlError>
          err++;
 8008390:	7afb      	ldrb	r3, [r7, #11]
 8008392:	3301      	adds	r3, #1
 8008394:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008396:	e038      	b.n	800840a <USBD_GetDescriptor+0x286>
 8008398:	e037      	b.n	800840a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	7c1b      	ldrb	r3, [r3, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d109      	bne.n	80083b6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083aa:	f107 0208 	add.w	r2, r7, #8
 80083ae:	4610      	mov	r0, r2
 80083b0:	4798      	blx	r3
 80083b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083b4:	e029      	b.n	800840a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80083b6:	6839      	ldr	r1, [r7, #0]
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f9f3 	bl	80087a4 <USBD_CtlError>
        err++;
 80083be:	7afb      	ldrb	r3, [r7, #11]
 80083c0:	3301      	adds	r3, #1
 80083c2:	72fb      	strb	r3, [r7, #11]
      break;
 80083c4:	e021      	b.n	800840a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	7c1b      	ldrb	r3, [r3, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10d      	bne.n	80083ea <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083d6:	f107 0208 	add.w	r2, r7, #8
 80083da:	4610      	mov	r0, r2
 80083dc:	4798      	blx	r3
 80083de:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	3301      	adds	r3, #1
 80083e4:	2207      	movs	r2, #7
 80083e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083e8:	e00f      	b.n	800840a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80083ea:	6839      	ldr	r1, [r7, #0]
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f9d9 	bl	80087a4 <USBD_CtlError>
        err++;
 80083f2:	7afb      	ldrb	r3, [r7, #11]
 80083f4:	3301      	adds	r3, #1
 80083f6:	72fb      	strb	r3, [r7, #11]
      break;
 80083f8:	e007      	b.n	800840a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80083fa:	6839      	ldr	r1, [r7, #0]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f9d1 	bl	80087a4 <USBD_CtlError>
      err++;
 8008402:	7afb      	ldrb	r3, [r7, #11]
 8008404:	3301      	adds	r3, #1
 8008406:	72fb      	strb	r3, [r7, #11]
      break;
 8008408:	bf00      	nop
  }

  if (err != 0U)
 800840a:	7afb      	ldrb	r3, [r7, #11]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d11c      	bne.n	800844a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008410:	893b      	ldrh	r3, [r7, #8]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d011      	beq.n	800843a <USBD_GetDescriptor+0x2b6>
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	88db      	ldrh	r3, [r3, #6]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00d      	beq.n	800843a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	88da      	ldrh	r2, [r3, #6]
 8008422:	893b      	ldrh	r3, [r7, #8]
 8008424:	4293      	cmp	r3, r2
 8008426:	bf28      	it	cs
 8008428:	4613      	movcs	r3, r2
 800842a:	b29b      	uxth	r3, r3
 800842c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800842e:	893b      	ldrh	r3, [r7, #8]
 8008430:	461a      	mov	r2, r3
 8008432:	68f9      	ldr	r1, [r7, #12]
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 fa1f 	bl	8008878 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	88db      	ldrh	r3, [r3, #6]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d104      	bne.n	800844c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fa76 	bl	8008934 <USBD_CtlSendStatus>
 8008448:	e000      	b.n	800844c <USBD_GetDescriptor+0x2c8>
    return;
 800844a:	bf00      	nop
    }
  }
}
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop

08008454 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	889b      	ldrh	r3, [r3, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d130      	bne.n	80084c8 <USBD_SetAddress+0x74>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	88db      	ldrh	r3, [r3, #6]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d12c      	bne.n	80084c8 <USBD_SetAddress+0x74>
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	885b      	ldrh	r3, [r3, #2]
 8008472:	2b7f      	cmp	r3, #127	@ 0x7f
 8008474:	d828      	bhi.n	80084c8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	885b      	ldrh	r3, [r3, #2]
 800847a:	b2db      	uxtb	r3, r3
 800847c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008480:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008488:	2b03      	cmp	r3, #3
 800848a:	d104      	bne.n	8008496 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800848c:	6839      	ldr	r1, [r7, #0]
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 f988 	bl	80087a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008494:	e01d      	b.n	80084d2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	7bfa      	ldrb	r2, [r7, #15]
 800849a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800849e:	7bfb      	ldrb	r3, [r7, #15]
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fe1d 	bl	80090e2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 fa43 	bl	8008934 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d004      	beq.n	80084be <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084bc:	e009      	b.n	80084d2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084c6:	e004      	b.n	80084d2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f96a 	bl	80087a4 <USBD_CtlError>
  }
}
 80084d0:	bf00      	nop
 80084d2:	bf00      	nop
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
	...

080084dc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	885b      	ldrh	r3, [r3, #2]
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	4b41      	ldr	r3, [pc, #260]	@ (80085f4 <USBD_SetConfig+0x118>)
 80084ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80084f0:	4b40      	ldr	r3, [pc, #256]	@ (80085f4 <USBD_SetConfig+0x118>)
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d904      	bls.n	8008502 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80084f8:	6839      	ldr	r1, [r7, #0]
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f952 	bl	80087a4 <USBD_CtlError>
 8008500:	e075      	b.n	80085ee <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008508:	2b02      	cmp	r3, #2
 800850a:	d002      	beq.n	8008512 <USBD_SetConfig+0x36>
 800850c:	2b03      	cmp	r3, #3
 800850e:	d023      	beq.n	8008558 <USBD_SetConfig+0x7c>
 8008510:	e062      	b.n	80085d8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008512:	4b38      	ldr	r3, [pc, #224]	@ (80085f4 <USBD_SetConfig+0x118>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d01a      	beq.n	8008550 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800851a:	4b36      	ldr	r3, [pc, #216]	@ (80085f4 <USBD_SetConfig+0x118>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2203      	movs	r2, #3
 8008528:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800852c:	4b31      	ldr	r3, [pc, #196]	@ (80085f4 <USBD_SetConfig+0x118>)
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	4619      	mov	r1, r3
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7ff f9e8 	bl	8007908 <USBD_SetClassConfig>
 8008538:	4603      	mov	r3, r0
 800853a:	2b02      	cmp	r3, #2
 800853c:	d104      	bne.n	8008548 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800853e:	6839      	ldr	r1, [r7, #0]
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 f92f 	bl	80087a4 <USBD_CtlError>
            return;
 8008546:	e052      	b.n	80085ee <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f9f3 	bl	8008934 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800854e:	e04e      	b.n	80085ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 f9ef 	bl	8008934 <USBD_CtlSendStatus>
        break;
 8008556:	e04a      	b.n	80085ee <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008558:	4b26      	ldr	r3, [pc, #152]	@ (80085f4 <USBD_SetConfig+0x118>)
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d112      	bne.n	8008586 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008568:	4b22      	ldr	r3, [pc, #136]	@ (80085f4 <USBD_SetConfig+0x118>)
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	461a      	mov	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008572:	4b20      	ldr	r3, [pc, #128]	@ (80085f4 <USBD_SetConfig+0x118>)
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	4619      	mov	r1, r3
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f7ff f9e4 	bl	8007946 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f9d8 	bl	8008934 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008584:	e033      	b.n	80085ee <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008586:	4b1b      	ldr	r3, [pc, #108]	@ (80085f4 <USBD_SetConfig+0x118>)
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	461a      	mov	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	429a      	cmp	r2, r3
 8008592:	d01d      	beq.n	80085d0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	b2db      	uxtb	r3, r3
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7ff f9d2 	bl	8007946 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80085a2:	4b14      	ldr	r3, [pc, #80]	@ (80085f4 <USBD_SetConfig+0x118>)
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	461a      	mov	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80085ac:	4b11      	ldr	r3, [pc, #68]	@ (80085f4 <USBD_SetConfig+0x118>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	4619      	mov	r1, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7ff f9a8 	bl	8007908 <USBD_SetClassConfig>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d104      	bne.n	80085c8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 f8ef 	bl	80087a4 <USBD_CtlError>
            return;
 80085c6:	e012      	b.n	80085ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 f9b3 	bl	8008934 <USBD_CtlSendStatus>
        break;
 80085ce:	e00e      	b.n	80085ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f9af 	bl	8008934 <USBD_CtlSendStatus>
        break;
 80085d6:	e00a      	b.n	80085ee <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80085d8:	6839      	ldr	r1, [r7, #0]
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f8e2 	bl	80087a4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80085e0:	4b04      	ldr	r3, [pc, #16]	@ (80085f4 <USBD_SetConfig+0x118>)
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7ff f9ad 	bl	8007946 <USBD_ClrClassConfig>
        break;
 80085ec:	bf00      	nop
    }
  }
}
 80085ee:	3708      	adds	r7, #8
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	20000281 	.word	0x20000281

080085f8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	88db      	ldrh	r3, [r3, #6]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d004      	beq.n	8008614 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800860a:	6839      	ldr	r1, [r7, #0]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f8c9 	bl	80087a4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008612:	e022      	b.n	800865a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800861a:	2b02      	cmp	r3, #2
 800861c:	dc02      	bgt.n	8008624 <USBD_GetConfig+0x2c>
 800861e:	2b00      	cmp	r3, #0
 8008620:	dc03      	bgt.n	800862a <USBD_GetConfig+0x32>
 8008622:	e015      	b.n	8008650 <USBD_GetConfig+0x58>
 8008624:	2b03      	cmp	r3, #3
 8008626:	d00b      	beq.n	8008640 <USBD_GetConfig+0x48>
 8008628:	e012      	b.n	8008650 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	3308      	adds	r3, #8
 8008634:	2201      	movs	r2, #1
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f91d 	bl	8008878 <USBD_CtlSendData>
        break;
 800863e:	e00c      	b.n	800865a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	3304      	adds	r3, #4
 8008644:	2201      	movs	r2, #1
 8008646:	4619      	mov	r1, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 f915 	bl	8008878 <USBD_CtlSendData>
        break;
 800864e:	e004      	b.n	800865a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 f8a6 	bl	80087a4 <USBD_CtlError>
        break;
 8008658:	bf00      	nop
}
 800865a:	bf00      	nop
 800865c:	3708      	adds	r7, #8
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}

08008662 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008662:	b580      	push	{r7, lr}
 8008664:	b082      	sub	sp, #8
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
 800866a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008672:	3b01      	subs	r3, #1
 8008674:	2b02      	cmp	r3, #2
 8008676:	d81e      	bhi.n	80086b6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	88db      	ldrh	r3, [r3, #6]
 800867c:	2b02      	cmp	r3, #2
 800867e:	d004      	beq.n	800868a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008680:	6839      	ldr	r1, [r7, #0]
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 f88e 	bl	80087a4 <USBD_CtlError>
        break;
 8008688:	e01a      	b.n	80086c0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2201      	movs	r2, #1
 800868e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008696:	2b00      	cmp	r3, #0
 8008698:	d005      	beq.n	80086a6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	f043 0202 	orr.w	r2, r3, #2
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	330c      	adds	r3, #12
 80086aa:	2202      	movs	r2, #2
 80086ac:	4619      	mov	r1, r3
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 f8e2 	bl	8008878 <USBD_CtlSendData>
      break;
 80086b4:	e004      	b.n	80086c0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80086b6:	6839      	ldr	r1, [r7, #0]
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f873 	bl	80087a4 <USBD_CtlError>
      break;
 80086be:	bf00      	nop
  }
}
 80086c0:	bf00      	nop
 80086c2:	3708      	adds	r7, #8
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	885b      	ldrh	r3, [r3, #2]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d106      	bne.n	80086e8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 f926 	bl	8008934 <USBD_CtlSendStatus>
  }
}
 80086e8:	bf00      	nop
 80086ea:	3708      	adds	r7, #8
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008700:	3b01      	subs	r3, #1
 8008702:	2b02      	cmp	r3, #2
 8008704:	d80b      	bhi.n	800871e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	885b      	ldrh	r3, [r3, #2]
 800870a:	2b01      	cmp	r3, #1
 800870c:	d10c      	bne.n	8008728 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 f90c 	bl	8008934 <USBD_CtlSendStatus>
      }
      break;
 800871c:	e004      	b.n	8008728 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800871e:	6839      	ldr	r1, [r7, #0]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f83f 	bl	80087a4 <USBD_CtlError>
      break;
 8008726:	e000      	b.n	800872a <USBD_ClrFeature+0x3a>
      break;
 8008728:	bf00      	nop
  }
}
 800872a:	bf00      	nop
 800872c:	3708      	adds	r7, #8
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008732:	b480      	push	{r7}
 8008734:	b083      	sub	sp, #12
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
 800873a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	781a      	ldrb	r2, [r3, #0]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	785a      	ldrb	r2, [r3, #1]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	3302      	adds	r3, #2
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	3303      	adds	r3, #3
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	021b      	lsls	r3, r3, #8
 800875c:	b29b      	uxth	r3, r3
 800875e:	4413      	add	r3, r2
 8008760:	b29a      	uxth	r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	3304      	adds	r3, #4
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	461a      	mov	r2, r3
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	3305      	adds	r3, #5
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	021b      	lsls	r3, r3, #8
 8008776:	b29b      	uxth	r3, r3
 8008778:	4413      	add	r3, r2
 800877a:	b29a      	uxth	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	3306      	adds	r3, #6
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	461a      	mov	r2, r3
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	3307      	adds	r3, #7
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	021b      	lsls	r3, r3, #8
 8008790:	b29b      	uxth	r3, r3
 8008792:	4413      	add	r3, r2
 8008794:	b29a      	uxth	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	80da      	strh	r2, [r3, #6]

}
 800879a:	bf00      	nop
 800879c:	370c      	adds	r7, #12
 800879e:	46bd      	mov	sp, r7
 80087a0:	bc80      	pop	{r7}
 80087a2:	4770      	bx	lr

080087a4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b082      	sub	sp, #8
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80087ae:	2180      	movs	r1, #128	@ 0x80
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fc2d 	bl	8009010 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80087b6:	2100      	movs	r1, #0
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fc29 	bl	8009010 <USBD_LL_StallEP>
}
 80087be:	bf00      	nop
 80087c0:	3708      	adds	r7, #8
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b086      	sub	sp, #24
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	60f8      	str	r0, [r7, #12]
 80087ce:	60b9      	str	r1, [r7, #8]
 80087d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d032      	beq.n	8008842 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f000 f834 	bl	800884a <USBD_GetLen>
 80087e2:	4603      	mov	r3, r0
 80087e4:	3301      	adds	r3, #1
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	005b      	lsls	r3, r3, #1
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80087f0:	7dfb      	ldrb	r3, [r7, #23]
 80087f2:	1c5a      	adds	r2, r3, #1
 80087f4:	75fa      	strb	r2, [r7, #23]
 80087f6:	461a      	mov	r2, r3
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	4413      	add	r3, r2
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	7812      	ldrb	r2, [r2, #0]
 8008800:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008802:	7dfb      	ldrb	r3, [r7, #23]
 8008804:	1c5a      	adds	r2, r3, #1
 8008806:	75fa      	strb	r2, [r7, #23]
 8008808:	461a      	mov	r2, r3
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	4413      	add	r3, r2
 800880e:	2203      	movs	r2, #3
 8008810:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008812:	e012      	b.n	800883a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	1c5a      	adds	r2, r3, #1
 8008818:	60fa      	str	r2, [r7, #12]
 800881a:	7dfa      	ldrb	r2, [r7, #23]
 800881c:	1c51      	adds	r1, r2, #1
 800881e:	75f9      	strb	r1, [r7, #23]
 8008820:	4611      	mov	r1, r2
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	440a      	add	r2, r1
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800882a:	7dfb      	ldrb	r3, [r7, #23]
 800882c:	1c5a      	adds	r2, r3, #1
 800882e:	75fa      	strb	r2, [r7, #23]
 8008830:	461a      	mov	r2, r3
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	4413      	add	r3, r2
 8008836:	2200      	movs	r2, #0
 8008838:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1e8      	bne.n	8008814 <USBD_GetString+0x4e>
    }
  }
}
 8008842:	bf00      	nop
 8008844:	3718      	adds	r7, #24
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008852:	2300      	movs	r3, #0
 8008854:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008856:	e005      	b.n	8008864 <USBD_GetLen+0x1a>
  {
    len++;
 8008858:	7bfb      	ldrb	r3, [r7, #15]
 800885a:	3301      	adds	r3, #1
 800885c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	3301      	adds	r3, #1
 8008862:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1f5      	bne.n	8008858 <USBD_GetLen+0xe>
  }

  return len;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3714      	adds	r7, #20
 8008872:	46bd      	mov	sp, r7
 8008874:	bc80      	pop	{r7}
 8008876:	4770      	bx	lr

08008878 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	4613      	mov	r3, r2
 8008884:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2202      	movs	r2, #2
 800888a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800888e:	88fa      	ldrh	r2, [r7, #6]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008894:	88fa      	ldrh	r2, [r7, #6]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800889a:	88fb      	ldrh	r3, [r7, #6]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	2100      	movs	r1, #0
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f000 fc3d 	bl	8009120 <USBD_LL_Transmit>

  return USBD_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	4613      	mov	r3, r2
 80088bc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80088be:	88fb      	ldrh	r3, [r7, #6]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	2100      	movs	r1, #0
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f000 fc2b 	bl	8009120 <USBD_LL_Transmit>

  return USBD_OK;
 80088ca:	2300      	movs	r3, #0
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3710      	adds	r7, #16
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b084      	sub	sp, #16
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	4613      	mov	r3, r2
 80088e0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2203      	movs	r2, #3
 80088e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80088ea:	88fa      	ldrh	r2, [r7, #6]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 80088f2:	88fa      	ldrh	r2, [r7, #6]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80088fa:	88fb      	ldrh	r3, [r7, #6]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	2100      	movs	r1, #0
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f000 fc30 	bl	8009166 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	3710      	adds	r7, #16
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}

08008910 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
 8008916:	60f8      	str	r0, [r7, #12]
 8008918:	60b9      	str	r1, [r7, #8]
 800891a:	4613      	mov	r3, r2
 800891c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800891e:	88fb      	ldrh	r3, [r7, #6]
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	2100      	movs	r1, #0
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 fc1e 	bl	8009166 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2204      	movs	r2, #4
 8008940:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008944:	2300      	movs	r3, #0
 8008946:	2200      	movs	r2, #0
 8008948:	2100      	movs	r1, #0
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 fbe8 	bl	8009120 <USBD_LL_Transmit>

  return USBD_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b082      	sub	sp, #8
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2205      	movs	r2, #5
 8008966:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800896a:	2300      	movs	r3, #0
 800896c:	2200      	movs	r2, #0
 800896e:	2100      	movs	r1, #0
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fbf8 	bl	8009166 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3708      	adds	r7, #8
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008984:	2200      	movs	r2, #0
 8008986:	4912      	ldr	r1, [pc, #72]	@ (80089d0 <MX_USB_DEVICE_Init+0x50>)
 8008988:	4812      	ldr	r0, [pc, #72]	@ (80089d4 <MX_USB_DEVICE_Init+0x54>)
 800898a:	f7fe ff63 	bl	8007854 <USBD_Init>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008994:	f7f7 fdfd 	bl	8000592 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008998:	490f      	ldr	r1, [pc, #60]	@ (80089d8 <MX_USB_DEVICE_Init+0x58>)
 800899a:	480e      	ldr	r0, [pc, #56]	@ (80089d4 <MX_USB_DEVICE_Init+0x54>)
 800899c:	f7fe ff85 	bl	80078aa <USBD_RegisterClass>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d001      	beq.n	80089aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80089a6:	f7f7 fdf4 	bl	8000592 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80089aa:	490c      	ldr	r1, [pc, #48]	@ (80089dc <MX_USB_DEVICE_Init+0x5c>)
 80089ac:	4809      	ldr	r0, [pc, #36]	@ (80089d4 <MX_USB_DEVICE_Init+0x54>)
 80089ae:	f7fe fee5 	bl	800777c <USBD_CDC_RegisterInterface>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d001      	beq.n	80089bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80089b8:	f7f7 fdeb 	bl	8000592 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80089bc:	4805      	ldr	r0, [pc, #20]	@ (80089d4 <MX_USB_DEVICE_Init+0x54>)
 80089be:	f7fe ff8d 	bl	80078dc <USBD_Start>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d001      	beq.n	80089cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80089c8:	f7f7 fde3 	bl	8000592 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80089cc:	bf00      	nop
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	2000012c 	.word	0x2000012c
 80089d4:	20000284 	.word	0x20000284
 80089d8:	20000018 	.word	0x20000018
 80089dc:	2000011c 	.word	0x2000011c

080089e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80089e4:	2200      	movs	r2, #0
 80089e6:	4905      	ldr	r1, [pc, #20]	@ (80089fc <CDC_Init_FS+0x1c>)
 80089e8:	4805      	ldr	r0, [pc, #20]	@ (8008a00 <CDC_Init_FS+0x20>)
 80089ea:	f7fe fedd 	bl	80077a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80089ee:	4905      	ldr	r1, [pc, #20]	@ (8008a04 <CDC_Init_FS+0x24>)
 80089f0:	4803      	ldr	r0, [pc, #12]	@ (8008a00 <CDC_Init_FS+0x20>)
 80089f2:	f7fe fef2 	bl	80077da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80089f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	20000948 	.word	0x20000948
 8008a00:	20000284 	.word	0x20000284
 8008a04:	20000548 	.word	0x20000548

08008a08 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008a0c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bc80      	pop	{r7}
 8008a14:	4770      	bx	lr
	...

08008a18 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	4603      	mov	r3, r0
 8008a20:	6039      	str	r1, [r7, #0]
 8008a22:	71fb      	strb	r3, [r7, #7]
 8008a24:	4613      	mov	r3, r2
 8008a26:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008a28:	79fb      	ldrb	r3, [r7, #7]
 8008a2a:	2b23      	cmp	r3, #35	@ 0x23
 8008a2c:	d84a      	bhi.n	8008ac4 <CDC_Control_FS+0xac>
 8008a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a34 <CDC_Control_FS+0x1c>)
 8008a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a34:	08008ac5 	.word	0x08008ac5
 8008a38:	08008ac5 	.word	0x08008ac5
 8008a3c:	08008ac5 	.word	0x08008ac5
 8008a40:	08008ac5 	.word	0x08008ac5
 8008a44:	08008ac5 	.word	0x08008ac5
 8008a48:	08008ac5 	.word	0x08008ac5
 8008a4c:	08008ac5 	.word	0x08008ac5
 8008a50:	08008ac5 	.word	0x08008ac5
 8008a54:	08008ac5 	.word	0x08008ac5
 8008a58:	08008ac5 	.word	0x08008ac5
 8008a5c:	08008ac5 	.word	0x08008ac5
 8008a60:	08008ac5 	.word	0x08008ac5
 8008a64:	08008ac5 	.word	0x08008ac5
 8008a68:	08008ac5 	.word	0x08008ac5
 8008a6c:	08008ac5 	.word	0x08008ac5
 8008a70:	08008ac5 	.word	0x08008ac5
 8008a74:	08008ac5 	.word	0x08008ac5
 8008a78:	08008ac5 	.word	0x08008ac5
 8008a7c:	08008ac5 	.word	0x08008ac5
 8008a80:	08008ac5 	.word	0x08008ac5
 8008a84:	08008ac5 	.word	0x08008ac5
 8008a88:	08008ac5 	.word	0x08008ac5
 8008a8c:	08008ac5 	.word	0x08008ac5
 8008a90:	08008ac5 	.word	0x08008ac5
 8008a94:	08008ac5 	.word	0x08008ac5
 8008a98:	08008ac5 	.word	0x08008ac5
 8008a9c:	08008ac5 	.word	0x08008ac5
 8008aa0:	08008ac5 	.word	0x08008ac5
 8008aa4:	08008ac5 	.word	0x08008ac5
 8008aa8:	08008ac5 	.word	0x08008ac5
 8008aac:	08008ac5 	.word	0x08008ac5
 8008ab0:	08008ac5 	.word	0x08008ac5
 8008ab4:	08008ac5 	.word	0x08008ac5
 8008ab8:	08008ac5 	.word	0x08008ac5
 8008abc:	08008ac5 	.word	0x08008ac5
 8008ac0:	08008ac5 	.word	0x08008ac5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008ac4:	bf00      	nop
  }

  return (USBD_OK);
 8008ac6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bc80      	pop	{r7}
 8008ad0:	4770      	bx	lr
 8008ad2:	bf00      	nop

08008ad4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008ade:	6879      	ldr	r1, [r7, #4]
 8008ae0:	4805      	ldr	r0, [pc, #20]	@ (8008af8 <CDC_Receive_FS+0x24>)
 8008ae2:	f7fe fe7a 	bl	80077da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008ae6:	4804      	ldr	r0, [pc, #16]	@ (8008af8 <CDC_Receive_FS+0x24>)
 8008ae8:	f7fe fe8a 	bl	8007800 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008aec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	20000284 	.word	0x20000284

08008afc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	4603      	mov	r3, r0
 8008b04:	6039      	str	r1, [r7, #0]
 8008b06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2212      	movs	r2, #18
 8008b0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008b0e:	4b03      	ldr	r3, [pc, #12]	@ (8008b1c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bc80      	pop	{r7}
 8008b18:	4770      	bx	lr
 8008b1a:	bf00      	nop
 8008b1c:	20000148 	.word	0x20000148

08008b20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	4603      	mov	r3, r0
 8008b28:	6039      	str	r1, [r7, #0]
 8008b2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	2204      	movs	r2, #4
 8008b30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008b32:	4b03      	ldr	r3, [pc, #12]	@ (8008b40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bc80      	pop	{r7}
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	2000015c 	.word	0x2000015c

08008b44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	6039      	str	r1, [r7, #0]
 8008b4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008b50:	79fb      	ldrb	r3, [r7, #7]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d105      	bne.n	8008b62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	4907      	ldr	r1, [pc, #28]	@ (8008b78 <USBD_FS_ProductStrDescriptor+0x34>)
 8008b5a:	4808      	ldr	r0, [pc, #32]	@ (8008b7c <USBD_FS_ProductStrDescriptor+0x38>)
 8008b5c:	f7ff fe33 	bl	80087c6 <USBD_GetString>
 8008b60:	e004      	b.n	8008b6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	4904      	ldr	r1, [pc, #16]	@ (8008b78 <USBD_FS_ProductStrDescriptor+0x34>)
 8008b66:	4805      	ldr	r0, [pc, #20]	@ (8008b7c <USBD_FS_ProductStrDescriptor+0x38>)
 8008b68:	f7ff fe2d 	bl	80087c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b6c:	4b02      	ldr	r3, [pc, #8]	@ (8008b78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3708      	adds	r7, #8
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	20000d48 	.word	0x20000d48
 8008b7c:	080092f0 	.word	0x080092f0

08008b80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	4603      	mov	r3, r0
 8008b88:	6039      	str	r1, [r7, #0]
 8008b8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	4904      	ldr	r1, [pc, #16]	@ (8008ba0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008b90:	4804      	ldr	r0, [pc, #16]	@ (8008ba4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008b92:	f7ff fe18 	bl	80087c6 <USBD_GetString>
  return USBD_StrDesc;
 8008b96:	4b02      	ldr	r3, [pc, #8]	@ (8008ba0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3708      	adds	r7, #8
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	20000d48 	.word	0x20000d48
 8008ba4:	08009308 	.word	0x08009308

08008ba8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	4603      	mov	r3, r0
 8008bb0:	6039      	str	r1, [r7, #0]
 8008bb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	221a      	movs	r2, #26
 8008bb8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008bba:	f000 f843 	bl	8008c44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008bbe:	4b02      	ldr	r3, [pc, #8]	@ (8008bc8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}
 8008bc8:	20000160 	.word	0x20000160

08008bcc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	6039      	str	r1, [r7, #0]
 8008bd6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008bd8:	79fb      	ldrb	r3, [r7, #7]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d105      	bne.n	8008bea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008bde:	683a      	ldr	r2, [r7, #0]
 8008be0:	4907      	ldr	r1, [pc, #28]	@ (8008c00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008be2:	4808      	ldr	r0, [pc, #32]	@ (8008c04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008be4:	f7ff fdef 	bl	80087c6 <USBD_GetString>
 8008be8:	e004      	b.n	8008bf4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	4904      	ldr	r1, [pc, #16]	@ (8008c00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008bee:	4805      	ldr	r0, [pc, #20]	@ (8008c04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008bf0:	f7ff fde9 	bl	80087c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008bf4:	4b02      	ldr	r3, [pc, #8]	@ (8008c00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3708      	adds	r7, #8
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	20000d48 	.word	0x20000d48
 8008c04:	0800931c 	.word	0x0800931c

08008c08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	6039      	str	r1, [r7, #0]
 8008c12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008c14:	79fb      	ldrb	r3, [r7, #7]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d105      	bne.n	8008c26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008c1a:	683a      	ldr	r2, [r7, #0]
 8008c1c:	4907      	ldr	r1, [pc, #28]	@ (8008c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008c1e:	4808      	ldr	r0, [pc, #32]	@ (8008c40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008c20:	f7ff fdd1 	bl	80087c6 <USBD_GetString>
 8008c24:	e004      	b.n	8008c30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	4904      	ldr	r1, [pc, #16]	@ (8008c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008c2a:	4805      	ldr	r0, [pc, #20]	@ (8008c40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008c2c:	f7ff fdcb 	bl	80087c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008c30:	4b02      	ldr	r3, [pc, #8]	@ (8008c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	20000d48 	.word	0x20000d48
 8008c40:	08009328 	.word	0x08009328

08008c44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8008c88 <Get_SerialNum+0x44>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008c50:	4b0e      	ldr	r3, [pc, #56]	@ (8008c8c <Get_SerialNum+0x48>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008c56:	4b0e      	ldr	r3, [pc, #56]	@ (8008c90 <Get_SerialNum+0x4c>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4413      	add	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d009      	beq.n	8008c7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008c6a:	2208      	movs	r2, #8
 8008c6c:	4909      	ldr	r1, [pc, #36]	@ (8008c94 <Get_SerialNum+0x50>)
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f000 f814 	bl	8008c9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008c74:	2204      	movs	r2, #4
 8008c76:	4908      	ldr	r1, [pc, #32]	@ (8008c98 <Get_SerialNum+0x54>)
 8008c78:	68b8      	ldr	r0, [r7, #8]
 8008c7a:	f000 f80f 	bl	8008c9c <IntToUnicode>
  }
}
 8008c7e:	bf00      	nop
 8008c80:	3710      	adds	r7, #16
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	1ffff7e8 	.word	0x1ffff7e8
 8008c8c:	1ffff7ec 	.word	0x1ffff7ec
 8008c90:	1ffff7f0 	.word	0x1ffff7f0
 8008c94:	20000162 	.word	0x20000162
 8008c98:	20000172 	.word	0x20000172

08008c9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b087      	sub	sp, #28
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008caa:	2300      	movs	r3, #0
 8008cac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008cae:	2300      	movs	r3, #0
 8008cb0:	75fb      	strb	r3, [r7, #23]
 8008cb2:	e027      	b.n	8008d04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	0f1b      	lsrs	r3, r3, #28
 8008cb8:	2b09      	cmp	r3, #9
 8008cba:	d80b      	bhi.n	8008cd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	0f1b      	lsrs	r3, r3, #28
 8008cc0:	b2da      	uxtb	r2, r3
 8008cc2:	7dfb      	ldrb	r3, [r7, #23]
 8008cc4:	005b      	lsls	r3, r3, #1
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	440b      	add	r3, r1
 8008ccc:	3230      	adds	r2, #48	@ 0x30
 8008cce:	b2d2      	uxtb	r2, r2
 8008cd0:	701a      	strb	r2, [r3, #0]
 8008cd2:	e00a      	b.n	8008cea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	0f1b      	lsrs	r3, r3, #28
 8008cd8:	b2da      	uxtb	r2, r3
 8008cda:	7dfb      	ldrb	r3, [r7, #23]
 8008cdc:	005b      	lsls	r3, r3, #1
 8008cde:	4619      	mov	r1, r3
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	440b      	add	r3, r1
 8008ce4:	3237      	adds	r2, #55	@ 0x37
 8008ce6:	b2d2      	uxtb	r2, r2
 8008ce8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	011b      	lsls	r3, r3, #4
 8008cee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008cf0:	7dfb      	ldrb	r3, [r7, #23]
 8008cf2:	005b      	lsls	r3, r3, #1
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	68ba      	ldr	r2, [r7, #8]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008cfe:	7dfb      	ldrb	r3, [r7, #23]
 8008d00:	3301      	adds	r3, #1
 8008d02:	75fb      	strb	r3, [r7, #23]
 8008d04:	7dfa      	ldrb	r2, [r7, #23]
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d3d3      	bcc.n	8008cb4 <IntToUnicode+0x18>
  }
}
 8008d0c:	bf00      	nop
 8008d0e:	bf00      	nop
 8008d10:	371c      	adds	r7, #28
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bc80      	pop	{r7}
 8008d16:	4770      	bx	lr

08008d18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a0d      	ldr	r2, [pc, #52]	@ (8008d5c <HAL_PCD_MspInit+0x44>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d113      	bne.n	8008d52 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d60 <HAL_PCD_MspInit+0x48>)
 8008d2c:	69db      	ldr	r3, [r3, #28]
 8008d2e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d60 <HAL_PCD_MspInit+0x48>)
 8008d30:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008d34:	61d3      	str	r3, [r2, #28]
 8008d36:	4b0a      	ldr	r3, [pc, #40]	@ (8008d60 <HAL_PCD_MspInit+0x48>)
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d3e:	60fb      	str	r3, [r7, #12]
 8008d40:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008d42:	2200      	movs	r2, #0
 8008d44:	2100      	movs	r1, #0
 8008d46:	2014      	movs	r0, #20
 8008d48:	f7f8 f8b5 	bl	8000eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008d4c:	2014      	movs	r0, #20
 8008d4e:	f7f8 f8ce 	bl	8000eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008d52:	bf00      	nop
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	40005c00 	.word	0x40005c00
 8008d60:	40021000 	.word	0x40021000

08008d64 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	f7fe fdf6 	bl	800796c <USBD_LL_SetupStage>
}
 8008d80:	bf00      	nop
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008d9a:	78fa      	ldrb	r2, [r7, #3]
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	00db      	lsls	r3, r3, #3
 8008da6:	440b      	add	r3, r1
 8008da8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	78fb      	ldrb	r3, [r7, #3]
 8008db0:	4619      	mov	r1, r3
 8008db2:	f7fe fe28 	bl	8007a06 <USBD_LL_DataOutStage>
}
 8008db6:	bf00      	nop
 8008db8:	3708      	adds	r7, #8
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b082      	sub	sp, #8
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008dd0:	78fa      	ldrb	r2, [r7, #3]
 8008dd2:	6879      	ldr	r1, [r7, #4]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	00db      	lsls	r3, r3, #3
 8008ddc:	440b      	add	r3, r1
 8008dde:	3324      	adds	r3, #36	@ 0x24
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	78fb      	ldrb	r3, [r7, #3]
 8008de4:	4619      	mov	r1, r3
 8008de6:	f7fe fe7f 	bl	8007ae8 <USBD_LL_DataInStage>
}
 8008dea:	bf00      	nop
 8008dec:	3708      	adds	r7, #8
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7fe ff8f 	bl	8007d24 <USBD_LL_SOF>
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b084      	sub	sp, #16
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008e16:	2301      	movs	r3, #1
 8008e18:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	799b      	ldrb	r3, [r3, #6]
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	d001      	beq.n	8008e26 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008e22:	f7f7 fbb6 	bl	8000592 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e2c:	7bfa      	ldrb	r2, [r7, #15]
 8008e2e:	4611      	mov	r1, r2
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7fe ff3f 	bl	8007cb4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7fe fef8 	bl	8007c32 <USBD_LL_Reset>
}
 8008e42:	bf00      	nop
 8008e44:	3710      	adds	r7, #16
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
	...

08008e4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b082      	sub	sp, #8
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fe ff39 	bl	8007cd2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	7a9b      	ldrb	r3, [r3, #10]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d005      	beq.n	8008e74 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e68:	4b04      	ldr	r3, [pc, #16]	@ (8008e7c <HAL_PCD_SuspendCallback+0x30>)
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	4a03      	ldr	r2, [pc, #12]	@ (8008e7c <HAL_PCD_SuspendCallback+0x30>)
 8008e6e:	f043 0306 	orr.w	r3, r3, #6
 8008e72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008e74:	bf00      	nop
 8008e76:	3708      	adds	r7, #8
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	e000ed00 	.word	0xe000ed00

08008e80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7fe ff33 	bl	8007cfa <USBD_LL_Resume>
}
 8008e94:	bf00      	nop
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008ea4:	4a28      	ldr	r2, [pc, #160]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a26      	ldr	r2, [pc, #152]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008eb0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008eb4:	4b24      	ldr	r3, [pc, #144]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008eb6:	4a25      	ldr	r2, [pc, #148]	@ (8008f4c <USBD_LL_Init+0xb0>)
 8008eb8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008eba:	4b23      	ldr	r3, [pc, #140]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ebc:	2208      	movs	r2, #8
 8008ebe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008ec0:	4b21      	ldr	r3, [pc, #132]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ec2:	2202      	movs	r2, #2
 8008ec4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008ec6:	4b20      	ldr	r3, [pc, #128]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008ed8:	481b      	ldr	r0, [pc, #108]	@ (8008f48 <USBD_LL_Init+0xac>)
 8008eda:	f7f8 fbb5 	bl	8001648 <HAL_PCD_Init>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008ee4:	f7f7 fb55 	bl	8000592 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008eee:	2318      	movs	r3, #24
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	f7fa f8c6 	bl	8003084 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008efe:	2358      	movs	r3, #88	@ 0x58
 8008f00:	2200      	movs	r2, #0
 8008f02:	2180      	movs	r1, #128	@ 0x80
 8008f04:	f7fa f8be 	bl	8003084 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008f0e:	23c0      	movs	r3, #192	@ 0xc0
 8008f10:	2200      	movs	r2, #0
 8008f12:	2181      	movs	r1, #129	@ 0x81
 8008f14:	f7fa f8b6 	bl	8003084 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008f1e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008f22:	2200      	movs	r2, #0
 8008f24:	2101      	movs	r1, #1
 8008f26:	f7fa f8ad 	bl	8003084 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008f30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008f34:	2200      	movs	r2, #0
 8008f36:	2182      	movs	r1, #130	@ 0x82
 8008f38:	f7fa f8a4 	bl	8003084 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3708      	adds	r7, #8
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	bf00      	nop
 8008f48:	20000f48 	.word	0x20000f48
 8008f4c:	40005c00 	.word	0x40005c00

08008f50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7f8 fc64 	bl	8001834 <HAL_PCD_Start>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f70:	7bfb      	ldrb	r3, [r7, #15]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f000 f94e 	bl	8009214 <USBD_Get_USB_Status>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}

08008f86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b084      	sub	sp, #16
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
 8008f8e:	4608      	mov	r0, r1
 8008f90:	4611      	mov	r1, r2
 8008f92:	461a      	mov	r2, r3
 8008f94:	4603      	mov	r3, r0
 8008f96:	70fb      	strb	r3, [r7, #3]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	70bb      	strb	r3, [r7, #2]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008fae:	78bb      	ldrb	r3, [r7, #2]
 8008fb0:	883a      	ldrh	r2, [r7, #0]
 8008fb2:	78f9      	ldrb	r1, [r7, #3]
 8008fb4:	f7f8 fdb8 	bl	8001b28 <HAL_PCD_EP_Open>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f000 f928 	bl	8009214 <USBD_Get_USB_Status>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}

08008fd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	b084      	sub	sp, #16
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
 8008fda:	460b      	mov	r3, r1
 8008fdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008fec:	78fa      	ldrb	r2, [r7, #3]
 8008fee:	4611      	mov	r1, r2
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7f8 fdf6 	bl	8001be2 <HAL_PCD_EP_Close>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f000 f909 	bl	8009214 <USBD_Get_USB_Status>
 8009002:	4603      	mov	r3, r0
 8009004:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009006:	7bbb      	ldrb	r3, [r7, #14]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3710      	adds	r7, #16
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	460b      	mov	r3, r1
 800901a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800901c:	2300      	movs	r3, #0
 800901e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	4611      	mov	r1, r2
 800902e:	4618      	mov	r0, r3
 8009030:	f7f8 fe9e 	bl	8001d70 <HAL_PCD_EP_SetStall>
 8009034:	4603      	mov	r3, r0
 8009036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	4618      	mov	r0, r3
 800903c:	f000 f8ea 	bl	8009214 <USBD_Get_USB_Status>
 8009040:	4603      	mov	r3, r0
 8009042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009044:	7bbb      	ldrb	r3, [r7, #14]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800904e:	b580      	push	{r7, lr}
 8009050:	b084      	sub	sp, #16
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
 8009056:	460b      	mov	r3, r1
 8009058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800905a:	2300      	movs	r3, #0
 800905c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800905e:	2300      	movs	r3, #0
 8009060:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	4611      	mov	r1, r2
 800906c:	4618      	mov	r0, r3
 800906e:	f7f8 fedf 	bl	8001e30 <HAL_PCD_EP_ClrStall>
 8009072:	4603      	mov	r3, r0
 8009074:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009076:	7bfb      	ldrb	r3, [r7, #15]
 8009078:	4618      	mov	r0, r3
 800907a:	f000 f8cb 	bl	8009214 <USBD_Get_USB_Status>
 800907e:	4603      	mov	r3, r0
 8009080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009082:	7bbb      	ldrb	r3, [r7, #14]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800908c:	b480      	push	{r7}
 800908e:	b085      	sub	sp, #20
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	460b      	mov	r3, r1
 8009096:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800909e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80090a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	da0b      	bge.n	80090c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80090a8:	78fb      	ldrb	r3, [r7, #3]
 80090aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090ae:	68f9      	ldr	r1, [r7, #12]
 80090b0:	4613      	mov	r3, r2
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	4413      	add	r3, r2
 80090b6:	00db      	lsls	r3, r3, #3
 80090b8:	440b      	add	r3, r1
 80090ba:	3312      	adds	r3, #18
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	e00b      	b.n	80090d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80090c0:	78fb      	ldrb	r3, [r7, #3]
 80090c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090c6:	68f9      	ldr	r1, [r7, #12]
 80090c8:	4613      	mov	r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	4413      	add	r3, r2
 80090ce:	00db      	lsls	r3, r3, #3
 80090d0:	440b      	add	r3, r1
 80090d2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80090d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3714      	adds	r7, #20
 80090dc:	46bd      	mov	sp, r7
 80090de:	bc80      	pop	{r7}
 80090e0:	4770      	bx	lr

080090e2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80090e2:	b580      	push	{r7, lr}
 80090e4:	b084      	sub	sp, #16
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
 80090ea:	460b      	mov	r3, r1
 80090ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090f2:	2300      	movs	r3, #0
 80090f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090fc:	78fa      	ldrb	r2, [r7, #3]
 80090fe:	4611      	mov	r1, r2
 8009100:	4618      	mov	r0, r3
 8009102:	f7f8 fced 	bl	8001ae0 <HAL_PCD_SetAddress>
 8009106:	4603      	mov	r3, r0
 8009108:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800910a:	7bfb      	ldrb	r3, [r7, #15]
 800910c:	4618      	mov	r0, r3
 800910e:	f000 f881 	bl	8009214 <USBD_Get_USB_Status>
 8009112:	4603      	mov	r3, r0
 8009114:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009116:	7bbb      	ldrb	r3, [r7, #14]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3710      	adds	r7, #16
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	607a      	str	r2, [r7, #4]
 800912a:	461a      	mov	r2, r3
 800912c:	460b      	mov	r3, r1
 800912e:	72fb      	strb	r3, [r7, #11]
 8009130:	4613      	mov	r3, r2
 8009132:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009138:	2300      	movs	r3, #0
 800913a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009142:	893b      	ldrh	r3, [r7, #8]
 8009144:	7af9      	ldrb	r1, [r7, #11]
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	f7f8 fddb 	bl	8001d02 <HAL_PCD_EP_Transmit>
 800914c:	4603      	mov	r3, r0
 800914e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009150:	7dfb      	ldrb	r3, [r7, #23]
 8009152:	4618      	mov	r0, r3
 8009154:	f000 f85e 	bl	8009214 <USBD_Get_USB_Status>
 8009158:	4603      	mov	r3, r0
 800915a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800915c:	7dbb      	ldrb	r3, [r7, #22]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009166:	b580      	push	{r7, lr}
 8009168:	b086      	sub	sp, #24
 800916a:	af00      	add	r7, sp, #0
 800916c:	60f8      	str	r0, [r7, #12]
 800916e:	607a      	str	r2, [r7, #4]
 8009170:	461a      	mov	r2, r3
 8009172:	460b      	mov	r3, r1
 8009174:	72fb      	strb	r3, [r7, #11]
 8009176:	4613      	mov	r3, r2
 8009178:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800917a:	2300      	movs	r3, #0
 800917c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009188:	893b      	ldrh	r3, [r7, #8]
 800918a:	7af9      	ldrb	r1, [r7, #11]
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	f7f8 fd70 	bl	8001c72 <HAL_PCD_EP_Receive>
 8009192:	4603      	mov	r3, r0
 8009194:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009196:	7dfb      	ldrb	r3, [r7, #23]
 8009198:	4618      	mov	r0, r3
 800919a:	f000 f83b 	bl	8009214 <USBD_Get_USB_Status>
 800919e:	4603      	mov	r3, r0
 80091a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80091a2:	7dbb      	ldrb	r3, [r7, #22]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3718      	adds	r7, #24
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	460b      	mov	r3, r1
 80091b6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80091be:	78fa      	ldrb	r2, [r7, #3]
 80091c0:	4611      	mov	r1, r2
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7f8 fd86 	bl	8001cd4 <HAL_PCD_EP_GetRxCount>
 80091c8:	4603      	mov	r3, r0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
	...

080091d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80091dc:	4b02      	ldr	r3, [pc, #8]	@ (80091e8 <USBD_static_malloc+0x14>)
}
 80091de:	4618      	mov	r0, r3
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bc80      	pop	{r7}
 80091e6:	4770      	bx	lr
 80091e8:	20001220 	.word	0x20001220

080091ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]

}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bc80      	pop	{r7}
 80091fc:	4770      	bx	lr

080091fe <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	460b      	mov	r3, r1
 8009208:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800920a:	bf00      	nop
 800920c:	370c      	adds	r7, #12
 800920e:	46bd      	mov	sp, r7
 8009210:	bc80      	pop	{r7}
 8009212:	4770      	bx	lr

08009214 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009214:	b480      	push	{r7}
 8009216:	b085      	sub	sp, #20
 8009218:	af00      	add	r7, sp, #0
 800921a:	4603      	mov	r3, r0
 800921c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009222:	79fb      	ldrb	r3, [r7, #7]
 8009224:	2b03      	cmp	r3, #3
 8009226:	d817      	bhi.n	8009258 <USBD_Get_USB_Status+0x44>
 8009228:	a201      	add	r2, pc, #4	@ (adr r2, 8009230 <USBD_Get_USB_Status+0x1c>)
 800922a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800922e:	bf00      	nop
 8009230:	08009241 	.word	0x08009241
 8009234:	08009247 	.word	0x08009247
 8009238:	0800924d 	.word	0x0800924d
 800923c:	08009253 	.word	0x08009253
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009240:	2300      	movs	r3, #0
 8009242:	73fb      	strb	r3, [r7, #15]
    break;
 8009244:	e00b      	b.n	800925e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009246:	2302      	movs	r3, #2
 8009248:	73fb      	strb	r3, [r7, #15]
    break;
 800924a:	e008      	b.n	800925e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800924c:	2301      	movs	r3, #1
 800924e:	73fb      	strb	r3, [r7, #15]
    break;
 8009250:	e005      	b.n	800925e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009252:	2302      	movs	r3, #2
 8009254:	73fb      	strb	r3, [r7, #15]
    break;
 8009256:	e002      	b.n	800925e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009258:	2302      	movs	r3, #2
 800925a:	73fb      	strb	r3, [r7, #15]
    break;
 800925c:	bf00      	nop
  }
  return usb_status;
 800925e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	bc80      	pop	{r7}
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop

0800926c <memset>:
 800926c:	4603      	mov	r3, r0
 800926e:	4402      	add	r2, r0
 8009270:	4293      	cmp	r3, r2
 8009272:	d100      	bne.n	8009276 <memset+0xa>
 8009274:	4770      	bx	lr
 8009276:	f803 1b01 	strb.w	r1, [r3], #1
 800927a:	e7f9      	b.n	8009270 <memset+0x4>

0800927c <__libc_init_array>:
 800927c:	b570      	push	{r4, r5, r6, lr}
 800927e:	2600      	movs	r6, #0
 8009280:	4d0c      	ldr	r5, [pc, #48]	@ (80092b4 <__libc_init_array+0x38>)
 8009282:	4c0d      	ldr	r4, [pc, #52]	@ (80092b8 <__libc_init_array+0x3c>)
 8009284:	1b64      	subs	r4, r4, r5
 8009286:	10a4      	asrs	r4, r4, #2
 8009288:	42a6      	cmp	r6, r4
 800928a:	d109      	bne.n	80092a0 <__libc_init_array+0x24>
 800928c:	f000 f81a 	bl	80092c4 <_init>
 8009290:	2600      	movs	r6, #0
 8009292:	4d0a      	ldr	r5, [pc, #40]	@ (80092bc <__libc_init_array+0x40>)
 8009294:	4c0a      	ldr	r4, [pc, #40]	@ (80092c0 <__libc_init_array+0x44>)
 8009296:	1b64      	subs	r4, r4, r5
 8009298:	10a4      	asrs	r4, r4, #2
 800929a:	42a6      	cmp	r6, r4
 800929c:	d105      	bne.n	80092aa <__libc_init_array+0x2e>
 800929e:	bd70      	pop	{r4, r5, r6, pc}
 80092a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092a4:	4798      	blx	r3
 80092a6:	3601      	adds	r6, #1
 80092a8:	e7ee      	b.n	8009288 <__libc_init_array+0xc>
 80092aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ae:	4798      	blx	r3
 80092b0:	3601      	adds	r6, #1
 80092b2:	e7f2      	b.n	800929a <__libc_init_array+0x1e>
 80092b4:	08009364 	.word	0x08009364
 80092b8:	08009364 	.word	0x08009364
 80092bc:	08009364 	.word	0x08009364
 80092c0:	08009368 	.word	0x08009368

080092c4 <_init>:
 80092c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c6:	bf00      	nop
 80092c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ca:	bc08      	pop	{r3}
 80092cc:	469e      	mov	lr, r3
 80092ce:	4770      	bx	lr

080092d0 <_fini>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	bf00      	nop
 80092d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092d6:	bc08      	pop	{r3}
 80092d8:	469e      	mov	lr, r3
 80092da:	4770      	bx	lr
