// Seed: 1000615124
module module_0 (
    id_1
);
  output wire id_1;
  bit id_2;
  ;
  always
    if (1 + 1) begin : LABEL_0
      id_2 <= id_2;
      if (1 - -1'b0) id_2 <= -1;
      @(posedge id_2) $unsigned(27);
      ;
    end
  assign id_2 = 1;
  reg id_3, id_4;
  always id_4 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10
);
  logic id_12[$realtime : 1];
  module_0 modCall_1 (id_12);
  assign modCall_1.id_2 = 0;
  wire id_13;
  always $unsigned(48);
  ;
endmodule
