
=== PERFECT FLAGS ===============================================================

PERFECT_BRANCH_PRED = 0
PERFECT_DCACHE      = 0
PERFECT_ICACHE      = 0
PERFECT_FETCH       = 0
ORACLE_DISAMBIG     = 0

=== STRUCTURES AND POLICIES =====================================================

FETCH QUEUE = 64
RENAMER:
   ACTIVE LIST = 256
   PHYSICAL REGISTER FILE = 320
   BRANCH CHECKPOINTS = 32
SCHEDULER:
   ISSUE QUEUE = 64
   PARTITIONS = 4
   PRESTEER = 0
LOAD/STORE UNIT:
   LOAD QUEUE = 128
   STORE QUEUE = 128
   SPECULATIVE DISAMBIGUATION = 1

=== PIPELINE STAGE WIDTHS =======================================================

FETCH WIDTH = 4
DISPATCH WIDTH = 4
ISSUE WIDTH = 8
RETIRE WIDTH = 4

=== EXECUTION LANES =============================================================

        |latency |   BR   |   LS   |  ALU_S |  ALU_C | LS_FP  | ALU_FP |  MTF   |
        +--------+--------+--------+--------+--------+--------+--------+--------+
lane 0  |    3   |        |   x    |        |        |   x    |        |        |
lane 1  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 2  |    3   |        |        |        |   x    |        |   x    |        |
lane 3  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 4  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 5  |    3   |        |   x    |        |        |   x    |        |        |
lane 6  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 7  |    3   |        |        |        |   x    |        |   x    |        |

=== MEMORY HIERARCHY ============================================================

L1 I$:
   64 KB, 8-way set-associative, 64 B block size
   hit latency = 1 cycles
   MHSRs = 32
L1 D$:
   64 KB, 4-way set-associative, 64 B block size
   hit latency = 1 cycles
   MHSRs = 32
L2$:
   256 KB, 8-way set-associative, 64 B block size
   hit latency = 10 cycles
   MHSRs = 32
   miss latency = 100 cycles

=== BRANCH PREDICTOR ============================================================

BTB:
   # entries    = 4096
   pc mask      = 0xfff
Cond. BP:
   # entries    = 65536
   index mask   = 0xffff
   pc mask      = 0x3fff
   history mask = 0xfffc
   history bit  = 0x8000

=== END CONFIGURATION ===========================================================

[stats]
commit_count : 19443057
cycle_count : 11105586
[rates]
ipc_rate : 1.75
all branches
   predictions:         3303285
   mispredictions:      291201
   misprediction ratio: 0.088155
conditional branches only
   predictions:         3061567
   mispredictions:      291200
   misprediction ratio: 0.095115

=== ADDRESS PREDICTOR ============================================================

Confident and Correct : 364969 , Confident and Not Correct : 4278, Not Confident and Correct : 624322, Not Confident and Not Correct : 615297

=== VALUE PREDICTOR ============================================================

Confident and Correct : 0 , Confident and Not Correct : 0, Not Confident and Correct : 0, Not Confident and Not Correct : 0
