{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728484644903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728484644903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 18:07:24 2024 " "Processing started: Wed Oct 09 18:07:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728484644903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728484644903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR_Decode -c IR_Decode " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR_Decode -c IR_Decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728484644903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728484645197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_16-IR_16_behave " "Found design unit 1: IR_16-IR_16_behave" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645464 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_16 " "Found entity 1: IR_16" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp_CA-Disp_CA_Behave " "Found design unit 1: Disp_CA-Disp_CA_Behave" {  } { { "Disp_CA.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Disp_CA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp_CA " "Found entity 1: Disp_CA" {  } { { "Disp_CA.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Disp_CA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3-Decoder3_behave " "Found design unit 1: Decoder3-Decoder3_behave" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3 " "Found entity 1: Decoder3" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERTER-CONVERTER_Behave " "Found design unit 1: CONVERTER-CONVERTER_Behave" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Clock_Controll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Clock_Controll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Decode-IR_Decode_Behave " "Found design unit 1: IR_Decode-IR_Decode_Behave" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Decode " "Found entity 1: IR_Decode" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR_Decode " "Elaborating entity \"IR_Decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728484645511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:CCC " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:CCC\"" {  } { { "IR_Decode.vhd" "CCC" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645527 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Clock_Controll.vhd(18) " "VHDL Process Statement warning at Clock_Controll.vhd(18): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Clock_Controll.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484645527 "|IR_Decode|Clock_controll_50MHZ_T_50HZ:CCC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Controll.vhd(19) " "VHDL Process Statement warning at Clock_Controll.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Clock_Controll.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484645527 "|IR_Decode|Clock_controll_50MHZ_T_50HZ:CCC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_16 IR_16:IR1 " "Elaborating entity \"IR_16\" for hierarchy \"IR_16:IR1\"" {  } { { "IR_Decode.vhd" "IR1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3 Decoder3:DEc " "Elaborating entity \"Decoder3\" for hierarchy \"Decoder3:DEc\"" {  } { { "IR_Decode.vhd" "DEc" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645527 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Decoder3.vhd(11) " "Inferred latch for \"o\[0\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Decoder3.vhd(11) " "Inferred latch for \"o\[1\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Decoder3.vhd(11) " "Inferred latch for \"o\[2\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Decoder3.vhd(11) " "Inferred latch for \"o\[3\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Decoder3.vhd(11) " "Inferred latch for \"o\[4\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Decoder3.vhd(11) " "Inferred latch for \"o\[5\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Decoder3.vhd(11) " "Inferred latch for \"o\[6\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Decoder3.vhd(11) " "Inferred latch for \"o\[7\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484645543 "|IR_Decode|Decoder3:DEc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:Conv " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:Conv\"" {  } { { "IR_Decode.vhd" "Conv" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_CA Disp_CA:Dis " "Elaborating entity \"Disp_CA\" for hierarchy \"Disp_CA:Dis\"" {  } { { "IR_Decode.vhd" "Dis" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645543 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:Conv\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:Conv\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:Conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:Conv\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:Conv\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:Conv\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:Conv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:Conv\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:Conv\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:Conv\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645866 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728484645866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:Conv\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:Conv\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:Conv\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:Conv\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645895 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484645895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484645966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484645966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:Conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:Conv\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484645993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:Conv\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:Conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484645993 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484645993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484646026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484646026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484646042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484646042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484646067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484646067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:Conv\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CONVERTER:Conv\|lpm_divide:Mod1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:Conv\|lpm_divide:Mod1 " "Instantiated megafunction \"CONVERTER:Conv\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646067 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484646067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:Conv\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CONVERTER:Conv\|lpm_divide:Div1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:Conv\|lpm_divide:Div1 " "Instantiated megafunction \"CONVERTER:Conv\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484646082 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/Converter.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484646082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[0\] GND " "Pin \"Dig4\[0\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[1\] GND " "Pin \"Dig4\[1\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[2\] GND " "Pin \"Dig4\[2\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[3\] GND " "Pin \"Dig4\[3\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[4\] GND " "Pin \"Dig4\[4\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[5\] GND " "Pin \"Dig4\[5\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig4\[6\] VCC " "Pin \"Dig4\[6\]\" is stuck at VCC" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[0\] GND " "Pin \"Dig5\[0\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[1\] GND " "Pin \"Dig5\[1\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[2\] GND " "Pin \"Dig5\[2\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[3\] GND " "Pin \"Dig5\[3\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[4\] GND " "Pin \"Dig5\[4\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[5\] GND " "Pin \"Dig5\[5\]\" is stuck at GND" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[6\] VCC " "Pin \"Dig5\[6\]\" is stuck at VCC" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728484646398 "|IR_Decode|Dig5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728484646398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728484646515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728484646776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INP\[0\] " "No output dependent on input pin \"INP\[0\]\"" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646883 "|IR_Decode|INP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INP\[1\] " "No output dependent on input pin \"INP\[1\]\"" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646883 "|IR_Decode|INP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INP\[2\] " "No output dependent on input pin \"INP\[2\]\"" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646883 "|IR_Decode|INP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INP\[3\] " "No output dependent on input pin \"INP\[3\]\"" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646883 "|IR_Decode|INP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INP\[7\] " "No output dependent on input pin \"INP\[7\]\"" {  } { { "IR_Decode.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/IR_Decode Test/IR_Decode.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484646883 "|IR_Decode|INP[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728484646883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728484646883 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728484646883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "546 " "Implemented 546 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728484646883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728484646883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728484646929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 18:07:26 2024 " "Processing ended: Wed Oct 09 18:07:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728484646929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728484646929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728484646929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728484646929 ""}
