// Seed: 3233363267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0 - id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : 1] id_4;
  wire id_5;
  wire id_6;
  always @(*);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_2,
      id_2,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4,
      id_4,
      id_5,
      id_6,
      id_6,
      id_2,
      id_5,
      id_2,
      id_5
  );
  assign id_6 = id_5;
  assign id_6 = -1 | id_3 | id_4 | id_4;
  logic [1 : 1] id_7 = id_4;
endmodule
