============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 17:18:01 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.333497s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (68.0%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83618718285824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1001011110001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12065/8 useful/useless nets, 10509/6 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-1032 : 11945/4 useful/useless nets, 10735/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11929/16 useful/useless nets, 10723/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 12113/2 useful/useless nets, 10907/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 49385, tnet num: 12113, tinst num: 10906, tnode num: 60322, tedge num: 80664.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (4.19), #lev = 5 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (4.19), #lev = 5 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 283 instances into 103 LUTs, name keeping = 78%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 164 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.619862s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (83.9%)

RUN-1004 : used memory is 287 MB, reserved memory is 263 MB, peak memory is 402 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.522192s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (83.0%)

RUN-1004 : used memory is 287 MB, reserved memory is 263 MB, peak memory is 402 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9989 instances
RUN-0007 : 6126 luts, 2977 seqs, 494 mslices, 259 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11228 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6687 nets have 2 pins
RUN-1001 : 3223 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 283 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1350     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     628     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  59   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9987 instances, 6126 luts, 2977 seqs, 753 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47498, tnet num: 11226, tinst num: 9987, tnode num: 57327, tedge num: 77831.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.000909s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (79.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.61789e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9987.
PHY-3001 : Level 1 #clusters 1433.
PHY-3001 : End clustering;  0.083044s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (75.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 789462, overlap = 286.906
PHY-3002 : Step(2): len = 687340, overlap = 314.875
PHY-3002 : Step(3): len = 535510, overlap = 398.812
PHY-3002 : Step(4): len = 472717, overlap = 428.906
PHY-3002 : Step(5): len = 387094, overlap = 488.469
PHY-3002 : Step(6): len = 325130, overlap = 539.594
PHY-3002 : Step(7): len = 272921, overlap = 621
PHY-3002 : Step(8): len = 231547, overlap = 662.188
PHY-3002 : Step(9): len = 206099, overlap = 705.781
PHY-3002 : Step(10): len = 184944, overlap = 750.531
PHY-3002 : Step(11): len = 164814, overlap = 783.812
PHY-3002 : Step(12): len = 149348, overlap = 801.25
PHY-3002 : Step(13): len = 137306, overlap = 805.25
PHY-3002 : Step(14): len = 129911, overlap = 806.844
PHY-3002 : Step(15): len = 121067, overlap = 821.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64071e-06
PHY-3002 : Step(16): len = 151830, overlap = 781.938
PHY-3002 : Step(17): len = 215836, overlap = 676.125
PHY-3002 : Step(18): len = 230728, overlap = 560.031
PHY-3002 : Step(19): len = 230065, overlap = 545.125
PHY-3002 : Step(20): len = 217000, overlap = 546.219
PHY-3002 : Step(21): len = 209346, overlap = 545.688
PHY-3002 : Step(22): len = 201254, overlap = 563.781
PHY-3002 : Step(23): len = 196936, overlap = 563.594
PHY-3002 : Step(24): len = 191958, overlap = 548.125
PHY-3002 : Step(25): len = 189737, overlap = 563.844
PHY-3002 : Step(26): len = 186125, overlap = 559.281
PHY-3002 : Step(27): len = 184482, overlap = 562.719
PHY-3002 : Step(28): len = 183192, overlap = 552.75
PHY-3002 : Step(29): len = 181485, overlap = 558
PHY-3002 : Step(30): len = 179343, overlap = 549.531
PHY-3002 : Step(31): len = 177778, overlap = 547.438
PHY-3002 : Step(32): len = 175750, overlap = 540.906
PHY-3002 : Step(33): len = 175046, overlap = 540.875
PHY-3002 : Step(34): len = 173545, overlap = 535.219
PHY-3002 : Step(35): len = 173694, overlap = 516
PHY-3002 : Step(36): len = 172338, overlap = 547.562
PHY-3002 : Step(37): len = 172042, overlap = 570.438
PHY-3002 : Step(38): len = 171466, overlap = 581.469
PHY-3002 : Step(39): len = 170648, overlap = 585.625
PHY-3002 : Step(40): len = 169757, overlap = 587.938
PHY-3002 : Step(41): len = 169430, overlap = 563.094
PHY-3002 : Step(42): len = 168608, overlap = 560.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.28141e-06
PHY-3002 : Step(43): len = 175901, overlap = 539.781
PHY-3002 : Step(44): len = 189051, overlap = 497.438
PHY-3002 : Step(45): len = 197433, overlap = 459.312
PHY-3002 : Step(46): len = 201996, overlap = 437.969
PHY-3002 : Step(47): len = 203694, overlap = 437.688
PHY-3002 : Step(48): len = 203985, overlap = 438.188
PHY-3002 : Step(49): len = 203549, overlap = 441.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.05628e-05
PHY-3002 : Step(50): len = 213664, overlap = 439.812
PHY-3002 : Step(51): len = 230941, overlap = 393.938
PHY-3002 : Step(52): len = 238144, overlap = 353.594
PHY-3002 : Step(53): len = 241263, overlap = 339.156
PHY-3002 : Step(54): len = 242036, overlap = 328.656
PHY-3002 : Step(55): len = 242526, overlap = 334.625
PHY-3002 : Step(56): len = 242954, overlap = 328.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.11257e-05
PHY-3002 : Step(57): len = 257942, overlap = 306.719
PHY-3002 : Step(58): len = 276418, overlap = 274.812
PHY-3002 : Step(59): len = 286226, overlap = 267.125
PHY-3002 : Step(60): len = 289491, overlap = 245.875
PHY-3002 : Step(61): len = 288286, overlap = 253.906
PHY-3002 : Step(62): len = 287542, overlap = 269.031
PHY-3002 : Step(63): len = 285977, overlap = 268.938
PHY-3002 : Step(64): len = 285161, overlap = 269.594
PHY-3002 : Step(65): len = 284468, overlap = 278.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.22513e-05
PHY-3002 : Step(66): len = 299323, overlap = 241.375
PHY-3002 : Step(67): len = 312676, overlap = 194.531
PHY-3002 : Step(68): len = 318116, overlap = 184.719
PHY-3002 : Step(69): len = 321001, overlap = 176.219
PHY-3002 : Step(70): len = 323333, overlap = 183.781
PHY-3002 : Step(71): len = 323940, overlap = 189.188
PHY-3002 : Step(72): len = 322292, overlap = 203.469
PHY-3002 : Step(73): len = 322652, overlap = 197.156
PHY-3002 : Step(74): len = 324080, overlap = 188.094
PHY-3002 : Step(75): len = 324195, overlap = 198.469
PHY-3002 : Step(76): len = 322883, overlap = 207.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.45026e-05
PHY-3002 : Step(77): len = 333753, overlap = 196.156
PHY-3002 : Step(78): len = 341921, overlap = 164.281
PHY-3002 : Step(79): len = 344598, overlap = 167.094
PHY-3002 : Step(80): len = 347059, overlap = 164.781
PHY-3002 : Step(81): len = 349801, overlap = 156.844
PHY-3002 : Step(82): len = 351581, overlap = 152.781
PHY-3002 : Step(83): len = 350135, overlap = 150.25
PHY-3002 : Step(84): len = 350419, overlap = 154.719
PHY-3002 : Step(85): len = 351256, overlap = 146.469
PHY-3002 : Step(86): len = 351492, overlap = 150.781
PHY-3002 : Step(87): len = 349832, overlap = 158.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00016792
PHY-3002 : Step(88): len = 359910, overlap = 145.344
PHY-3002 : Step(89): len = 366872, overlap = 134
PHY-3002 : Step(90): len = 369022, overlap = 132.031
PHY-3002 : Step(91): len = 371275, overlap = 124.719
PHY-3002 : Step(92): len = 375187, overlap = 114.688
PHY-3002 : Step(93): len = 377350, overlap = 111.438
PHY-3002 : Step(94): len = 375924, overlap = 114.188
PHY-3002 : Step(95): len = 376255, overlap = 116.469
PHY-3002 : Step(96): len = 377580, overlap = 109.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00033584
PHY-3002 : Step(97): len = 384927, overlap = 103.281
PHY-3002 : Step(98): len = 390152, overlap = 105.219
PHY-3002 : Step(99): len = 390595, overlap = 100.312
PHY-3002 : Step(100): len = 391571, overlap = 94.2812
PHY-3002 : Step(101): len = 394676, overlap = 91.2188
PHY-3002 : Step(102): len = 396394, overlap = 79.1562
PHY-3002 : Step(103): len = 394270, overlap = 88.5938
PHY-3002 : Step(104): len = 393554, overlap = 80.3438
PHY-3002 : Step(105): len = 395098, overlap = 73.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000663907
PHY-3002 : Step(106): len = 398933, overlap = 82.2188
PHY-3002 : Step(107): len = 402964, overlap = 77.8125
PHY-3002 : Step(108): len = 403539, overlap = 84.5
PHY-3002 : Step(109): len = 405921, overlap = 80.5312
PHY-3002 : Step(110): len = 409680, overlap = 70.0312
PHY-3002 : Step(111): len = 412376, overlap = 66.5625
PHY-3002 : Step(112): len = 411277, overlap = 80.3125
PHY-3002 : Step(113): len = 410652, overlap = 69.875
PHY-3002 : Step(114): len = 411863, overlap = 69.6875
PHY-3002 : Step(115): len = 413558, overlap = 58.875
PHY-3002 : Step(116): len = 413370, overlap = 66.6875
PHY-3002 : Step(117): len = 413290, overlap = 68.5625
PHY-3002 : Step(118): len = 414071, overlap = 61.9375
PHY-3002 : Step(119): len = 415194, overlap = 72.25
PHY-3002 : Step(120): len = 415135, overlap = 64.375
PHY-3002 : Step(121): len = 415135, overlap = 65.6875
PHY-3002 : Step(122): len = 415566, overlap = 65.3125
PHY-3002 : Step(123): len = 416862, overlap = 62.625
PHY-3002 : Step(124): len = 416917, overlap = 62.4062
PHY-3002 : Step(125): len = 416821, overlap = 64.1562
PHY-3002 : Step(126): len = 417076, overlap = 64.4062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00116807
PHY-3002 : Step(127): len = 419752, overlap = 62.9688
PHY-3002 : Step(128): len = 421635, overlap = 64.8438
PHY-3002 : Step(129): len = 421758, overlap = 63.75
PHY-3002 : Step(130): len = 422199, overlap = 63.625
PHY-3002 : Step(131): len = 423233, overlap = 65.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00218833
PHY-3002 : Step(132): len = 424984, overlap = 62.25
PHY-3002 : Step(133): len = 428675, overlap = 63.5938
PHY-3002 : Step(134): len = 429593, overlap = 68.7188
PHY-3002 : Step(135): len = 431057, overlap = 67
PHY-3002 : Step(136): len = 433639, overlap = 63.25
PHY-3002 : Step(137): len = 435555, overlap = 62.625
PHY-3002 : Step(138): len = 435687, overlap = 57.5312
PHY-3002 : Step(139): len = 435788, overlap = 55.9062
PHY-3002 : Step(140): len = 436692, overlap = 56.75
PHY-3002 : Step(141): len = 436932, overlap = 56.5
PHY-3002 : Step(142): len = 437211, overlap = 54.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580976, over cnt = 1246(3%), over = 7170, worst = 25
PHY-1001 : End global iterations;  0.301322s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.9%)

PHY-1001 : Congestion index: top1 = 80.69, top5 = 60.68, top10 = 51.03, top15 = 44.90.
PHY-3001 : End congestion estimation;  0.411649s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395944s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (75.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000185929
PHY-3002 : Step(143): len = 486028, overlap = 20.8125
PHY-3002 : Step(144): len = 489571, overlap = 17.6562
PHY-3002 : Step(145): len = 490098, overlap = 16.8438
PHY-3002 : Step(146): len = 490624, overlap = 14.8438
PHY-3002 : Step(147): len = 493912, overlap = 14.875
PHY-3002 : Step(148): len = 495121, overlap = 13.625
PHY-3002 : Step(149): len = 494640, overlap = 13.375
PHY-3002 : Step(150): len = 495122, overlap = 14.3438
PHY-3002 : Step(151): len = 494325, overlap = 13.0312
PHY-3002 : Step(152): len = 492855, overlap = 13.0938
PHY-3002 : Step(153): len = 489939, overlap = 12.875
PHY-3002 : Step(154): len = 487955, overlap = 12.8125
PHY-3002 : Step(155): len = 485488, overlap = 13.0312
PHY-3002 : Step(156): len = 483109, overlap = 12.8438
PHY-3002 : Step(157): len = 480203, overlap = 13.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000371857
PHY-3002 : Step(158): len = 481377, overlap = 12.4688
PHY-3002 : Step(159): len = 484658, overlap = 10.9688
PHY-3002 : Step(160): len = 485137, overlap = 10.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00072227
PHY-3002 : Step(161): len = 491269, overlap = 6.375
PHY-3002 : Step(162): len = 499974, overlap = 4.3125
PHY-3002 : Step(163): len = 503242, overlap = 2.1875
PHY-3002 : Step(164): len = 503423, overlap = 2.25
PHY-3002 : Step(165): len = 503364, overlap = 2.25
PHY-3002 : Step(166): len = 503023, overlap = 4.21875
PHY-3002 : Step(167): len = 503256, overlap = 5.09375
PHY-3002 : Step(168): len = 502995, overlap = 4.8125
PHY-3002 : Step(169): len = 502687, overlap = 4.34375
PHY-3002 : Step(170): len = 501386, overlap = 5.9375
PHY-3002 : Step(171): len = 500361, overlap = 7
PHY-3002 : Step(172): len = 500576, overlap = 7.90625
PHY-3002 : Step(173): len = 501557, overlap = 9.53125
PHY-3002 : Step(174): len = 501831, overlap = 10.25
PHY-3002 : Step(175): len = 502422, overlap = 11.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00144454
PHY-3002 : Step(176): len = 503862, overlap = 10.4688
PHY-3002 : Step(177): len = 507021, overlap = 11.5625
PHY-3002 : Step(178): len = 509033, overlap = 10.3438
PHY-3002 : Step(179): len = 509575, overlap = 12.1875
PHY-3002 : Step(180): len = 510455, overlap = 14.2188
PHY-3002 : Step(181): len = 511730, overlap = 15
PHY-3002 : Step(182): len = 513315, overlap = 16.9375
PHY-3002 : Step(183): len = 513715, overlap = 16.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00288908
PHY-3002 : Step(184): len = 514259, overlap = 17.125
PHY-3002 : Step(185): len = 515895, overlap = 18.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 98/11228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609368, over cnt = 1728(4%), over = 7147, worst = 46
PHY-1001 : End global iterations;  0.404370s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (50.2%)

PHY-1001 : Congestion index: top1 = 73.94, top5 = 55.80, top10 = 48.10, top15 = 43.47.
PHY-3001 : End congestion estimation;  0.528344s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (56.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427146s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (73.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170441
PHY-3002 : Step(186): len = 515600, overlap = 86.375
PHY-3002 : Step(187): len = 513992, overlap = 70.0312
PHY-3002 : Step(188): len = 509303, overlap = 61.375
PHY-3002 : Step(189): len = 505461, overlap = 60.3125
PHY-3002 : Step(190): len = 499883, overlap = 61.8125
PHY-3002 : Step(191): len = 495125, overlap = 46.5
PHY-3002 : Step(192): len = 490973, overlap = 48.6875
PHY-3002 : Step(193): len = 487009, overlap = 46.7188
PHY-3002 : Step(194): len = 482646, overlap = 48.5
PHY-3002 : Step(195): len = 479673, overlap = 50.8125
PHY-3002 : Step(196): len = 475962, overlap = 52.5938
PHY-3002 : Step(197): len = 473252, overlap = 50.0938
PHY-3002 : Step(198): len = 470216, overlap = 51.9688
PHY-3002 : Step(199): len = 467804, overlap = 50.4688
PHY-3002 : Step(200): len = 465831, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000340883
PHY-3002 : Step(201): len = 468522, overlap = 41.4688
PHY-3002 : Step(202): len = 471820, overlap = 40.375
PHY-3002 : Step(203): len = 472121, overlap = 38.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000617391
PHY-3002 : Step(204): len = 476396, overlap = 36.6875
PHY-3002 : Step(205): len = 486426, overlap = 28.6875
PHY-3002 : Step(206): len = 486029, overlap = 29.75
PHY-3002 : Step(207): len = 485808, overlap = 31.4688
PHY-3002 : Step(208): len = 485859, overlap = 30.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47498, tnet num: 11226, tinst num: 9987, tnode num: 57327, tedge num: 77831.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 214.41 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 297/11228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593480, over cnt = 1907(5%), over = 6463, worst = 28
PHY-1001 : End global iterations;  0.414690s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (67.8%)

PHY-1001 : Congestion index: top1 = 60.04, top5 = 49.10, top10 = 43.74, top15 = 40.47.
PHY-1001 : End incremental global routing;  0.550235s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (73.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386705s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (80.8%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9879 has valid locations, 33 needs to be replaced
PHY-3001 : design contains 10015 instances, 6131 luts, 3000 seqs, 753 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488485
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9523/11256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595728, over cnt = 1909(5%), over = 6465, worst = 28
PHY-1001 : End global iterations;  0.066154s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (118.1%)

PHY-1001 : Congestion index: top1 = 59.98, top5 = 49.12, top10 = 43.78, top15 = 40.51.
PHY-3001 : End congestion estimation;  0.215966s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (86.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47610, tnet num: 11254, tinst num: 10015, tnode num: 57508, tedge num: 77999.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.185164s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (81.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 488305, overlap = 0
PHY-3002 : Step(210): len = 488226, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9530/11256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595024, over cnt = 1912(5%), over = 6487, worst = 28
PHY-1001 : End global iterations;  0.067831s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 60.02, top5 = 49.17, top10 = 43.82, top15 = 40.54.
PHY-3001 : End congestion estimation;  0.222152s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510855s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (91.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000808569
PHY-3002 : Step(211): len = 488173, overlap = 30.8438
PHY-3002 : Step(212): len = 488173, overlap = 30.8438
PHY-3001 : Final: Len = 488173, Over = 30.8438
PHY-3001 : End incremental placement;  2.380080s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (84.0%)

OPT-1001 : Total overflow 215.06 peak overflow 3.19
OPT-1001 : End high-fanout net optimization;  3.537610s wall, 2.796875s user + 0.093750s system = 2.890625s CPU (81.7%)

OPT-1001 : Current memory(MB): used = 510, reserve = 492, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9532/11256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595232, over cnt = 1911(5%), over = 6413, worst = 28
PHY-1002 : len = 621928, over cnt = 1162(3%), over = 3092, worst = 22
PHY-1002 : len = 644104, over cnt = 421(1%), over = 910, worst = 13
PHY-1002 : len = 650840, over cnt = 84(0%), over = 183, worst = 12
PHY-1002 : len = 651912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.639220s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 49.50, top5 = 43.53, top10 = 40.05, top15 = 37.82.
OPT-1001 : End congestion update;  0.793158s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (70.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.361437s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (77.8%)

OPT-0007 : Start: WNS -3595 TNS -95888 NUM_FEPS 45
OPT-0007 : Iter 1: improved WNS -3595 TNS -95588 NUM_FEPS 45 with 28 cells processed and 850 slack improved
OPT-0007 : Iter 2: improved WNS -3595 TNS -95588 NUM_FEPS 45 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.174082s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (73.2%)

OPT-1001 : Current memory(MB): used = 509, reserve = 491, peak = 513.
OPT-1001 : End physical optimization;  5.707294s wall, 4.437500s user + 0.171875s system = 4.609375s CPU (80.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6131 LUT to BLE ...
SYN-4008 : Packed 6131 LUT and 1129 SEQ to BLE.
SYN-4003 : Packing 1871 remaining SEQ's ...
SYN-4005 : Packed 1407 SEQ with LUT/SLICE
SYN-4006 : 3725 single LUT's are left
SYN-4006 : 464 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6595/8049 primitive instances ...
PHY-3001 : End packing;  0.435184s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (79.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4515 instances
RUN-1001 : 2191 mslices, 2191 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10296 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5492 nets have 2 pins
RUN-1001 : 3349 nets have [3 - 5] pins
RUN-1001 : 902 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4513 instances, 4382 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 498477, Over = 83.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5339/10296.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 641016, over cnt = 1186(3%), over = 1851, worst = 8
PHY-1002 : len = 645728, over cnt = 754(2%), over = 1047, worst = 7
PHY-1002 : len = 653000, over cnt = 304(0%), over = 394, worst = 5
PHY-1002 : len = 656952, over cnt = 95(0%), over = 112, worst = 3
PHY-1002 : len = 658360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.718803s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (71.7%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 44.83, top10 = 40.66, top15 = 38.23.
PHY-3001 : End congestion estimation;  0.916764s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (69.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44944, tnet num: 10294, tinst num: 4513, tnode num: 52733, tedge num: 76000.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.309571s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (45.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.58636e-05
PHY-3002 : Step(213): len = 491274, overlap = 85.5
PHY-3002 : Step(214): len = 485384, overlap = 90.75
PHY-3002 : Step(215): len = 481508, overlap = 100.75
PHY-3002 : Step(216): len = 478506, overlap = 102.5
PHY-3002 : Step(217): len = 476460, overlap = 104.75
PHY-3002 : Step(218): len = 475279, overlap = 106
PHY-3002 : Step(219): len = 473925, overlap = 109
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131727
PHY-3002 : Step(220): len = 479565, overlap = 104.5
PHY-3002 : Step(221): len = 486844, overlap = 97.25
PHY-3002 : Step(222): len = 487621, overlap = 96.75
PHY-3002 : Step(223): len = 487873, overlap = 92.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000263455
PHY-3002 : Step(224): len = 496283, overlap = 80
PHY-3002 : Step(225): len = 503946, overlap = 67.5
PHY-3002 : Step(226): len = 506767, overlap = 68.25
PHY-3002 : Step(227): len = 506988, overlap = 70.25
PHY-3002 : Step(228): len = 506697, overlap = 69.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.882447s wall, 0.062500s user + 0.562500s system = 0.625000s CPU (70.8%)

PHY-3001 : Trial Legalized: Len = 539819
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 636/10296.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 659136, over cnt = 1437(4%), over = 2417, worst = 6
PHY-1002 : len = 667920, over cnt = 910(2%), over = 1365, worst = 6
PHY-1002 : len = 679024, over cnt = 291(0%), over = 408, worst = 5
PHY-1002 : len = 682776, over cnt = 42(0%), over = 65, worst = 5
PHY-1002 : len = 683520, over cnt = 6(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.943725s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.57, top10 = 41.04, top15 = 38.71.
PHY-3001 : End congestion estimation;  1.175107s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (61.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429158s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164916
PHY-3002 : Step(229): len = 526975, overlap = 10
PHY-3002 : Step(230): len = 519494, overlap = 18
PHY-3002 : Step(231): len = 514045, overlap = 29.5
PHY-3002 : Step(232): len = 509891, overlap = 35.75
PHY-3002 : Step(233): len = 507027, overlap = 42.25
PHY-3002 : Step(234): len = 505356, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329832
PHY-3002 : Step(235): len = 511654, overlap = 38.75
PHY-3002 : Step(236): len = 514965, overlap = 35.25
PHY-3002 : Step(237): len = 516298, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000659664
PHY-3002 : Step(238): len = 520687, overlap = 30.5
PHY-3002 : Step(239): len = 527193, overlap = 28.75
PHY-3002 : Step(240): len = 529663, overlap = 27
PHY-3002 : Step(241): len = 529970, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.7%)

PHY-3001 : Legalized: Len = 543256, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027543s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.5%)

PHY-3001 : 54 instances has been re-located, deltaX = 10, deltaY = 34, maxDist = 2.
PHY-3001 : Final: Len = 544254, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44944, tnet num: 10294, tinst num: 4513, tnode num: 52733, tedge num: 76000.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.026445s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (60.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 469 MB, peak memory is 528 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3076/10296.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 677128, over cnt = 1347(3%), over = 2157, worst = 8
PHY-1002 : len = 683592, over cnt = 772(2%), over = 1109, worst = 6
PHY-1002 : len = 691632, over cnt = 280(0%), over = 409, worst = 6
PHY-1002 : len = 694792, over cnt = 86(0%), over = 111, worst = 6
PHY-1002 : len = 696128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.913833s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 50.43, top5 = 43.81, top10 = 40.37, top15 = 37.98.
PHY-1001 : End incremental global routing;  1.125483s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (58.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.436684s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (46.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4408 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 4518 instances, 4387 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 545054
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9458/10301.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696944, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 696960, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 697072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267339s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (76.0%)

PHY-1001 : Congestion index: top1 = 50.43, top5 = 43.78, top10 = 40.35, top15 = 38.00.
PHY-3001 : End congestion estimation;  0.467075s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (76.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44991, tnet num: 10299, tinst num: 4518, tnode num: 52795, tedge num: 76072.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.004694s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (66.9%)

RUN-1004 : used memory is 503 MB, reserved memory is 494 MB, peak memory is 532 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.435706s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (58.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 544733, overlap = 0
PHY-3002 : Step(243): len = 544728, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9452/10301.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696632, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 696672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166240s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.2%)

PHY-1001 : Congestion index: top1 = 50.43, top5 = 43.79, top10 = 40.36, top15 = 38.00.
PHY-3001 : End congestion estimation;  0.383176s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439222s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.29889e-05
PHY-3002 : Step(244): len = 544716, overlap = 0.25
PHY-3002 : Step(245): len = 544716, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 544741, Over = 0
PHY-3001 : End spreading;  0.025688s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.7%)

PHY-3001 : Final: Len = 544741, Over = 0
PHY-3001 : End incremental placement;  2.988913s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (54.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.840788s wall, 2.562500s user + 0.078125s system = 2.640625s CPU (54.5%)

OPT-1001 : Current memory(MB): used = 539, reserve = 524, peak = 541.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9455/10301.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696680, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 696688, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 696728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274289s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.3%)

PHY-1001 : Congestion index: top1 = 50.43, top5 = 43.79, top10 = 40.37, top15 = 38.00.
OPT-1001 : End congestion update;  0.476407s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (78.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.335105s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.3%)

OPT-0007 : Start: WNS -3555 TNS -68553 NUM_FEPS 32
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4415 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4387 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 561537, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 561669, Over = 0
PHY-3001 : End incremental legalization;  0.196817s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.7%)

OPT-0007 : Iter 1: improved WNS -3505 TNS -21397 NUM_FEPS 15 with 46 cells processed and 23246 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4415 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4387 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 563613, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 563763, Over = 0
PHY-3001 : End incremental legalization;  0.206667s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.0%)

OPT-0007 : Iter 2: improved WNS -3355 TNS -20764 NUM_FEPS 16 with 30 cells processed and 3539 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4415 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4387 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 564189, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026314s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 2.
PHY-3001 : Final: Len = 564301, Over = 0
PHY-3001 : End incremental legalization;  0.208017s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.1%)

OPT-0007 : Iter 3: improved WNS -3255 TNS -19983 NUM_FEPS 15 with 15 cells processed and 1842 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4415 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4387 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 564561, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023550s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 2.
PHY-3001 : Final: Len = 564673, Over = 0
PHY-3001 : End incremental legalization;  0.215739s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.4%)

OPT-0007 : Iter 4: improved WNS -3255 TNS -19883 NUM_FEPS 15 with 11 cells processed and 400 slack improved
OPT-1001 : End path based optimization;  1.975022s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (63.3%)

OPT-1001 : Current memory(MB): used = 541, reserve = 525, peak = 543.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343444s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9144/10301.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716056, over cnt = 80(0%), over = 121, worst = 6
PHY-1002 : len = 716424, over cnt = 45(0%), over = 55, worst = 3
PHY-1002 : len = 716824, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 717008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.418151s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.08, top10 = 40.77, top15 = 38.49.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.329876s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (75.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3255 TNS -20128 NUM_FEPS 16
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3255ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3205ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10301 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10301 nets
OPT-1001 : End physical optimization;  9.328206s wall, 5.265625s user + 0.109375s system = 5.375000s CPU (57.6%)

RUN-1003 : finish command "place" in  29.351454s wall, 16.406250s user + 1.703125s system = 18.109375s CPU (61.7%)

RUN-1004 : used memory is 475 MB, reserved memory is 456 MB, peak memory is 543 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.102215s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (87.9%)

RUN-1004 : used memory is 476 MB, reserved memory is 458 MB, peak memory is 543 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4520 instances
RUN-1001 : 2194 mslices, 2193 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10301 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5490 nets have 2 pins
RUN-1001 : 3353 nets have [3 - 5] pins
RUN-1001 : 902 nets have [6 - 10] pins
RUN-1001 : 310 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44991, tnet num: 10299, tinst num: 4518, tnode num: 52795, tedge num: 76072.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2194 mslices, 2193 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 679824, over cnt = 1433(4%), over = 2440, worst = 8
PHY-1002 : len = 689392, over cnt = 870(2%), over = 1297, worst = 6
PHY-1002 : len = 701656, over cnt = 160(0%), over = 217, worst = 5
PHY-1002 : len = 704144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.757381s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (51.6%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 43.81, top10 = 40.23, top15 = 37.89.
PHY-1001 : End global routing;  0.956880s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (50.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 543, reserve = 526, peak = 543.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 795, reserve = 781, peak = 795.
PHY-1001 : End build detailed router design. 2.775330s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (55.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 125008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.459951s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.4%)

PHY-1001 : Current memory(MB): used = 828, reserve = 816, peak = 828.
PHY-1001 : End phase 1; 1.466020s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.86572e+06, over cnt = 825(0%), over = 829, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 833, reserve = 820, peak = 833.
PHY-1001 : End initial routed; 27.688707s wall, 12.234375s user + 0.125000s system = 12.359375s CPU (44.6%)

PHY-1001 : Update timing.....
PHY-1001 : 231/9637(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.221   |  -103.609  |  62   
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.576979s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (58.5%)

PHY-1001 : Current memory(MB): used = 843, reserve = 830, peak = 843.
PHY-1001 : End phase 2; 29.265751s wall, 13.156250s user + 0.125000s system = 13.281250s CPU (45.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.171ns STNS -91.473ns FEP 60.
PHY-1001 : End OPT Iter 1; 0.132183s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.1%)

PHY-1022 : len = 1.86578e+06, over cnt = 836(0%), over = 840, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.267714s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (75.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84462e+06, over cnt = 292(0%), over = 293, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.935177s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (56.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.83996e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.562321s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (52.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.83996e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.175940s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.83994e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.105686s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.83997e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.108215s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.9%)

PHY-1001 : Update timing.....
PHY-1001 : 230/9637(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.171   |  -95.545  |  62   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.623320s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (48.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 238 feed throughs used by 154 nets
PHY-1001 : End commit to database; 1.165662s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (46.9%)

PHY-1001 : Current memory(MB): used = 912, reserve = 901, peak = 912.
PHY-1001 : End phase 3; 5.144914s wall, 2.609375s user + 0.015625s system = 2.625000s CPU (51.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -3.102ns STNS -91.333ns FEP 60.
PHY-1001 : End OPT Iter 1; 0.154487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1022 : len = 1.83994e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.283636s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.102ns, -91.333ns, 60}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.83992e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.099714s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.0%)

PHY-1001 : Update timing.....
PHY-1001 : 230/9637(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.237   |  -95.540  |  62   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.614527s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (56.1%)

PHY-1001 : Current memory(MB): used = 915, reserve = 905, peak = 915.
PHY-1001 : End phase 4; 2.024539s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (52.5%)

PHY-1003 : Routed, final wirelength = 1.83992e+06
PHY-1001 : Current memory(MB): used = 915, reserve = 905, peak = 916.
PHY-1001 : End export database. 0.028306s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  40.955808s wall, 19.234375s user + 0.156250s system = 19.390625s CPU (47.3%)

RUN-1003 : finish command "route" in  43.314325s wall, 20.671875s user + 0.187500s system = 20.859375s CPU (48.2%)

RUN-1004 : used memory is 818 MB, reserved memory is 805 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8029   out of  19600   40.96%
#reg                     3125   out of  19600   15.94%
#le                      8482
  #lut only              5357   out of   8482   63.16%
  #reg only               453   out of   8482    5.34%
  #lut&reg               2672   out of   8482   31.50%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1604
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    256
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    199
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 84
#5        config_inst_syn_9                        GCLK               config             config_inst.jtck               56
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8482   |7276    |753     |3141    |25      |3       |
|  ISP                               |AHBISP                                        |1296   |700     |329     |743     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |593    |290     |145     |329     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |76     |50      |18      |46      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |69     |33      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |2       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |62     |32      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |67     |25      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |3       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |127    |87      |40      |36      |0       |0       |
|    u_demosaic                      |demosaic                                      |387    |155     |132     |266     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |104    |30      |30      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |60     |23      |23      |38      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |77     |34      |29      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |43      |33      |68      |0       |0       |
|    u_gamma                         |gamma                                         |23     |23      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |4      |4       |0       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |20     |20      |0       |20      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |52     |52      |0       |22      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |6      |6       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |4      |4       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |138    |69      |18      |103     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |0       |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |17      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |18      |0       |33      |0       |0       |
|  sd_reader                         |sd_reader                                     |605    |487     |100     |274     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |290    |246     |34      |143     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |768    |582     |115     |422     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |390    |254     |69      |272     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |146    |92      |18      |119     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |6       |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |27      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |31      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |159    |101     |27      |122     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |22      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |31     |21      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |378    |328     |46      |150     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |54     |54      |0       |18      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |50     |42      |4       |33      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |130    |112     |18      |38      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |81     |69      |12      |38      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5096   |5040    |51      |1341    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |86      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |288    |178     |69      |150     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |288    |178     |69      |150     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |79     |50      |0       |69      |0       |0       |
|        reg_inst                    |register                                      |79     |50      |0       |69      |0       |0       |
|      trigger_inst                  |trigger                                       |209    |128     |69      |81      |0       |0       |
|        bus_inst                    |bus_top                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |127    |90      |37      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5445  
    #2          2       2031  
    #3          3       674   
    #4          4       648   
    #5        5-10      964   
    #6        11-50     458   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.363203s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (104.3%)

RUN-1004 : used memory is 819 MB, reserved memory is 808 MB, peak memory is 916 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44991, tnet num: 10299, tinst num: 4518, tnode num: 52795, tedge num: 76072.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 48e94ac975c21d0e834b833166c7def77aea379cb98a41139f35e3eea41650bf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4518
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10301, pip num: 118302
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 238
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3165 valid insts, and 321233 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101011001001011110001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.556239s wall, 82.953125s user + 0.593750s system = 83.546875s CPU (537.1%)

RUN-1004 : used memory is 969 MB, reserved memory is 955 MB, peak memory is 1085 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_171801.log"
