# system info lab_PD3_extra_task on 2024.03.26.12:44:04
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1711446237
#
#
# Files generated for lab_PD3_extra_task on 2024.03.26.12:44:04
files:
filepath,kind,attributes,module,is_top
simulation/lab_PD3_extra_task.v,VERILOG,,lab_PD3_extra_task,true
simulation/submodules/my_master.sv,SYSTEM_VERILOG,,my_master,false
simulation/submodules/my_slave.sv,SYSTEM_VERILOG,,my_slave,false
simulation/submodules/my_slaveWS.sv,SYSTEM_VERILOG,,my_slaveWS,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v,VERILOG,,lab_PD3_extra_task_mm_interconnect_0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_router,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_router_001,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_cmd_demux,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_rsp_demux,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab_PD3_extra_task.my_master,my_master
lab_PD3_extra_task.my_slave,my_slave
lab_PD3_extra_task.my_slaveWS,my_slaveWS
lab_PD3_extra_task.mm_interconnect_0,lab_PD3_extra_task_mm_interconnect_0
lab_PD3_extra_task.mm_interconnect_0.my_master_m0_translator,altera_merlin_master_translator
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_translator,altera_merlin_slave_translator
lab_PD3_extra_task.mm_interconnect_0.my_slaveWS_s0_translator,altera_merlin_slave_translator
lab_PD3_extra_task.mm_interconnect_0.my_master_m0_agent,altera_merlin_master_agent
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_agent,altera_merlin_slave_agent
lab_PD3_extra_task.mm_interconnect_0.my_slaveWS_s0_agent,altera_merlin_slave_agent
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_agent_rsp_fifo,altera_avalon_sc_fifo
lab_PD3_extra_task.mm_interconnect_0.my_slaveWS_s0_agent_rsp_fifo,altera_avalon_sc_fifo
lab_PD3_extra_task.mm_interconnect_0.router,lab_PD3_extra_task_mm_interconnect_0_router
lab_PD3_extra_task.mm_interconnect_0.router_001,lab_PD3_extra_task_mm_interconnect_0_router_001
lab_PD3_extra_task.mm_interconnect_0.router_002,lab_PD3_extra_task_mm_interconnect_0_router_002
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_burst_adapter,altera_merlin_burst_adapter
lab_PD3_extra_task.mm_interconnect_0.cmd_demux,lab_PD3_extra_task_mm_interconnect_0_cmd_demux
lab_PD3_extra_task.mm_interconnect_0.cmd_mux,lab_PD3_extra_task_mm_interconnect_0_cmd_mux
lab_PD3_extra_task.mm_interconnect_0.cmd_mux_001,lab_PD3_extra_task_mm_interconnect_0_cmd_mux
lab_PD3_extra_task.mm_interconnect_0.rsp_demux,lab_PD3_extra_task_mm_interconnect_0_rsp_demux
lab_PD3_extra_task.mm_interconnect_0.rsp_demux_001,lab_PD3_extra_task_mm_interconnect_0_rsp_demux
lab_PD3_extra_task.mm_interconnect_0.rsp_mux,lab_PD3_extra_task_mm_interconnect_0_rsp_mux
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_rsp_width_adapter,altera_merlin_width_adapter
lab_PD3_extra_task.mm_interconnect_0.my_slave_s0_cmd_width_adapter,altera_merlin_width_adapter
lab_PD3_extra_task.mm_interconnect_0.avalon_st_adapter,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter
lab_PD3_extra_task.mm_interconnect_0.avalon_st_adapter.error_adapter_0,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab_PD3_extra_task.mm_interconnect_0.avalon_st_adapter_001,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001
lab_PD3_extra_task.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
