<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_002|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_002|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_001|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_001|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller|rst_controller</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >2</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|rst_controller</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >2</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|irq_mapper</TD>
<TD >4</TD>
<TD >30</TD>
<TD >2</TD>
<TD >30</TD>
<TD >32</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_010|error_adapter_0</TD>
<TD >22</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_010</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_009|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_009</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_008|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_008</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_007|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_007</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_003|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_003</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser_001</TD>
<TD >128</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >122</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser|clock_xer</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|crosser</TD>
<TD >128</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >122</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter</TD>
<TD >127</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >104</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|uncompressor</TD>
<TD >45</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >36</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter</TD>
<TD >109</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_rsp_width_adapter</TD>
<TD >163</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_cmd_width_adapter|uncompressor</TD>
<TD >45</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >36</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_cmd_width_adapter</TD>
<TD >127</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >158</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux_001|arb|adder</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux_001|arb</TD>
<TD >7</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux_001</TD>
<TD >366</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >44</TD>
<TD >22</TD>
<TD >0</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux|arb</TD>
<TD >15</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_mux</TD>
<TD >1334</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_010</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_009</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_008</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_007</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_006</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_005</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_004</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_003</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_002</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux_001</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|rsp_demux</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_010|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_010|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_010</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_009|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_009|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_009</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_008</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_007|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_007|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_007</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_006</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_005</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_004</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_003</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_002</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux_001</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_mux</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_demux_001</TD>
<TD >126</TD>
<TD >9</TD>
<TD >2</TD>
<TD >9</TD>
<TD >364</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cmd_demux</TD>
<TD >134</TD>
<TD >121</TD>
<TD >2</TD>
<TD >121</TD>
<TD >1332</TD>
<TD >121</TD>
<TD >121</TD>
<TD >121</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only.burst_adapter</TD>
<TD >106</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >104</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_burst_adapter</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_012|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_012</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_011|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_011</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_010|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_010</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_009|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_009</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_008|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_008</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_007</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_006</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_005</TD>
<TD >149</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >158</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_004</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_003</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_002</TD>
<TD >113</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router_001</TD>
<TD >113</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|router</TD>
<TD >113</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo</TD>
<TD >63</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >20</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_agent</TD>
<TD >242</TD>
<TD >22</TD>
<TD >32</TD>
<TD >22</TD>
<TD >259</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|onchip_ram_s1_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|onchip_ram_s1_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|pll_pll_slave_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|pll_pll_slave_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|pll_pll_slave_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_debug_mem_slave_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_debug_mem_slave_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sysid_qsys_0_control_slave_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_sample_buffer_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_sample_buffer_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_sample_buffer_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_1_avs_result_buffer_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_1_avs_result_buffer_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_1_avs_result_buffer_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_agent_rsp_fifo</TD>
<TD >189</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >148</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_agent</TD>
<TD >446</TD>
<TD >72</TD>
<TD >80</TD>
<TD >72</TD>
<TD >471</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|vga_ip_0_avalon_slave_0_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|vga_ip_0_avalon_slave_0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|vga_ip_0_avalon_slave_0_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|timer_hw_ip_0_avalon_slave_0_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|timer_hw_ip_0_avalon_slave_0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|timer_hw_ip_0_avalon_slave_0_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo</TD>
<TD >153</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >112</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent</TD>
<TD >310</TD>
<TD >39</TD>
<TD >48</TD>
<TD >39</TD>
<TD >330</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_instruction_master_agent</TD>
<TD >195</TD>
<TD >40</TD>
<TD >86</TD>
<TD >40</TD>
<TD >145</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_data_master_agent</TD>
<TD >195</TD>
<TD >40</TD>
<TD >86</TD>
<TD >40</TD>
<TD >145</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sdram_controller_s1_translator</TD>
<TD >76</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >64</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|onchip_ram_s1_translator</TD>
<TD >111</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >85</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|pll_pll_slave_translator</TD>
<TD >111</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_debug_mem_slave_translator</TD>
<TD >111</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >82</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|sysid_qsys_0_control_slave_translator</TD>
<TD >111</TD>
<TD >6</TD>
<TD >27</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_sample_buffer_translator</TD>
<TD >111</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >81</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_1_avs_result_buffer_translator</TD>
<TD >111</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >81</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|buffer_0_avs_cra_translator</TD>
<TD >180</TD>
<TD >6</TD>
<TD >25</TD>
<TD >6</TD>
<TD >143</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|vga_ip_0_avalon_slave_0_translator</TD>
<TD >111</TD>
<TD >38</TD>
<TD >11</TD>
<TD >38</TD>
<TD >85</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|timer_hw_ip_0_avalon_slave_0_translator</TD>
<TD >111</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >71</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator</TD>
<TD >111</TD>
<TD >5</TD>
<TD >30</TD>
<TD >5</TD>
<TD >70</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_instruction_master_translator</TD>
<TD >112</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
<TD >104</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0|cpu_data_master_translator</TD>
<TD >112</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >104</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|mm_interconnect_0</TD>
<TD >441</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >543</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|sysid_qsys_0</TD>
<TD >3</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >32</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|sdram_controller|the_embedded_computer_system_sdram_controller_input_efifo_module</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|sdram_controller</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >40</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|pll|sd1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|pll|stdsync2|dffpipe3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|pll|stdsync2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|pll</TD>
<TD >48</TD>
<TD >47</TD>
<TD >30</TD>
<TD >47</TD>
<TD >41</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|onchip_ram|the_altsyncram|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|onchip_ram</TD>
<TD >55</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r|rfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_r</TD>
<TD >13</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w|wfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart|the_embedded_computer_system_jtag_uart_scfifo_w</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|jtag_uart</TD>
<TD >38</TD>
<TD >10</TD>
<TD >23</TD>
<TD >10</TD>
<TD >34</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thefir_filter_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_fir_filter|thei_acl_pop_i1_wt_limpop_fir_filter_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_fir_filter|thei_acl_pop_i1_wt_limpop_fir_filter1</TD>
<TD >23</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >11</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_fir_filter</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_fir_filter|thei_acl_push_i1_wt_limpush_fir_filter_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_fir_filter|thei_acl_push_i1_wt_limpush_fir_filter3|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_fir_filter|thei_acl_push_i1_wt_limpush_fir_filter3</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_fir_filter</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >12</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region|thefir_filter_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thebb_fir_filter_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce|thefir_filter_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B0_runOnce</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iord_bl_do_unnamed_fir_filter1_fir_filter|theiord</TD>
<TD >42</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >36</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iord_bl_do_unnamed_fir_filter1_fir_filter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thefir_filter_B1_start_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter11</TD>
<TD >23</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >20</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_push_i1_notexitcond_fir_filter|thei_acl_push_i1_notexitcond_fir_filter9</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_push_i1_notexitcond_fir_filter</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_pipeline_keep_going_fir_filter|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_pipeline_keep_going_fir_filter|thei_acl_pipeline_keep_going_fir_filter7|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_pipeline_keep_going_fir_filter|thei_acl_pipeline_keep_going_fir_filter7</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x|thei_acl_pipeline_keep_going_fir_filter</TD>
<TD >17</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x|thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x|theiord</TD>
<TD >57</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >51</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x</TD>
<TD >22</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_15_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter83</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_14_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter79</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter81|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter81</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_13_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter75</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter77|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter77</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_12_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter71</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter73|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter73</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_11_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter67</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter69|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter69</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_10_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter63</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter65|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter65</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_9_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter59</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter61|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter61</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_8_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter55</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter57|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter57</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_7_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter51</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter53|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter53</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_6_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter47</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter49|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter49</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_5_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter43</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter45|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter45</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_4_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter41|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter41</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_3_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter35</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter37|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter37</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_2_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter31</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter33|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter33</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_1_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter27</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter29|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter29</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_shl_i_i_i_i_i_fir_filter_component|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter95</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter153|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter153</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter97</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter151|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter151</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter99</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter149|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter149</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter101</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter147|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter147</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter103</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter145|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter145</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter105</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter143|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter143</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter107</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter141|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter141</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter109</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter139|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter139</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter111</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter137|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter137</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter113</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter135|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter135</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter115</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter133|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter133</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter117</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter131|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter131</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter119</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter129|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter129</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter121</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter127|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter127</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter123</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter125|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter125</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter|thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter17</TD>
<TD >71</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter</TD>
<TD >71</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >35</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter|thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter91|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter|thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter91</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter</TD>
<TD >37</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >67</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter23</TD>
<TD >39</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter</TD>
<TD >39</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >19</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter</TD>
<TD >21</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >35</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|redist0_sync_in_aunroll_x_in_i_valid_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x</TD>
<TD >21</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x</TD>
<TD >24</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x|theiowr</TD>
<TD >72</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >68</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iowr_bl_return_unnamed_fir_filter4_fir_filter|theiowr</TD>
<TD >41</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >37</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region|thei_iowr_bl_return_unnamed_fir_filter4_fir_filter</TD>
<TD >7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thebb_fir_filter_B1_start_stall_region</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thefir_filter_B1_start_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start|thefir_filter_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thebb_fir_filter_B1_start</TD>
<TD >29</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >43</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thei_acl_pipeline_keep_going_fir_filter_sr</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thei_acl_pipeline_keep_going_fir_filter_valid_fifo|thei_acl_pipeline_keep_going_fir_filter_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function|thei_acl_pipeline_keep_going_fir_filter_valid_fifo</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal|thefir_filter_function</TD>
<TD >281</TD>
<TD >260</TD>
<TD >0</TD>
<TD >260</TD>
<TD >39</TD>
<TD >260</TD>
<TD >260</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst|fir_filter_internal</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0|fir_filter_internal_inst</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|filter_0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|the_embedded_computer_system_cpu_cpu_debug_slave_sysclk</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|the_embedded_computer_system_cpu_cpu_debug_slave_tck</TD>
<TD >130</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_debug_slave_wrapper</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_ocimem</TD>
<TD >92</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_avalon_reg</TD>
<TD >48</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_im</TD>
<TD >54</TD>
<TD >38</TD>
<TD >51</TD>
<TD >38</TD>
<TD >47</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_pib</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo|the_embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_fifo</TD>
<TD >115</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace|embedded_computer_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode</TD>
<TD >9</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace</TD>
<TD >113</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_itrace</TD>
<TD >24</TD>
<TD >53</TD>
<TD >24</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_dbrk</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_xbrk</TD>
<TD >64</TD>
<TD >5</TD>
<TD >61</TD>
<TD >5</TD>
<TD >6</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_break</TD>
<TD >51</TD>
<TD >36</TD>
<TD >6</TD>
<TD >36</TD>
<TD >71</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci|the_embedded_computer_system_cpu_cpu_nios2_oci_debug</TD>
<TD >50</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_nios2_oci</TD>
<TD >176</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|embedded_computer_system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|embedded_computer_system_cpu_cpu_register_bank_b</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|embedded_computer_system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|embedded_computer_system_cpu_cpu_register_bank_a</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu|the_embedded_computer_system_cpu_cpu_test_bench</TD>
<TD >318</TD>
<TD >3</TD>
<TD >284</TD>
<TD >3</TD>
<TD >33</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu|cpu</TD>
<TD >149</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|cpu</TD>
<TD >149</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic</TD>
<TD >87</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >86</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic</TD>
<TD >87</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >86</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].router[1].router</TD>
<TD >88</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >85</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].router[0].router</TD>
<TD >88</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >85</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].altsyncram_component|auto_generated</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|readatavalid_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].bank[0].mem0</TD>
<TD >98</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].master[1].avm_to_ic</TD>
<TD >107</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >106</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|local_mem_system_aspace6.local_mem_group[0].master[0].avm_to_ic</TD>
<TD >107</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >106</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_permute_address</TD>
<TD >32</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >32</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|theresult_buffer_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_result_buffer|thei_acl_pop_i1_wt_limpop_result_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_result_buffer|thei_acl_pop_i1_wt_limpop_result_buffer1</TD>
<TD >23</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >11</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_result_buffer</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_result_buffer|thei_acl_push_i1_wt_limpush_result_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_result_buffer|thei_acl_push_i1_wt_limpush_result_buffer3|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_result_buffer|thei_acl_push_i1_wt_limpush_result_buffer3</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_result_buffer</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >12</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region|theresult_buffer_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|thebb_result_buffer_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce|theresult_buffer_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B0_runOnce</TD>
<TD >68</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iord_bl_do_unnamed_result_buffer1_result_buffer|theiord</TD>
<TD >42</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >36</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iord_bl_do_unnamed_result_buffer1_result_buffer</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|theresult_buffer_B1_start_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer11</TD>
<TD >23</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >20</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_push_i1_notexitcond_result_buffer|thei_acl_push_i1_notexitcond_result_buffer9</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_push_i1_notexitcond_result_buffer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_pipeline_keep_going_result_buffer|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_pipeline_keep_going_result_buffer|thei_acl_pipeline_keep_going_result_buffer7|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_pipeline_keep_going_result_buffer|thei_acl_pipeline_keep_going_result_buffer7</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x|thei_acl_pipeline_keep_going_result_buffer</TD>
<TD >17</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iord_bl_result_in_unnamed_result_buffer2_result_buffer_aunroll_x|theiord</TD>
<TD >73</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >67</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iord_bl_result_in_unnamed_result_buffer2_result_buffer_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo|scfifo_component|auto_generated</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70</TD>
<TD >20</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >18</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|pipelined_write</TD>
<TD >74</TD>
<TD >13</TD>
<TD >8</TD>
<TD >13</TD>
<TD >77</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer|thei_store_memdep_result_buffer66</TD>
<TD >242</TD>
<TD >242</TD>
<TD >34</TD>
<TD >242</TD>
<TD >176</TD>
<TD >242</TD>
<TD >242</TD>
<TD >242</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_store_memdep_result_buffer</TD>
<TD >137</TD>
<TD >4</TD>
<TD >32</TD>
<TD >4</TD>
<TD >75</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_syncbuf_result_buffer_sync_buffer_result_buffer|thei_syncbuf_result_buffer_sync_buffer_result_buffer63</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_syncbuf_result_buffer_sync_buffer_result_buffer</TD>
<TD >69</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >66</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist73_sync_in_aunroll_x_in_c1_eni3_3_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer|thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer59</TD>
<TD >71</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer</TD>
<TD >71</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >35</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist72_sync_in_aunroll_x_in_c1_eni3_2_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer</TD>
<TD >37</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >67</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_conv_result_buffer</TD>
<TD >66</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_or6_i_result_buffer_delay</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist69_i_and4_i_result_buffer_vt_select_51_b_1</TD>
<TD >55</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist64_i_conv50_i_result_buffer_BitSelect_for_a_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_cmp5_i_result_buffer_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist70_i_and2_i24_result_buffer_vt_select_51_b_1</TD>
<TD >55</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist65_i_sub30_i_result_buffer_vt_select_13_b_1</TD>
<TD >17</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist0_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist1_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_c_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist23_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_y_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist34_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_jj_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist45_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_uu_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist56_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_6_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist59_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_9_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist60_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_0_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist61_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o61_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist62_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o62_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist2_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist3_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_e_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist8_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_j_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist16_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_r_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist17_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_s_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist18_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_t_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist19_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_u_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist20_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_v_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist21_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_w_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist22_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_x_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist24_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_z_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist25_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_aa_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist26_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_bb_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist27_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_cc_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist28_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_dd_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist29_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ee_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist30_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ff_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist31_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_gg_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist32_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_hh_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist33_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ii_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist35_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_kk_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist36_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ll_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist37_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_mm_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist38_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_nn_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist39_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_oo_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist40_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_pp_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist41_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_qq_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist42_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_rr_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist43_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ss_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist44_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_tt_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist46_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_vv_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist47_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ww_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist48_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_xx_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist49_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_yy_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist50_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_zz_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist51_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_1_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist52_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_2_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist53_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_3_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist54_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_4_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist55_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_5_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist57_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_7_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist58_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_8_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist4_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_f_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist5_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_g_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist6_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_h_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist7_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_i_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist9_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_k_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist10_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_l_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist11_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_m_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist12_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_n_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist13_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist14_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_p_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist15_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist68_i_cmp9_i_result_buffer_c_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_cmp35_i_result_buffer_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_cmp37_i_result_buffer_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|t</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >8</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|hi</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|me</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|lo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|f</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|e</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|d</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|c</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|b</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|a</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer</TD>
<TD >32</TD>
<TD >26</TD>
<TD >0</TD>
<TD >26</TD>
<TD >32</TD>
<TD >26</TD>
<TD >26</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist71_sync_in_aunroll_x_in_c1_eni3_1_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist75_sync_in_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|redist74_sync_in_aunroll_x_in_i_valid_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x</TD>
<TD >138</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x</TD>
<TD >141</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >76</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iowr_bl_return_unnamed_result_buffer4_result_buffer|theiowr</TD>
<TD >41</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >37</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region|thei_iowr_bl_return_unnamed_result_buffer4_result_buffer</TD>
<TD >7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|thebb_result_buffer_B1_start_stall_region</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|theresult_buffer_B1_start_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start|theresult_buffer_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thebb_result_buffer_B1_start</TD>
<TD >144</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >82</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thei_acl_pipeline_keep_going_result_buffer_sr</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thei_acl_pipeline_keep_going_result_buffer_valid_fifo|thei_acl_pipeline_keep_going_result_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function|thei_acl_pipeline_keep_going_result_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal|theresult_buffer_function</TD>
<TD >332</TD>
<TD >261</TD>
<TD >0</TD>
<TD >261</TD>
<TD >78</TD>
<TD >261</TD>
<TD >261</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst|result_buffer_internal</TD>
<TD >155</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >180</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1|result_buffer_internal_inst</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic</TD>
<TD >87</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >86</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic</TD>
<TD >87</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >86</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].router[1].router</TD>
<TD >88</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >85</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].router[0].router</TD>
<TD >88</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >85</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|block_n[0].altsyncram_component|auto_generated</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0</TD>
<TD >98</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].master[1].avm_to_ic</TD>
<TD >107</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >106</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|local_mem_system_aspace5.local_mem_group[0].master[0].avm_to_ic</TD>
<TD >107</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >106</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thesample_buffer_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_sample_buffer|thei_acl_pop_i1_wt_limpop_sample_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_sample_buffer|thei_acl_pop_i1_wt_limpop_sample_buffer1</TD>
<TD >23</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >11</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_pop_i1_wt_limpop_sample_buffer</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_sample_buffer|thei_acl_push_i1_wt_limpush_sample_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_sample_buffer|thei_acl_push_i1_wt_limpush_sample_buffer3|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_sample_buffer|thei_acl_push_i1_wt_limpush_sample_buffer3</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thei_acl_push_i1_wt_limpush_sample_buffer</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >12</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region|thesample_buffer_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thebb_sample_buffer_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce|thesample_buffer_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B0_runOnce</TD>
<TD >68</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x|theiord</TD>
<TD >73</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >67</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_acl_pop_i1_throttle_pop_sample_buffer|thei_acl_pop_i1_throttle_pop_sample_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_acl_pop_i1_throttle_pop_sample_buffer|thei_acl_pop_i1_throttle_pop_sample_buffer13</TD>
<TD >23</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >11</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_acl_pop_i1_throttle_pop_sample_buffer</TD>
<TD >16</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thesample_buffer_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11</TD>
<TD >23</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >20</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_push_i1_notexitcond9_sample_buffer|thei_acl_push_i1_notexitcond9_sample_buffer9</TD>
<TD >15</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >19</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_push_i1_notexitcond9_sample_buffer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_pipeline_keep_going8_sample_buffer|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_pipeline_keep_going8_sample_buffer|thei_acl_pipeline_keep_going8_sample_buffer7|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_pipeline_keep_going8_sample_buffer|thei_acl_pipeline_keep_going8_sample_buffer7</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|thei_acl_pipeline_keep_going8_sample_buffer</TD>
<TD >17</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >7</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_ffwd_src_unnamed_sample_buffer3_sample_buffer|thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22</TD>
<TD >68</TD>
<TD >62</TD>
<TD >1</TD>
<TD >62</TD>
<TD >64</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_ffwd_src_unnamed_sample_buffer3_sample_buffer</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_ffwd_src_unnamed_sample_buffer2_sample_buffer|thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18</TD>
<TD >12</TD>
<TD >14</TD>
<TD >1</TD>
<TD >14</TD>
<TD >8</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region|thei_ffwd_src_unnamed_sample_buffer2_sample_buffer</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thebb_sample_buffer_B1_start_stall_region</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thesample_buffer_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start|thesample_buffer_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B1_start</TD>
<TD >112</TD>
<TD >4</TD>
<TD >64</TD>
<TD >4</TD>
<TD >42</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_acl_push_i1_throttle_push_sample_buffer|thei_acl_push_i1_throttle_push_sample_buffer_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_acl_push_i1_throttle_push_sample_buffer|thei_acl_push_i1_throttle_push_sample_buffer77|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_acl_push_i1_throttle_push_sample_buffer|thei_acl_push_i1_throttle_push_sample_buffer77</TD>
<TD >15</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >19</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_acl_push_i1_throttle_push_sample_buffer</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer|theiowr_nb</TD>
<TD >41</TD>
<TD >68</TD>
<TD >2</TD>
<TD >68</TD>
<TD >37</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region|thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thebb_sample_buffer_B3_stall_region</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thesample_buffer_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3|thesample_buffer_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3</TD>
<TD >69</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >13</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going8_sample_buffer_sr</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|theloop_limiter_sample_buffer0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|theloop_limiter_sample_buffer0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2_sr_1_aunroll_x</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo|scfifo_component|auto_generated</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >55</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|fifo</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79</TD>
<TD >52</TD>
<TD >56</TD>
<TD >0</TD>
<TD >56</TD>
<TD >50</TD>
<TD >56</TD>
<TD >56</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x</TD>
<TD >24</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >22</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|redist2_i_acl_pipeline_keep_going_sample_buffer_out_data_out_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_tobool_i_sample_buffer_cmp_sign_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer|thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer59</TD>
<TD >8</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >8</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer</TD>
<TD >5</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|redist0_i_xor_sample_buffer_q_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|redist1_i_masked_sample_buffer_q_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_masked_sample_buffer_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|pipelined_read</TD>
<TD >70</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >77</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer|thei_load_unnamed_sample_buffer5_sample_buffer52</TD>
<TD >242</TD>
<TD >275</TD>
<TD >1</TD>
<TD >275</TD>
<TD >176</TD>
<TD >275</TD>
<TD >275</TD>
<TD >275</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_load_unnamed_sample_buffer5_sample_buffer</TD>
<TD >105</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >106</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_syncbuf_sample_buffer_sync_buffer_sample_buffer|thei_syncbuf_sample_buffer_sync_buffer_sample_buffer47</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_syncbuf_sample_buffer_sync_buffer_sample_buffer</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i32_i_05_pop7_sample_buffer|thei_acl_pop_i32_i_05_pop7_sample_buffer45</TD>
<TD >71</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i32_i_05_pop7_sample_buffer</TD>
<TD >71</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >35</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i32_i_05_push7_sample_buffer|thei_acl_push_i32_i_05_push7_sample_buffer61|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i32_i_05_push7_sample_buffer|thei_acl_push_i32_i_05_push7_sample_buffer61</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i32_i_05_push7_sample_buffer</TD>
<TD >38</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >67</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer|thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer50</TD>
<TD >8</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >8</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer</TD>
<TD >5</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i4_cleanups_pop9_sample_buffer|thei_acl_pop_i4_cleanups_pop9_sample_buffer26</TD>
<TD >23</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >11</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i4_cleanups_pop9_sample_buffer</TD>
<TD >19</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >7</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_cleanups_push9_sample_buffer|thei_acl_push_i4_cleanups_push9_sample_buffer72|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_cleanups_push9_sample_buffer|thei_acl_push_i4_cleanups_push9_sample_buffer72</TD>
<TD >15</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >19</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_cleanups_push9_sample_buffer</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >15</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thei_acl_pipeline_keep_going_sample_buffer30|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thei_acl_pipeline_keep_going_sample_buffer30|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thei_acl_pipeline_keep_going_sample_buffer30|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thei_acl_pipeline_keep_going_sample_buffer30|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer|thei_acl_pipeline_keep_going_sample_buffer30</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pipeline_keep_going_sample_buffer</TD>
<TD >24</TD>
<TD >3</TD>
<TD >14</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_lastiniteration_sample_buffer|thei_acl_push_i1_lastiniteration_sample_buffer39|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_lastiniteration_sample_buffer|thei_acl_push_i1_lastiniteration_sample_buffer39</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >19</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_lastiniteration_sample_buffer</TD>
<TD >7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >12</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i4_initerations_pop8_sample_buffer|thei_acl_pop_i4_initerations_pop8_sample_buffer32</TD>
<TD >23</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >11</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i4_initerations_pop8_sample_buffer</TD>
<TD >19</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >7</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_initerations_push8_sample_buffer|thei_acl_push_i4_initerations_push8_sample_buffer35|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_initerations_push8_sample_buffer|thei_acl_push_i4_initerations_push8_sample_buffer35</TD>
<TD >15</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >19</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i4_initerations_push8_sample_buffer</TD>
<TD >10</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >15</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_notexitcond_sample_buffer|thei_acl_push_i1_notexitcond_sample_buffer69|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_notexitcond_sample_buffer|thei_acl_push_i1_notexitcond_sample_buffer69|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_notexitcond_sample_buffer|thei_acl_push_i1_notexitcond_sample_buffer69</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >19</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i1_notexitcond_sample_buffer</TD>
<TD >7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >12</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer|thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer43</TD>
<TD >135</TD>
<TD >62</TD>
<TD >2</TD>
<TD >62</TD>
<TD >67</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer</TD>
<TD >104</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64</TD>
<TD >71</TD>
<TD >63</TD>
<TD >0</TD>
<TD >63</TD>
<TD >131</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer</TD>
<TD >39</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >100</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer|thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer41</TD>
<TD >64</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >64</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer</TD>
<TD >37</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer|thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer66</TD>
<TD >8</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >8</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer</TD>
<TD >5</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x</TD>
<TD >141</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x</TD>
<TD >142</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x|theiowr</TD>
<TD >56</TD>
<TD >66</TD>
<TD >0</TD>
<TD >66</TD>
<TD >52</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x</TD>
<TD >22</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >20</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region|thesample_buffer_B2_merge_reg_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thebb_sample_buffer_B2_stall_region</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thesample_buffer_B2_merge</TD>
<TD >9</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2|thesample_buffer_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B2</TD>
<TD >146</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >96</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going_sample_buffer_sr</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thebb_sample_buffer_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going_sample_buffer_valid_fifo|thei_acl_pipeline_keep_going_sample_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going_sample_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo|thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function|thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_function</TD>
<TD >330</TD>
<TD >261</TD>
<TD >0</TD>
<TD >261</TD>
<TD >94</TD>
<TD >261</TD>
<TD >261</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal|thesample_buffer_permute_address</TD>
<TD >32</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >32</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst|sample_buffer_internal</TD>
<TD >199</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >260</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0|sample_buffer_internal_inst</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|buffer_0</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|vga_ip_0|inst_clock_divider|altpll_component|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|vga_ip_0|inst_clock_divider</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|vga_ip_0|U2</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|vga_ip_0|inst_DRAM_TEMPLATE</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|vga_ip_0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|timer_hw_ip_0|timer_function</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system|timer_hw_ip_0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_embedded_computer_system</TD>
<TD >6</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >41</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
