<stg><name>matrix_mul</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="2">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="14">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="14" to="15">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="15" to="16">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="16" to="4">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %a) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %b) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %out) nounwind, !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @matrix_mul_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %i0 = phi i2 [ 0, %0 ], [ %i0_1, %.preheader ]

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i2 %i0, -2

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %i0_1 = add i2 %i0, 1

]]></node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i2 [ 0, %.loopexit ], [ %i1_1, %2 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i2 %i1, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i1_1 = add i2 %i1, 1

]]></node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp = shl i2 %i1, 1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_1 = add i2 %i0, %tmp

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="2">
<![CDATA[
:2  %tmp_2 = zext i2 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [4 x double]* %out, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi double [ 0.000000e+00, %1 ], [ %tmp_4, %3 ]

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i2 = phi i2 [ 0, %1 ], [ %i2_1, %3 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2  store double %storemerge, double* %out_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond = icmp eq i2 %i2, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %i2_1 = add i2 %i2, 1

]]></node>
<StgValue><ssdm name="i2_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_3 = shl i2 %i2, 1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_6 = add i2 %i0, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="2">
<![CDATA[
:2  %tmp_7 = zext i2 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_addr = getelementptr [4 x double]* %a, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="2">
<![CDATA[
:4  %a_load = load double* %a_addr, align 8

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_8 = add i2 %tmp, %i2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="2">
<![CDATA[
:6  %tmp_9 = zext i2 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_addr = getelementptr [4 x double]* %b, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="2">
<![CDATA[
:8  %b_load = load double* %b_addr, align 8

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="2">
<![CDATA[
:4  %a_load = load double* %a_addr, align 8

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="2">
<![CDATA[
:8  %b_load = load double* %b_addr, align 8

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_s = fmul double %a_load, %b_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_4 = fadd double %storemerge, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="63" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_4 = fadd double %storemerge, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="64" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_4 = fadd double %storemerge, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_4 = fadd double %storemerge, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_4 = fadd double %storemerge, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="67" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="stg_17" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="a" to="stg_17" fromId="87" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecBitsMap" to="stg_18" fromId="90" toId="18">
</dataflow>
<dataflow id="94" from="b" to="stg_18" fromId="88" toId="18">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="stg_19" fromId="90" toId="19">
</dataflow>
<dataflow id="96" from="out_r" to="stg_19" fromId="89" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecTopModule" to="stg_20" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="matrix_mul_str" to="stg_20" fromId="99" toId="20">
</dataflow>
<dataflow id="102" from="stg_101" to="i0" fromId="101" toId="22">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="stg_21" to="i0" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="i0_1" to="i0" fromId="25" toId="22">
<BackEdge/>
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="stg_32" to="i0" fromId="32" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="106" from="i0" to="exitcond2" fromId="22" toId="23">
</dataflow>
<dataflow id="108" from="stg_107" to="exitcond2" fromId="107" toId="23">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="109" toId="24">
</dataflow>
<dataflow id="112" from="stg_111" to="empty" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="stg_111" to="empty" fromId="111" toId="24">
</dataflow>
<dataflow id="114" from="stg_111" to="empty" fromId="111" toId="24">
</dataflow>
<dataflow id="115" from="i0" to="i0_1" fromId="22" toId="25">
</dataflow>
<dataflow id="117" from="stg_116" to="i0_1" fromId="116" toId="25">
</dataflow>
<dataflow id="118" from="exitcond2" to="stg_26" fromId="23" toId="26">
</dataflow>
<dataflow id="119" from="stg_101" to="i1" fromId="101" toId="28">
<condition id="65">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_26" to="i1" fromId="26" toId="28">
</dataflow>
<dataflow id="121" from="i1_1" to="i1" fromId="31" toId="28">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="stg_44" to="i1" fromId="44" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="123" from="i1" to="exitcond1" fromId="28" toId="29">
</dataflow>
<dataflow id="124" from="stg_107" to="exitcond1" fromId="107" toId="29">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="109" toId="30">
</dataflow>
<dataflow id="126" from="stg_111" to="empty_2" fromId="111" toId="30">
</dataflow>
<dataflow id="127" from="stg_111" to="empty_2" fromId="111" toId="30">
</dataflow>
<dataflow id="128" from="stg_111" to="empty_2" fromId="111" toId="30">
</dataflow>
<dataflow id="129" from="i1" to="i1_1" fromId="28" toId="31">
</dataflow>
<dataflow id="130" from="stg_116" to="i1_1" fromId="116" toId="31">
</dataflow>
<dataflow id="131" from="exitcond1" to="stg_32" fromId="29" toId="32">
</dataflow>
<dataflow id="132" from="i1" to="tmp" fromId="28" toId="33">
</dataflow>
<dataflow id="133" from="stg_116" to="tmp" fromId="116" toId="33">
</dataflow>
<dataflow id="134" from="i0" to="tmp_1" fromId="22" toId="34">
</dataflow>
<dataflow id="135" from="tmp" to="tmp_1" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="tmp_1" to="tmp_2" fromId="34" toId="35">
</dataflow>
<dataflow id="137" from="out_r" to="out_addr" fromId="89" toId="36">
</dataflow>
<dataflow id="139" from="stg_138" to="out_addr" fromId="138" toId="36">
</dataflow>
<dataflow id="140" from="tmp_2" to="out_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="142" from="stg_141" to="storemerge" fromId="141" toId="38">
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="stg_37" to="storemerge" fromId="37" toId="38">
</dataflow>
<dataflow id="144" from="tmp_4" to="storemerge" fromId="66" toId="38">
<BackEdge/>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_67" to="storemerge" fromId="67" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="146" from="stg_101" to="i2" fromId="101" toId="39">
<condition id="69">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="stg_37" to="i2" fromId="37" toId="39">
</dataflow>
<dataflow id="148" from="i2_1" to="i2" fromId="43" toId="39">
<BackEdge/>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="stg_67" to="i2" fromId="67" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="150" from="storemerge" to="stg_40" fromId="38" toId="40">
</dataflow>
<dataflow id="151" from="out_addr" to="stg_40" fromId="36" toId="40">
</dataflow>
<dataflow id="152" from="i2" to="exitcond" fromId="39" toId="41">
</dataflow>
<dataflow id="153" from="stg_107" to="exitcond" fromId="107" toId="41">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="109" toId="42">
</dataflow>
<dataflow id="155" from="stg_111" to="empty_3" fromId="111" toId="42">
</dataflow>
<dataflow id="156" from="stg_111" to="empty_3" fromId="111" toId="42">
</dataflow>
<dataflow id="157" from="stg_111" to="empty_3" fromId="111" toId="42">
</dataflow>
<dataflow id="158" from="i2" to="i2_1" fromId="39" toId="43">
</dataflow>
<dataflow id="159" from="stg_116" to="i2_1" fromId="116" toId="43">
</dataflow>
<dataflow id="160" from="exitcond" to="stg_44" fromId="41" toId="44">
</dataflow>
<dataflow id="161" from="i2" to="tmp_3" fromId="39" toId="45">
</dataflow>
<dataflow id="162" from="stg_116" to="tmp_3" fromId="116" toId="45">
</dataflow>
<dataflow id="163" from="i0" to="tmp_6" fromId="22" toId="46">
</dataflow>
<dataflow id="164" from="tmp_3" to="tmp_6" fromId="45" toId="46">
</dataflow>
<dataflow id="165" from="tmp_6" to="tmp_7" fromId="46" toId="47">
</dataflow>
<dataflow id="166" from="a" to="a_addr" fromId="87" toId="48">
</dataflow>
<dataflow id="167" from="stg_138" to="a_addr" fromId="138" toId="48">
</dataflow>
<dataflow id="168" from="tmp_7" to="a_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="169" from="a_addr" to="a_load" fromId="48" toId="49">
</dataflow>
<dataflow id="170" from="tmp" to="tmp_8" fromId="33" toId="50">
</dataflow>
<dataflow id="171" from="i2" to="tmp_8" fromId="39" toId="50">
</dataflow>
<dataflow id="172" from="tmp_8" to="tmp_9" fromId="50" toId="51">
</dataflow>
<dataflow id="173" from="b" to="b_addr" fromId="88" toId="52">
</dataflow>
<dataflow id="174" from="stg_138" to="b_addr" fromId="138" toId="52">
</dataflow>
<dataflow id="175" from="tmp_9" to="b_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="176" from="b_addr" to="b_load" fromId="52" toId="53">
</dataflow>
<dataflow id="177" from="a_addr" to="a_load" fromId="48" toId="54">
</dataflow>
<dataflow id="178" from="b_addr" to="b_load" fromId="52" toId="55">
</dataflow>
<dataflow id="179" from="a_load" to="tmp_s" fromId="54" toId="56">
</dataflow>
<dataflow id="180" from="b_load" to="tmp_s" fromId="55" toId="56">
</dataflow>
<dataflow id="181" from="a_load" to="tmp_s" fromId="54" toId="57">
</dataflow>
<dataflow id="182" from="b_load" to="tmp_s" fromId="55" toId="57">
</dataflow>
<dataflow id="183" from="a_load" to="tmp_s" fromId="54" toId="58">
</dataflow>
<dataflow id="184" from="b_load" to="tmp_s" fromId="55" toId="58">
</dataflow>
<dataflow id="185" from="a_load" to="tmp_s" fromId="54" toId="59">
</dataflow>
<dataflow id="186" from="b_load" to="tmp_s" fromId="55" toId="59">
</dataflow>
<dataflow id="187" from="a_load" to="tmp_s" fromId="54" toId="60">
</dataflow>
<dataflow id="188" from="b_load" to="tmp_s" fromId="55" toId="60">
</dataflow>
<dataflow id="189" from="a_load" to="tmp_s" fromId="54" toId="61">
</dataflow>
<dataflow id="190" from="b_load" to="tmp_s" fromId="55" toId="61">
</dataflow>
<dataflow id="191" from="storemerge" to="tmp_4" fromId="38" toId="62">
</dataflow>
<dataflow id="192" from="tmp_s" to="tmp_4" fromId="61" toId="62">
</dataflow>
<dataflow id="193" from="storemerge" to="tmp_4" fromId="38" toId="63">
</dataflow>
<dataflow id="194" from="tmp_s" to="tmp_4" fromId="61" toId="63">
</dataflow>
<dataflow id="195" from="storemerge" to="tmp_4" fromId="38" toId="64">
</dataflow>
<dataflow id="196" from="tmp_s" to="tmp_4" fromId="61" toId="64">
</dataflow>
<dataflow id="197" from="storemerge" to="tmp_4" fromId="38" toId="65">
</dataflow>
<dataflow id="198" from="tmp_s" to="tmp_4" fromId="61" toId="65">
</dataflow>
<dataflow id="199" from="storemerge" to="tmp_4" fromId="38" toId="66">
</dataflow>
<dataflow id="200" from="tmp_s" to="tmp_4" fromId="61" toId="66">
</dataflow>
<dataflow id="201" from="exitcond2" to="stg_2" fromId="23" toId="2">
</dataflow>
<dataflow id="202" from="exitcond1" to="stg_3" fromId="29" toId="3">
</dataflow>
<dataflow id="203" from="exitcond" to="stg_4" fromId="41" toId="4">
</dataflow>
</dataflows>


</stg>
