timestamp 1736693491
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use FULL_ADDER FULL_ADDER_3 1 0 9991 0 1 1114
use FULL_ADDER FULL_ADDER_2 1 0 6700 0 1 1114
use FULL_ADDER FULL_ADDER_1 1 0 3409 0 1 1114
use FULL_ADDER FULL_ADDER_0 1 0 118 0 1 1114
port "VSS" 22 5518 -274 5656 -162 m5
port "VDD" 23 5486 2482 5624 2594 m4
port "S0" 16 13008 44 13080 114 m2
port "S1" 17 9714 48 9792 128 m2
port "S2" 18 6422 48 6500 128 m2
port "S3" 19 3132 48 3210 128 m2
port "B0" 11 9896 2568 9966 2628 m2
port "B1" 12 6606 2552 6676 2612 m2
port "B2" 13 3312 2554 3382 2614 m2
port "B3" 14 26 2574 96 2634 m2
port "A3" 2 -158 2574 -88 2634 m2
port "C" 15 13108 966 13180 1036 m1
port "Cout" 21 -152 -100 -14 12 m2
port "A2" 8 3138 2554 3208 2614 m2
port "A1" 9 6426 2552 6496 2612 m2
port "A0" 10 9718 2568 9788 2628 m2
node "VSS" 0 6355.28 5518 -274 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20036632 19466 0 0
node "VDD" 5 4537.35 5486 2482 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1618176 25540 0 0 0 0
node "S0" 0 109.5 13008 44 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22200 622 0 0 0 0 0 0 0 0
node "S1" 0 53.8968 9714 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "S2" 0 53.8968 6422 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "S3" 0 53.8968 3132 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "m2_n174_1500#" 0 64.0819 -174 1500 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10920 436 0 0 0 0 0 0 0 0
node "B0" 0 35.2825 9896 2568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B1" 0 34.6404 6606 2552 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B2" 0 33.8343 3312 2554 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B3" 0 33.1212 26 2574 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "A3" 0 28.742 -158 2574 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "C" 0 113.419 13108 966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_12934_954#" 0 40.5971 12934 954 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4312 274 0 0 0 0 0 0 0 0 0 0
node "m1_9695_953#" 0 127.501 9695 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_6404_953#" 0 127.339 6404 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_3113_953#" 0 127.58 3113 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "Cout" 1 687.856 -152 -100 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31768 722 222740 2778 0 0 0 0 0 0 0 0
node "A2" 5 1114.69 3138 2554 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305547 7334 8455 368 0 0 0 0 0 0 0 0
node "A1" 11 1541.16 6426 2552 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 607694 14380 18216 566 0 0 0 0 0 0 0 0
node "A0" 16 3711.36 9718 2568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 895104 21180 13104 470 0 0 0 0 0 0 0 0
node "w_9708_2491#" 1503 39.312 9708 2491 nw 0 0 0 0 13104 470 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_6413_2450#" 1766 54.648 6413 2450 nw 0 0 0 0 18216 566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "B3" "A1" 0.996812
cap "VDD" "m1_9695_953#" 0.776118
cap "A3" "A1" 0.996812
cap "VSS" "B2" 4.79604
cap "B3" "VDD" 2.19038
cap "A0" "m2_n174_1500#" 0.0107007
cap "w_6413_2450#" "A1" 11.7402
cap "B2" "A0" 0.445463
cap "A2" "m2_n174_1500#" 0.111867
cap "A3" "VDD" 0.336791
cap "VDD" "B0" 5.80385
cap "VSS" "A0" 129.287
cap "A2" "B2" 26.4304
cap "A2" "VSS" 9.13334
cap "VDD" "m1_3113_953#" 0.839377
cap "m1_6404_953#" "VSS" 22.508
cap "B0" "m1_9695_953#" 0.00154784
cap "B3" "Cout" 0.0233502
cap "B1" "VSS" 4.65493
cap "w_9708_2491#" "A0" 8.44553
cap "A3" "B3" 20.5789
cap "S1" "m1_9695_953#" 0.237762
cap "m1_3113_953#" "S3" 0.237762
cap "B1" "A0" 0.679365
cap "A1" "m2_n174_1500#" 0.0133059
cap "A3" "Cout" 0.230051
cap "A1" "B2" 1.37922
cap "m1_6404_953#" "B1" 0.000883408
cap "A1" "VSS" 119.224
cap "A1" "A0" 3919.01
cap "VDD" "B2" 7.31318
cap "A1" "A2" 1960.31
cap "VDD" "VSS" 3426.6
cap "A1" "m1_6404_953#" 2.90136
cap "VDD" "A0" 137.761
cap "A1" "B1" 26.3186
cap "VSS" "S3" 11.8519
cap "VSS" "m1_9695_953#" 17.476
cap "VDD" "A2" 73.7237
cap "Cout" "m2_n174_1500#" 6.9206
cap "VDD" "m1_6404_953#" 0.758703
cap "A3" "m2_n174_1500#" 2.5955
cap "A0" "m1_9695_953#" 2.77521
cap "VDD" "B1" 7.53042
cap "B3" "A0" 0.484353
cap "B0" "VSS" 0.463732
cap "B3" "A2" 3.81121
cap "C" "S0" 0.686186
cap "S2" "VSS" 15.9432
cap "m1_3113_953#" "B2" 0.00349995
cap "A3" "A0" 0.484353
cap "B0" "A0" 25.6322
cap "S1" "VSS" 12.0323
cap "m1_3113_953#" "VSS" 19.5328
cap "VDD" "A1" 119.396
cap "A3" "A2" 3.81121
cap "S2" "m1_6404_953#" 0.237762
cap "m1_3113_953#" "A2" 2.71214
cap "m1_12934_954#" "C" 1082.4
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/VDD" -10.1263
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VDD" 82.0865
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/VDD" -1.14825
cap "FULL_ADDER_0/XOR2_1/B" "FULL_ADDER_0/COUT" 0.00354463
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_1/A" 0.0331019
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VSS" 77.3582
cap "FULL_ADDER_0/A" "FULL_ADDER_0/VDD" -14.5342
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/VSS" -0.203036
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/COUT" 2.54346
cap "FULL_ADDER_0/A" "FULL_ADDER_0/VSS" -3.72577
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VSS" -0.898208
cap "FULL_ADDER_0/A" "FULL_ADDER_0/COUT" 457.378
cap "FULL_ADDER_0/B" "FULL_ADDER_0/COUT" 9.142
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" 0.479023
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/A" 4.88519
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/B" 2.47442
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/VSS" 0.577266
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/VDD" 0.322985
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/XOR2_0/VDD" 0.405046
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" 0.0409034
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/A" 0.516531
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/COUT" 0.162238
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/B" 1.13687e-13
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/B" 1.69844
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/VSS" 4.06895
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/VSS" -6.93889e-18
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/VSS" -0.000422778
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" 12.0612
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VDD" 0.880758
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/COUT" 26.6461
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/A" 1.42373
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/B" 3.46336
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/NAND2_2/B" 0.732728
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/NAND2_2/B" 5.16877
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/VSS" 10.1351
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VDD" -4.94583
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/B" 1.96898
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/COUT" 2.14557
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/Y" 3.44108
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/B" 12.2827
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/OUT" 0.349034
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" 25.9576
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/COUT" 56.6325
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 221.353
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/B" 3.97067
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VSS" 0.281654
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/VDD" 15.3587
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" -12.156
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/NAND2_2/B" 0.616624
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/COUT" -8.88178e-16
cap "FULL_ADDER_1/A" "FULL_ADDER_1/COUT" 2.54441
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VSS" 3.03569
cap "FULL_ADDER_1/B" "FULL_ADDER_1/COUT" 0.912273
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 3.99874
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/OUT" 37.0385
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/B" 4.92496
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/B" 6.67236
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/VSS" 0.0646237
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/Y" 2.04674
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VDD" 0.242616
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/COUT" 1.31761
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/B" 1.07469
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" 0.866873
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/COUT" 0.0409034
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/OUT" 0.978891
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VSS" 5.87244
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/A" 0.242705
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" 0.345591
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/COUT" 2.14557
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VDD" 0.158048
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/VDD" 0.162238
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/B" 5.53506
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" -4.95415
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 2.4498
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/A" 1.94026
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VDD" 33.732
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 0.913133
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/COUT" 56.6325
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/VSS" 9.54145
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" 1.25651
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/B" 2.83819
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/COUT" -7.10543e-15
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/B" 0.732728
cap "FULL_ADDER_2/NAND2_0/a_994_146#" "FULL_ADDER_1/NAND2_2/B" 0.479023
cap "FULL_ADDER_2/NAND2_0/Y" "FULL_ADDER_1/NAND2_2/Y" 2.8178
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" 7.33363
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/COUT" -15.1312
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/NAND2_2/A" 0.64189
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 221.264
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/B" 9.66132
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 0.37625
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/COUT" 2.14557
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/VDD" 15.3422
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/B" 4.14325
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VSS" 2.8934
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VSS" 17.9999
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 0.515507
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/COUT" 26.7267
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/NAND2_2/B" 4.68557
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/Y" 2.82986
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/NAND2_2/B" 6.1541
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/Y" 0.0164821
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/Y" 6.74764
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/NAND2_2/B" 1.32792
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VSS" 0.866873
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/OUT" 1.31761
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/Y" 4.39771
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/B" 4.22755
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VSS" 3.86646
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/Y" 2.14557
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VSS" 0.142289
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/NAND2_2/B" 0.67172
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/NAND2_2/Y" 0.593648
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" 0.712468
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/NAND2_2/B" 1.07469
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 0.0896046
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/Y" 0.611225
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/NAND2_2/B" 1.12337
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VDD" 0.158048
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/A" 3.0996
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/B" 0.148841
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/VSS" 4.7502
cap "FULL_ADDER_2/B" "FULL_ADDER_2/VSS" 3.48323
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VDD" 3.30646
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 3.59442
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/NAND2_2/B" 0.242705
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/A" 0.00831923
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/B" 5.64764
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/VDD" 10.7465
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VDD" 2.98361
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" 0.0409034
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 0.515507
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/VSS" 9.54145
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/XOR2_0/VDD" 0.732728
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/B" 2.83819
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/NAND2_0/Y" 2.8178
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VSS" 8.88178e-16
cap "FULL_ADDER_3/A" "FULL_ADDER_2/COUT" 2.17938
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/B" 4.14325
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/COUT" -4.26326e-14
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/B" 1.25651
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/VDD" 0.162238
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/XOR2_0/VDD" 15.3422
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VSS" 0.0425115
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/NAND2_2/A" 0.64189
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/COUT" 2.14557
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/B" 5.53506
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/VSS" 4.68557
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/A" 0.834967
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/A" 1.1053
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/B" 4.16251
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" 0.912857
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_2/B" 1.07469
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/NAND2_2/B" 0.242705
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 2.99317
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VDD" 37.0385
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/B" 0.787645
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/NAND2_2/B" 6.1541
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/Y" 2.14557
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/B" 3.0996
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/B" 4.22755
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/Y" 1.26171
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/COUT" 57.9501
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/Y" 4.39771
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/COUT" 26.7098
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 3.48323
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 221.353
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/NAND2_2/B" 1.32792
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/A" -7.92944
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/NAND2_2/Y" 0.593648
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/NAND2_2/B" 1.12337
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/Y" 6.74764
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VSS" 25.7772
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" 1.6377
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 2.51287
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 3.97067
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/B" 0.712468
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/A" 2.33904
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/NAND2_2/B" 0.67172
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/COUT" -9.23078
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/NAND2_2/Y" 0.0164821
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VDD" 0.157572
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/VSS" 0.0328623
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" 0.0226054
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" -0.00156585
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/VDD" 0.162238
cap "FULL_ADDER_3/NAND2_2/Y" "FULL_ADDER_3/OUT" 0.764479
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/OUT" 3.47972
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/CIN" 52.4888
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/CIN" 0.9361
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" 0.238162
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" -0.000561764
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" 0.48186
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/VSS" -0.00163031
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VDD" -0.494387
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VSS" -1.13687e-13
cap "FULL_ADDER_0/B" "A1" 1.04712
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" -6.93532
cap "A1" "FULL_ADDER_0/A" 0.189435
cap "A2" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.767624
cap "FULL_ADDER_0/B" "A0" 0.746342
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/COUT" -4.44089e-16
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/VDD" 1.43585
cap "A0" "FULL_ADDER_0/A" 0.130869
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_0/a_129_367#" 0.00183435
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/VDD" 0.00793202
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_0/a_99_341#" 2.22045e-16
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VDD" 0.00503445
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "A1" 0.602574
cap "FULL_ADDER_0/B" "A2" 4.32768
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "FULL_ADDER_0/VDD" 0.0017176
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VSS" -0.941969
cap "A2" "FULL_ADDER_0/A" 1.71353
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "A0" 0.393853
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_0/VDD" 0.0142976
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/A" -2.2671
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.0119688
cap "FULL_ADDER_0/B" "FULL_ADDER_0/COUT" 1.56629
cap "A1" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.458661
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "FULL_ADDER_0/VDD" 0.0246724
cap "A0" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.303041
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" 6.9844
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "A2" 1.03858
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "FULL_ADDER_1/XOR2_0/VDD" 0.000711534
cap "A0" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.262063
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/VDD" -0.710033
cap "FULL_ADDER_0/A" "A1" 0.470008
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/OUT" -0.115583
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/VDD" 0.00242914
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A0" 0.0907828
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" 0.212329
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_0/VDD" 3.71705
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 4.09538
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/A" 1.03858
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/VDD" 0.0198427
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/B" -0.00341563
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_0/OUT" -0.0383668
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VSS" 0.14162
cap "FULL_ADDER_1/B" "FULL_ADDER_1/XOR2_0/VDD" 0.537271
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_99_341#" -0.00233141
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/VDD" 0.0151028
cap "FULL_ADDER_0/A" "A0" 0.312432
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 8.18161
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/VSS" -0.0173528
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_0/VDD" 0.0646876
cap "FULL_ADDER_1/COUT" "A1" 0.0692298
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "A1" 0.602574
cap "FULL_ADDER_0/XOR2_1/A" "A1" 1.18887
cap "FULL_ADDER_0/A" "FULL_ADDER_1/VSS" -0.00595652
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/VDD" 0.00082679
cap "FULL_ADDER_0/A" "FULL_ADDER_1/XOR2_0/VDD" 0.0245877
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/XOR2_0/VDD" 0.000861111
cap "FULL_ADDER_1/COUT" "A0" 0.0563511
cap "A0" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.393853
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 0.650328
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/A" 0.2709
cap "FULL_ADDER_0/XOR2_1/A" "A0" 0.861685
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_0/VDD" 0.00297198
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/VDD" 1.61593
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A1" 0.392875
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VSS" 0.607931
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_n51_367#" -0.0155441
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_0/VDD" 0.0989772
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_0/VDD" 0.06539
cap "FULL_ADDER_0/A" "FULL_ADDER_1/A" 0.78105
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/a_n51_367#" -2.84217e-14
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A1" 0.143873
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/VSS" -0.0636435
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_0/VDD" 0.298152
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0556868
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/A" -8.88178e-16
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.774461
cap "A0" "FULL_ADDER_1/A" 0.0392515
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/A" 0.0580584
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/a_99_341#" 18.2518
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" 0.671608
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_987#" 1.02633
cap "FULL_ADDER_1/COUT" "A1" 0.624567
cap "FULL_ADDER_1/A" "FULL_ADDER_1/B" -1.0704
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/OUT" 1.06535
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.202115
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/A" 17.9511
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/B" 30.0749
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.0745647
cap "A1" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.460511
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A0" 0.131761
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/OUT" 20.1026
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/a_129_987#" 10.5286
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" 39.1759
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/B" 28.9163
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/A" -0.249255
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 6.90512
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 31.0311
cap "A0" "FULL_ADDER_1/B" 0.712003
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.00165981
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.00455261
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" 78.7712
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/A" 0.00017311
cap "A1" "FULL_ADDER_1/A" 1.29903
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/COUT" 3.67793
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_129_987#" 1.44579
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" -119.121
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_1/A" 0.099816
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_0/a_n51_367#" -2.07477
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/B" 1.82603
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/A" 0.578094
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/A" 200.089
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_n51_367#" 6.23922
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.767446
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A1" 0.209659
cap "FULL_ADDER_1/COUT" "A0" 0.41475
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/B" -5.68434e-14
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/A" 0.256163
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/OUT" 17.0317
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/B" 37.0588
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/B" 7.10543e-15
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_n51_367#" 5.26981
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/A" 0.00362181
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 2.56754
cap "A1" "FULL_ADDER_1/B" 3.35404
cap "A0" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.301286
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_129_987#" 9.35567
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/A" 76.6394
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_129_987#" 1.23156
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/A" 1.84885
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 33.194
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.311971
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00160235
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/B" 14.1494
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.763531
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/a_n51_367#" -0.0155441
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/OUT" -0.724239
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.0162352
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/B" 0.537271
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" 0.00395006
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_705_367#" 0.00242914
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.00103688
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.0606424
cap "FULL_ADDER_1/B" "FULL_ADDER_2/A" 0.0428444
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_2/A" 0.602534
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" 3.86338
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/A" 0.0300045
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/A" 6.98202
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "A0" 0.0925666
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_99_341#" -0.0173528
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/COUT" 0.00491038
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/COUT" 0.607931
cap "A0" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.0954953
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.00745617
cap "FULL_ADDER_1/A" "A0" 0.41475
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/A" -0.0633477
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.000174532
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.00153981
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/B" -0.00177632
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0721038
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/COUT" -0.115583
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/COUT" 0.0951473
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.00496404
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/A" 3.71801
cap "FULL_ADDER_1/OUT" "FULL_ADDER_1/XOR2_1/A" -0.0383668
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/A" 0.307036
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 0.604423
cap "FULL_ADDER_1/B" "A0" 0.0343389
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_n51_367#" 1.42109e-14
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_2/A" 0.142063
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A0" 0.393824
cap "FULL_ADDER_2/COUT" "A0" 0.0563511
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/VSS" -362.984
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.151454
cap "FULL_ADDER_1/A" "FULL_ADDER_2/A" 0.624567
cap "FULL_ADDER_1/XOR2_1/A" "A0" 0.827346
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" 29.6009
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_99_341#" 3.50042
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/COUT" 20.1026
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 6.94796
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/A" 1.84885
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 29.1659
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/COUT" -7.10543e-15
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/VDD" 18.2619
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/A" -0.000295762
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/VDD" 6.23235
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/VDD" 0.00088933
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/VSS" 0.00164945
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/COUT" 0.671608
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/B" 0.256163
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/A" 5.72093
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 36.993
cap "A0" "FULL_ADDER_1/XOR2_1/A" 0.0343389
cap "A0" "FULL_ADDER_2/COUT" 0.41475
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 202.456
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/COUT" 0.202115
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/A" 17.9511
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/B" 0.556943
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VSS" 38.8038
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/VSS" 1.23156
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VSS" 73.2062
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "A0" 0.298358
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 14.1494
cap "FULL_ADDER_2/A" "FULL_ADDER_2/B" 0.60161
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/B" 1.82603
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/XOR2_1/A" 0.0019646
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/VDD" 0.00242914
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/COUT" 3.68084
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 2.63696
cap "A0" "FULL_ADDER_2/A" 1.16285
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/OUT" 0.532677
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/A" 33.4084
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/A" -2.07477
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.763531
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/A" 0.578094
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/VDD" 0.00474765
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/VSS" 0.765114
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/VSS" 0.076195
cap "A0" "FULL_ADDER_2/B" 2.41055
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_1/A" 0.099816
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/B" 28.9163
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/COUT" 4.26326e-14
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/COUT" 0.123585
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VDD" 16.5016
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/VDD" 10.541
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" 112.884
cap "A0" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.0906743
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "A0" 0.393824
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" -232.304
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0580584
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/VDD" 1.46202
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/VDD" 0.253858
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.532677
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/A" -0.249255
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/VSS" 0.0383339
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/OUT" 0.370624
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_129_987#" 4.67783
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 0.604423
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/VSS" 1.02633
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_1/A" -0.0843486
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/B" -5.68434e-14
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VDD" 0.00583074
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/B" 7.10543e-15
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_3/A" 0.303179
cap "FULL_ADDER_3/A" "FULL_ADDER_2/A" 0.41475
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/OUT" 1.98771
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_2/VDD" 0.00183435
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/VDD" 0.00790592
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/B" 0.0657895
cap "FULL_ADDER_3/A" "FULL_ADDER_2/B" 0.399378
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" -364.083
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" 0.03269
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/VSS" -0.00163031
cap "FULL_ADDER_2/B" "FULL_ADDER_2/VDD" 0.0327546
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.00956707
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/B" 0.188386
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/A" 0.00395006
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/A" 0.393824
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.763531
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/B" 0.774461
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 3.29544
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 0.0721956
cap "FULL_ADDER_2/XOR2_0/a_705_367#" "FULL_ADDER_2/VDD" 0.00242914
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/VDD" 0.0766564
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/VDD" 5.34413
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.393853
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_2/XOR2_1/a_129_987#" 10.5484
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VSS" -0.12543
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/VDD" -350.075
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 7.69829
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/XOR2_1/A" -0.0383668
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/VSS" -0.0155441
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/XOR2_0/VDD" 0.0587646
cap "FULL_ADDER_3/B" "FULL_ADDER_3/COUT" 16.3422
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/COUT" 1.27954
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_2/XOR2_1/a_99_341#" 1.81921
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_129_987#" 2.33746
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VSS" 0.982061
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_129_987#" 4.67783
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/XOR2_0/VDD" 1.67706
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/VSS" 0.00164945
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/VDD" 0.128056
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/COUT" 5.68434e-14
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/COUT" 1.13687e-13
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/a_129_987#" 1.82603
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 2.96641
cap "FULL_ADDER_3/B" "FULL_ADDER_3/VSS" 0.14162
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_129_987#" 1.23156
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/COUT" 0.123585
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.343564
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.00242914
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/COUT" 0.202115
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/XOR2_0/VDD" 0.06539
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/COUT" -0.115583
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/COUT" 2.58213
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 0.688836
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VDD" 19.0942
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/VSS" 0.0207051
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/VDD" 0.00242914
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/COUT" -2.84217e-14
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" -0.0933357
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 74.5957
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_n51_367#" 0.0745647
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.188386
cap "FULL_ADDER_3/A" "FULL_ADDER_3/B" -0.638228
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.0580584
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 0.099816
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/COUT" 1.1965
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 2.56754
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/OUT" 15.9161
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_129_987#" 1.02633
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/A" 15.6137
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 6.90512
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/XOR2_1/a_99_341#" 16.4477
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_99_341#" -0.249255
cap "FULL_ADDER_2/XOR2_1/a_129_367#" "FULL_ADDER_3/A" 0.578094
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/COUT" 20.1026
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/A" 0.256163
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.00183435
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 5.26981
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.0556868
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/A" 81.9268
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_n51_367#" 4.5632
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" 48.332
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/XOR2_1/a_99_341#" 5.55112e-17
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/B" 25.1554
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_n51_367#" 4.44089e-16
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 25.0022
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_129_987#" 1.45737
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_129_367#" 1.06535
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/COUT" 5.68434e-14
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 201.339
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_n51_367#" 8.63441
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" 20.7166
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/OUT" 39.3013
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/A" 1.84885
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 14.1494
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.00141324
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_129_987#" 0.774461
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_n51_367#" 77.7453
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 32.8561
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/A" 0.0142945
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.0115174
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.85845
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_n51_367#" -2.07477
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/B" -0.00341563
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/VSS" -0.544684
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_129_367#" 0.00242914
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" 0.0982767
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.065139
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_129_987#" 0.00465357
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/VDD" 0.282601
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 0.00395006
cap "FULL_ADDER_3/XOR2_1/a_n51_367#" "FULL_ADDER_3/VSS" -0.0155441
cap "FULL_ADDER_3/XOR2_1/a_99_341#" "FULL_ADDER_3/VSS" -0.00153609
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" 0.0120031
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_705_367#" 0.00052243
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/A" 0.0272359
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_129_987#" 0.0181611
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_3/VDD" 0.00101589
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_99_341#" 0.0125114
cap "FULL_ADDER_3/XOR2_1/a_n51_367#" "FULL_ADDER_3/VDD" 0.06539
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 0.604423
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/VSS" -0.0492655
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_99_341#" -0.0173528
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/COUT" 0.0031893
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/VSS" -0.0974466
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_1/a_99_341#" -0.00101804
cap "FULL_ADDER_3/XOR2_1/a_705_367#" "FULL_ADDER_3/VDD" 0.00190671
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/CIN" 20.1026
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/CIN" -0.00319996
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_99_341#" 0.00570975
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" -0.157811
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_129_987#" 0.0094833
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/A" 0.00063364
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" 0.658582
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" 0.0132951
cap "A2" "FULL_ADDER_0/XOR2_0/a_n51_367#" 2.90209
cap "FULL_ADDER_0/VDD" "A2" 464.777
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/B" -2.12472
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" -0.323235
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_1/VSS" 0.13839
cap "A1" "FULL_ADDER_0/B" 0.781587
cap "A1" "FULL_ADDER_0/XOR2_1/VSS" 11.383
cap "A1" "FULL_ADDER_0/A" 0.703587
cap "A0" "FULL_ADDER_0/B" 0.360962
cap "A0" "FULL_ADDER_0/XOR2_1/VSS" 10.6417
cap "A0" "FULL_ADDER_0/A" 0.323887
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/B" -0.0165835
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" -0.104842
cap "FULL_ADDER_0/VDD" "A1" 38.669
cap "A2" "FULL_ADDER_0/B" 14.6004
cap "A2" "FULL_ADDER_0/XOR2_1/VSS" 17.0845
cap "A2" "FULL_ADDER_0/A" 10.4073
cap "FULL_ADDER_0/VDD" "A0" 22.5236
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/B" -0.0236955
cap "FULL_ADDER_0/B" "FULL_ADDER_0/A" -20.5789
cap "A1" "FULL_ADDER_1/XOR2_0/VSS" 12.5088
cap "A0" "FULL_ADDER_1/XOR2_0/VDD" 23.6599
cap "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_1/XOR2_0/VDD" 0.0948465
cap "FULL_ADDER_0/A" "FULL_ADDER_1/A" 2.06532
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/A" 2.81552
cap "A1" "FULL_ADDER_1/XOR2_0/VDD" 40.5941
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/A" 2.90209
cap "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_1/A" 18.0008
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/B" 0.0928298
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 6.84417
cap "FULL_ADDER_1/A" "FULL_ADDER_1/COUT" 1.87709
cap "A0" "FULL_ADDER_1/XOR2_0/VSS" 11.6942
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/A" 478.51
cap "A1" "FULL_ADDER_1/XOR2_0/a_n51_367#" 1.84807
cap "A1" "FULL_ADDER_1/VDD" 131.611
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VDD" 3.4266
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/VDD" -175.687
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VDD" 287.69
cap "A0" "FULL_ADDER_1/XOR2_1/VSS" 3.90919
cap "FULL_ADDER_1/B" "A0" 0.399851
cap "A0" "FULL_ADDER_1/A" 0.808239
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/A" 4.40083
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/B" -0.00235171
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 0.709249
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_99_341#" 2.87241
cap "FULL_ADDER_1/B" "A1" 8.65821
cap "A1" "FULL_ADDER_1/XOR2_1/VSS" -10.5613
cap "A1" "FULL_ADDER_1/A" 2.99689
cap "A0" "FULL_ADDER_1/VDD" 19.6312
cap "FULL_ADDER_1/B" "FULL_ADDER_1/XOR2_1/VSS" -9.09935
cap "FULL_ADDER_1/B" "FULL_ADDER_1/A" -22.3172
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_1/VSS" 4.33808
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/VDD" -322.586
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/VSS" -28.6768
cap "A0" "FULL_ADDER_1/VDD" 23.7432
cap "FULL_ADDER_2/A" "FULL_ADDER_1/A" 1.30809
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_2/A" 1.78131
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 1.84807
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 1.66306
cap "FULL_ADDER_2/A" "FULL_ADDER_1/VDD" 226.109
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 5.42082
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_0/VSS" -20.5786
cap "FULL_ADDER_2/VDD" "A0" 37.2484
cap "FULL_ADDER_2/A" "FULL_ADDER_2/B" -21.0684
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "A0" 1.28526
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 1.30809
cap "FULL_ADDER_2/B" "FULL_ADDER_2/XOR2_0/VSS" -8.95825
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/Y" 1.86165
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" -0.000595608
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" 281.962
cap "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_2/VDD" -243.215
cap "FULL_ADDER_2/A" "A0" 1.9691
cap "FULL_ADDER_2/XOR2_0/VSS" "A0" -3.09453
cap "FULL_ADDER_2/B" "FULL_ADDER_2/VDD" 3.01569
cap "FULL_ADDER_2/B" "A0" 5.86639
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 1.82473
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" -0.0049946
cap "FULL_ADDER_2/A" "FULL_ADDER_3/A" 0.901078
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 3.05337
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_1/VSS" -321.852
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" -0.0123204
cap "FULL_ADDER_3/A" "FULL_ADDER_2/VDD" 152.491
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VSS" -24.4519
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/A" 1.23215
cap "FULL_ADDER_3/XOR2_0/VSS" "FULL_ADDER_3/XOR2_0/VDD" -325.427
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/A" 1.28526
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VSS" -23.7636
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 1.45846
cap "FULL_ADDER_2/XOR2_1/Y" "FULL_ADDER_3/A" 0.688836
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/A" 2.39495
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VDD" 192.058
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/A" 0.524313
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/VDD" 3.20643
cap "FULL_ADDER_3/B" "FULL_ADDER_3/A" -20.4129
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/A" 0.482716
cap "FULL_ADDER_2/XOR2_1/Y" "FULL_ADDER_3/A" 0.985981
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_1/VSS" -4.76705
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" -0.000983915
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/A" 76.9488
cap "FULL_ADDER_3/B" "FULL_ADDER_3/VDD" 1.52352
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/A" 0.742103
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" -14.2228
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/VSS" -0.143948
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" 0.266857
merge "FULL_ADDER_0/CIN" "FULL_ADDER_1/COUT" -186.866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/COUT" "m1_3113_953#"
merge "FULL_ADDER_3/VSUBS" "FULL_ADDER_2/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/VSUBS" "FULL_ADDER_1/VSUBS"
merge "FULL_ADDER_1/VSUBS" "FULL_ADDER_0/VSUBS"
merge "FULL_ADDER_0/VSUBS" "VSUBS"
merge "FULL_ADDER_0/w_n292_n679#" "FULL_ADDER_2/w_n292_n679#" -6921.04 0 0 0 0 -31320 -9622 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1393412 -23400 0 0 0 0
merge "FULL_ADDER_2/w_n292_n679#" "FULL_ADDER_1/w_n292_n679#"
merge "FULL_ADDER_1/w_n292_n679#" "FULL_ADDER_2/NAND2_2/VDD"
merge "FULL_ADDER_2/NAND2_2/VDD" "FULL_ADDER_2/XOR2_1/VDD"
merge "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_3/VDD"
merge "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/VDD"
merge "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/NAND2_0/VDD"
merge "FULL_ADDER_3/NAND2_0/VDD" "FULL_ADDER_1/NAND2_2/VDD"
merge "FULL_ADDER_1/NAND2_2/VDD" "FULL_ADDER_1/XOR2_1/VDD"
merge "FULL_ADDER_1/XOR2_1/VDD" "FULL_ADDER_2/VDD"
merge "FULL_ADDER_2/VDD" "FULL_ADDER_3/w_n292_n679#"
merge "FULL_ADDER_3/w_n292_n679#" "FULL_ADDER_3/w_n292_625#"
merge "FULL_ADDER_3/w_n292_625#" "w_9708_2491#"
merge "w_9708_2491#" "FULL_ADDER_0/NAND2_2/VDD"
merge "FULL_ADDER_0/NAND2_2/VDD" "FULL_ADDER_0/XOR2_1/VDD"
merge "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_2/XOR2_0/VDD"
merge "FULL_ADDER_2/XOR2_0/VDD" "FULL_ADDER_2/NAND2_0/VDD"
merge "FULL_ADDER_2/NAND2_0/VDD" "w_6413_2450#"
merge "w_6413_2450#" "FULL_ADDER_1/VDD"
merge "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/VDD"
merge "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/NAND2_0/VDD"
merge "FULL_ADDER_1/NAND2_0/VDD" "FULL_ADDER_0/VDD"
merge "FULL_ADDER_0/VDD" "VDD"
merge "FULL_ADDER_3/OUT" "S0" -100.393 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/OUT" "S1" -381.518 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/OUT" "S2" -382.076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_0/VSS" -10038.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18874531 -36422 0 0
merge "FULL_ADDER_3/XOR2_0/VSS" "FULL_ADDER_2/XOR2_0/VSS"
merge "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_1/XOR2_0/VSS"
merge "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_2/XOR2_1/VSS"
merge "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/VSS"
merge "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_3/VSS"
merge "FULL_ADDER_3/VSS" "FULL_ADDER_0/NAND2_2/VSS"
merge "FULL_ADDER_0/NAND2_2/VSS" "FULL_ADDER_2/VSS"
merge "FULL_ADDER_2/VSS" "FULL_ADDER_0/XOR2_1/VSS"
merge "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VSS"
merge "FULL_ADDER_0/VSS" "FULL_ADDER_1/VSS"
merge "FULL_ADDER_1/VSS" "VSS"
merge "FULL_ADDER_0/OUT" "S3" -382.699 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/A" "A0" -2872.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -588000 -14084 -13104 -470 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/B" "B0" -132.815 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/CIN" "FULL_ADDER_2/COUT" -229.046 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/COUT" "m1_6404_953#"
merge "FULL_ADDER_1/A" "A2" -1270.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -117600 -2884 -8455 -368 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/B" "B2" -140.596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/COUT" "FULL_ADDER_2/CIN" -185.287 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/CIN" "m1_9695_953#"
merge "FULL_ADDER_0/COUT" "Cout" -312.629 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2184 -230 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/B" "B1" -139.018 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/A" "A1" -1476.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -352800 -8484 -18216 -566 0 0 0 0 0 0 0 0
merge "FULL_ADDER_0/B" "B3" -46.5083 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_0/A" "m2_n174_1500#" -239.461 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15120 -696 0 0 0 0 0 0 0 0
merge "m2_n174_1500#" "A3"
merge "FULL_ADDER_3/CIN" "C" -79.1776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4312 -456 0 0 0 0 0 0 0 0 0 0
merge "C" "m1_12934_954#"
