Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 14 19:06:17 2022
| Host         : GDESK-39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              19 |           13 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+----------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------+----------------------+------------------+----------------+--------------+
|  dc/clk            |                           |                      |                1 |              1 |         1.00 |
|  dc/clk            | dc/hCount[9]_i_1_n_0      |                      |                1 |              1 |         1.00 |
|  dc/pulse          |                           |                      |                1 |              1 |         1.00 |
|  ClkPort_IBUF_BUFG |                           |                      |                1 |              1 |         1.00 |
|  move_clk          | sc/background[11]_i_1_n_0 | BtnC_IBUF            |                1 |              1 |         1.00 |
|  move_clk          |                           | BtnC_IBUF            |                2 |              2 |         1.00 |
|  dc/clk            | dc/hCount[9]_i_1_n_0      | dc/vCount[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  move_clk          | sc/ypos[9]_i_1_n_0        | BtnC_IBUF            |                5 |              9 |         1.80 |
|  move_clk          | sc/xpos[9]_i_1_n_0        | BtnC_IBUF            |                7 |              9 |         1.29 |
|  dc/clk            |                           | dc/hCount[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  ClkPort_IBUF_BUFG |                           | BtnC_IBUF            |                5 |             20 |         4.00 |
+--------------------+---------------------------+----------------------+------------------+----------------+--------------+


