{
  "module_name": "etnaviv_drm.h",
  "hash_id": "7a7b8cd3d80d6452ad198ec60bacf182a7ab7bca7e7764db50aa10ebc04c00c8",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/etnaviv_drm.h",
  "human_readable_source": " \n \n\n#ifndef __ETNAVIV_DRM_H__\n#define __ETNAVIV_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n \nstruct drm_etnaviv_timespec {\n\t__s64 tv_sec;           \n\t__s64 tv_nsec;          \n};\n\n#define ETNAVIV_PARAM_GPU_MODEL                     0x01\n#define ETNAVIV_PARAM_GPU_REVISION                  0x02\n#define ETNAVIV_PARAM_GPU_FEATURES_0                0x03\n#define ETNAVIV_PARAM_GPU_FEATURES_1                0x04\n#define ETNAVIV_PARAM_GPU_FEATURES_2                0x05\n#define ETNAVIV_PARAM_GPU_FEATURES_3                0x06\n#define ETNAVIV_PARAM_GPU_FEATURES_4                0x07\n#define ETNAVIV_PARAM_GPU_FEATURES_5                0x08\n#define ETNAVIV_PARAM_GPU_FEATURES_6                0x09\n#define ETNAVIV_PARAM_GPU_FEATURES_7                0x0a\n#define ETNAVIV_PARAM_GPU_FEATURES_8                0x0b\n#define ETNAVIV_PARAM_GPU_FEATURES_9                0x0c\n#define ETNAVIV_PARAM_GPU_FEATURES_10               0x0d\n#define ETNAVIV_PARAM_GPU_FEATURES_11               0x0e\n#define ETNAVIV_PARAM_GPU_FEATURES_12               0x0f\n\n#define ETNAVIV_PARAM_GPU_STREAM_COUNT              0x10\n#define ETNAVIV_PARAM_GPU_REGISTER_MAX              0x11\n#define ETNAVIV_PARAM_GPU_THREAD_COUNT              0x12\n#define ETNAVIV_PARAM_GPU_VERTEX_CACHE_SIZE         0x13\n#define ETNAVIV_PARAM_GPU_SHADER_CORE_COUNT         0x14\n#define ETNAVIV_PARAM_GPU_PIXEL_PIPES               0x15\n#define ETNAVIV_PARAM_GPU_VERTEX_OUTPUT_BUFFER_SIZE 0x16\n#define ETNAVIV_PARAM_GPU_BUFFER_SIZE               0x17\n#define ETNAVIV_PARAM_GPU_INSTRUCTION_COUNT         0x18\n#define ETNAVIV_PARAM_GPU_NUM_CONSTANTS             0x19\n#define ETNAVIV_PARAM_GPU_NUM_VARYINGS              0x1a\n#define ETNAVIV_PARAM_SOFTPIN_START_ADDR            0x1b\n#define ETNAVIV_PARAM_GPU_PRODUCT_ID                0x1c\n#define ETNAVIV_PARAM_GPU_CUSTOMER_ID               0x1d\n#define ETNAVIV_PARAM_GPU_ECO_ID                    0x1e\n\n#define ETNA_MAX_PIPES 4\n\nstruct drm_etnaviv_param {\n\t__u32 pipe;            \n\t__u32 param;           \n\t__u64 value;           \n};\n\n \n\n#define ETNA_BO_CACHE_MASK   0x000f0000\n \n#define ETNA_BO_CACHED       0x00010000\n#define ETNA_BO_WC           0x00020000\n#define ETNA_BO_UNCACHED     0x00040000\n \n#define ETNA_BO_FORCE_MMU    0x00100000\n\nstruct drm_etnaviv_gem_new {\n\t__u64 size;            \n\t__u32 flags;           \n\t__u32 handle;          \n};\n\nstruct drm_etnaviv_gem_info {\n\t__u32 handle;          \n\t__u32 pad;\n\t__u64 offset;          \n};\n\n#define ETNA_PREP_READ        0x01\n#define ETNA_PREP_WRITE       0x02\n#define ETNA_PREP_NOSYNC      0x04\n\nstruct drm_etnaviv_gem_cpu_prep {\n\t__u32 handle;          \n\t__u32 op;              \n\tstruct drm_etnaviv_timespec timeout;    \n};\n\nstruct drm_etnaviv_gem_cpu_fini {\n\t__u32 handle;          \n\t__u32 flags;           \n};\n\n \n\n \nstruct drm_etnaviv_gem_submit_reloc {\n\t__u32 submit_offset;   \n\t__u32 reloc_idx;       \n\t__u64 reloc_offset;    \n\t__u32 flags;           \n};\n\n \n#define ETNA_SUBMIT_BO_READ             0x0001\n#define ETNA_SUBMIT_BO_WRITE            0x0002\nstruct drm_etnaviv_gem_submit_bo {\n\t__u32 flags;           \n\t__u32 handle;          \n\t__u64 presumed;        \n};\n\n \n#define ETNA_PM_PROCESS_PRE             0x0001\n#define ETNA_PM_PROCESS_POST            0x0002\nstruct drm_etnaviv_gem_submit_pmr {\n\t__u32 flags;           \n\t__u8  domain;          \n\t__u8  pad;\n\t__u16 signal;          \n\t__u32 sequence;        \n\t__u32 read_offset;     \n\t__u32 read_idx;        \n};\n\n \n#define ETNA_SUBMIT_NO_IMPLICIT         0x0001\n#define ETNA_SUBMIT_FENCE_FD_IN         0x0002\n#define ETNA_SUBMIT_FENCE_FD_OUT        0x0004\n#define ETNA_SUBMIT_SOFTPIN             0x0008\n#define ETNA_SUBMIT_FLAGS\t\t(ETNA_SUBMIT_NO_IMPLICIT | \\\n\t\t\t\t\t ETNA_SUBMIT_FENCE_FD_IN | \\\n\t\t\t\t\t ETNA_SUBMIT_FENCE_FD_OUT| \\\n\t\t\t\t\t ETNA_SUBMIT_SOFTPIN)\n#define ETNA_PIPE_3D      0x00\n#define ETNA_PIPE_2D      0x01\n#define ETNA_PIPE_VG      0x02\nstruct drm_etnaviv_gem_submit {\n\t__u32 fence;           \n\t__u32 pipe;            \n\t__u32 exec_state;      \n\t__u32 nr_bos;          \n\t__u32 nr_relocs;       \n\t__u32 stream_size;     \n\t__u64 bos;             \n\t__u64 relocs;          \n\t__u64 stream;          \n\t__u32 flags;           \n\t__s32 fence_fd;        \n\t__u64 pmrs;            \n\t__u32 nr_pmrs;         \n\t__u32 pad;\n};\n\n \n#define ETNA_WAIT_NONBLOCK      0x01\nstruct drm_etnaviv_wait_fence {\n\t__u32 pipe;            \n\t__u32 fence;           \n\t__u32 flags;           \n\t__u32 pad;\n\tstruct drm_etnaviv_timespec timeout;    \n};\n\n#define ETNA_USERPTR_READ\t0x01\n#define ETNA_USERPTR_WRITE\t0x02\nstruct drm_etnaviv_gem_userptr {\n\t__u64 user_ptr;\t \n\t__u64 user_size;\t \n\t__u32 flags;\t\t \n\t__u32 handle;\t \n};\n\nstruct drm_etnaviv_gem_wait {\n\t__u32 pipe;\t\t\t\t \n\t__u32 handle;\t\t\t\t \n\t__u32 flags;\t\t\t\t \n\t__u32 pad;\n\tstruct drm_etnaviv_timespec timeout;\t \n};\n\n \n\nstruct drm_etnaviv_pm_domain {\n\t__u32 pipe;        \n\t__u8  iter;        \n\t__u8  id;          \n\t__u16 nr_signals;  \n\tchar  name[64];    \n};\n\nstruct drm_etnaviv_pm_signal {\n\t__u32 pipe;        \n\t__u8  domain;      \n\t__u8  pad;\n\t__u16 iter;        \n\t__u16 id;          \n\tchar  name[64];    \n};\n\n#define DRM_ETNAVIV_GET_PARAM          0x00\n \n#define DRM_ETNAVIV_GEM_NEW            0x02\n#define DRM_ETNAVIV_GEM_INFO           0x03\n#define DRM_ETNAVIV_GEM_CPU_PREP       0x04\n#define DRM_ETNAVIV_GEM_CPU_FINI       0x05\n#define DRM_ETNAVIV_GEM_SUBMIT         0x06\n#define DRM_ETNAVIV_WAIT_FENCE         0x07\n#define DRM_ETNAVIV_GEM_USERPTR        0x08\n#define DRM_ETNAVIV_GEM_WAIT           0x09\n#define DRM_ETNAVIV_PM_QUERY_DOM       0x0a\n#define DRM_ETNAVIV_PM_QUERY_SIG       0x0b\n#define DRM_ETNAVIV_NUM_IOCTLS         0x0c\n\n#define DRM_IOCTL_ETNAVIV_GET_PARAM    DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_GET_PARAM, struct drm_etnaviv_param)\n#define DRM_IOCTL_ETNAVIV_GEM_NEW      DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_NEW, struct drm_etnaviv_gem_new)\n#define DRM_IOCTL_ETNAVIV_GEM_INFO     DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_INFO, struct drm_etnaviv_gem_info)\n#define DRM_IOCTL_ETNAVIV_GEM_CPU_PREP DRM_IOW(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_CPU_PREP, struct drm_etnaviv_gem_cpu_prep)\n#define DRM_IOCTL_ETNAVIV_GEM_CPU_FINI DRM_IOW(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_CPU_FINI, struct drm_etnaviv_gem_cpu_fini)\n#define DRM_IOCTL_ETNAVIV_GEM_SUBMIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_SUBMIT, struct drm_etnaviv_gem_submit)\n#define DRM_IOCTL_ETNAVIV_WAIT_FENCE   DRM_IOW(DRM_COMMAND_BASE + DRM_ETNAVIV_WAIT_FENCE, struct drm_etnaviv_wait_fence)\n#define DRM_IOCTL_ETNAVIV_GEM_USERPTR  DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_USERPTR, struct drm_etnaviv_gem_userptr)\n#define DRM_IOCTL_ETNAVIV_GEM_WAIT     DRM_IOW(DRM_COMMAND_BASE + DRM_ETNAVIV_GEM_WAIT, struct drm_etnaviv_gem_wait)\n#define DRM_IOCTL_ETNAVIV_PM_QUERY_DOM DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_PM_QUERY_DOM, struct drm_etnaviv_pm_domain)\n#define DRM_IOCTL_ETNAVIV_PM_QUERY_SIG DRM_IOWR(DRM_COMMAND_BASE + DRM_ETNAVIV_PM_QUERY_SIG, struct drm_etnaviv_pm_signal)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}