Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 write_pointer_unit/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_unit/data_out2_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.897ns (31.967%)  route 1.909ns (68.033%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 )
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.584     2.456    write_pointer_unit/clk
                         FDCE                                         r  write_pointer_unit/write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  write_pointer_unit/write_addr_reg[0]/Q
                         net (fo=23, unplaced)        1.028     3.962    write_pointer_unit/Q[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 f  write_pointer_unit/fifo_full_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     4.744    write_pointer_unit/write_addr_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.868 r  write_pointer_unit/data_out2_reg_0_15_0_5_i_1/O
                         net (fo=21, unplaced)        0.394     5.262    memory_array_unit/data_out2_reg_0_15_0_5/WE
                         RAMD32                                       r  memory_array_unit/data_out2_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.439    12.128    memory_array_unit/data_out2_reg_0_15_0_5/WCLK
                         RAMD32                                       r  memory_array_unit/data_out2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.184    12.311
                         clock uncertainty           -0.035    12.276
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    11.748    memory_array_unit/data_out2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         11.748
                         arrival time                          -5.262
  -------------------------------------------------------------------
                         slack                                  6.486
