`timescale 1 ns / 1 ns module y8koHqSdKio67vvfS3yqGLE (l0E5U5ysrwNYFWhaD6aOTT, z2UJNE6Z3dXlstgbJ1NhIFE, rTuZ5V8eNhP7SOBVsxm9PB, NNNfpdTeJ5yPJfDbbT4er, OMAfjN8UMRAGe5EIcKlBrD, r5XNxafgAh41w5Kl0QvS49); input l0E5U5ysrwNYFWhaD6aOTT; input z2UJNE6Z3dXlstgbJ1NhIFE; input rTuZ5V8eNhP7SOBVsxm9PB; input signed [17:0] NNNfpdTeJ5yPJfDbbT4er; input signed [17:0] OMAfjN8UMRAGe5EIcKlBrD; output signed [35:0] r5XNxafgAh41w5Kl0QvS49; wire signed [35:0] nCDATdJU9cWU7O5MvbvZQ; wire signed [35:0] pZEHGrrVE22TOJeE7N5CcC; wire signed [36:0] yE0EEO4nj0wr5pfwHQ8brH; wire signed [36:0] hsrqyqYMqn6PzhRx1qzZvG; wire signed [36:0] dbDSeD60ZCOF2AFO7m4mSH; wire signed [35:0] wy85sQHNLATcTHxCVW4QPG; reg signed [35:0] Ymdxtn4lWb0KId82qB9k9B; wire LYSXcj2UabzplzsirWUAJG; assign nCDATdJU9cWU7O5MvbvZQ = NNNfpdTeJ5yPJfDbbT4er * NNNfpdTeJ5yPJfDbbT4er; assign pZEHGrrVE22TOJeE7N5CcC = OMAfjN8UMRAGe5EIcKlBrD * OMAfjN8UMRAGe5EIcKlBrD; assign yE0EEO4nj0wr5pfwHQ8brH = {nCDATdJU9cWU7O5MvbvZQ[35], nCDATdJU9cWU7O5MvbvZQ}; assign hsrqyqYMqn6PzhRx1qzZvG = {pZEHGrrVE22TOJeE7N5CcC[35], pZEHGrrVE22TOJeE7N5CcC}; assign dbDSeD60ZCOF2AFO7m4mSH = yE0EEO4nj0wr5pfwHQ8brH + hsrqyqYMqn6PzhRx1qzZvG; assign wy85sQHNLATcTHxCVW4QPG = ((dbDSeD60ZCOF2AFO7m4mSH[36] == 1'b0) && (dbDSeD60ZCOF2AFO7m4mSH[35] != 1'b0) ? 36'sh7FFFFFFFF : ((dbDSeD60ZCOF2AFO7m4mSH[36] == 1'b1) && (dbDSeD60ZCOF2AFO7m4mSH[35] != 1'b1) ? 36'sh800000000 : $signed(dbDSeD60ZCOF2AFO7m4mSH[35:0]))); always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : pWKzGi6wUp7QVGBp1LL4gC if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin Ymdxtn4lWb0KId82qB9k9B <= 36'sh000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin Ymdxtn4lWb0KId82qB9k9B <= wy85sQHNLATcTHxCVW4QPG; end end end assign r5XNxafgAh41w5Kl0QvS49 = Ymdxtn4lWb0KId82qB9k9B; endmodule