Reading OpenROAD database at '/foss/designs/uart/runs/RUN_2024-11-22_04-47-22/25-openroad-globalplacement/uart.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/foss/designs/uart/src/constrains.sdc'…
[INFO] Setting RC values…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.005574    0.050233    0.328642    0.328642 ^ _372_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         IRQ_Rx (net)
                      0.050233    0.000021    0.328663 ^ _338_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.002157    0.029046    0.087188    0.415851 ^ _338_/X (sky130_fd_sc_hd__a31o_2)
                                                         _018_ (net)
                      0.029046    0.000004    0.415855 ^ _372_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.415855   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.037504   -0.037504   library hold time
                                             -0.037504   data required time
---------------------------------------------------------------------------------------------
                                             -0.037504   data required time
                                             -0.415855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453358   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.006101    0.052333    0.330907    0.330907 ^ _352_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[6] (net)
                      0.052333    0.000036    0.330944 ^ _283_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002480    0.038679    0.112823    0.443766 ^ _283_/X (sky130_fd_sc_hd__a32o_2)
                                                         _002_ (net)
                      0.038679    0.000012    0.443778 ^ _352_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.443778   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039510   -0.039510   library hold time
                                             -0.039510   data required time
---------------------------------------------------------------------------------------------
                                             -0.039510   data required time
                                             -0.443778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483288   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.006364    0.053396    0.332034    0.332034 ^ _351_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[7] (net)
                      0.053396    0.000055    0.332088 ^ _281_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002885    0.040556    0.115486    0.447574 ^ _281_/X (sky130_fd_sc_hd__a32o_2)
                                                         _001_ (net)
                      0.040556    0.000025    0.447599 ^ _351_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.447599   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039901   -0.039901   library hold time
                                             -0.039901   data required time
---------------------------------------------------------------------------------------------
                                             -0.039901   data required time
                                             -0.447599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487499   slack (MET)


Startpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003664    0.042042    0.319375    0.319375 ^ _375_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[3] (net)
                      0.042042    0.000022    0.319397 ^ _345_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002056    0.037699    0.160548    0.479946 ^ _345_/X (sky130_fd_sc_hd__o211a_2)
                                                         _021_ (net)
                      0.037699    0.000001    0.479947 ^ _375_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.479947   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039306   -0.039306   library hold time
                                             -0.039306   data required time
---------------------------------------------------------------------------------------------
                                             -0.039306   data required time
                                             -0.479947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519252   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003817    0.042813    0.320279    0.320279 ^ _374_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[2] (net)
                      0.042813    0.000018    0.320297 ^ _342_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002118    0.038075    0.161141    0.481438 ^ _342_/X (sky130_fd_sc_hd__o211a_2)
                                                         _020_ (net)
                      0.038075    0.000003    0.481440 ^ _374_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.481440   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039384   -0.039384   library hold time
                                             -0.039384   data required time
---------------------------------------------------------------------------------------------
                                             -0.039384   data required time
                                             -0.481440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520824   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003754    0.042495    0.319904    0.319904 ^ _354_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[4] (net)
                      0.042495    0.000030    0.319933 ^ _289_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002231    0.038676    0.161748    0.481681 ^ _289_/X (sky130_fd_sc_hd__o211a_2)
                                                         _004_ (net)
                      0.038676    0.000005    0.481687 ^ _354_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.481687   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039509   -0.039509   library hold time
                                             -0.039509   data required time
---------------------------------------------------------------------------------------------
                                             -0.039509   data required time
                                             -0.481687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521196   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.004085    0.043850    0.321855    0.321855 ^ _353_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[5] (net)
                      0.043850    0.000031    0.321886 ^ _286_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002281    0.038966    0.162427    0.484313 ^ _286_/X (sky130_fd_sc_hd__o211a_2)
                                                         _003_ (net)
                      0.038966    0.000007    0.484319 ^ _353_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.484319   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039570   -0.039570   library hold time
                                             -0.039570   data required time
---------------------------------------------------------------------------------------------
                                             -0.039570   data required time
                                             -0.484319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523889   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _371_/CLK (sky130_fd_sc_hd__dfrtp_2)
     4    0.018283    0.103476    0.378458    0.378458 ^ _371_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[9] (net)
                      0.103476    0.000093    0.378552 ^ _336_/A (sky130_fd_sc_hd__xnor2_2)
     1    0.004772    0.043897    0.121631    0.500183 ^ _336_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _145_ (net)
                      0.043897    0.000009    0.500191 ^ _337_/A (sky130_fd_sc_hd__nor2_2)
     1    0.002030    0.018816    0.032123    0.532314 v _337_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _017_ (net)
                      0.018816    0.000002    0.532316 v _371_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.532316   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _371_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.041712   -0.041712   library hold time
                                             -0.041712   data required time
---------------------------------------------------------------------------------------------
                                             -0.041712   data required time
                                             -0.532316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574028   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.004028    0.043891    0.321521    0.321521 ^ _356_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[1] (net)
                      0.043891    0.000018    0.321540 ^ _293_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.001678    0.026636    0.082427    0.403967 ^ _293_/X (sky130_fd_sc_hd__a31o_2)
                                                         _113_ (net)
                      0.026636    0.000003    0.403969 ^ _295_/B (sky130_fd_sc_hd__and3_2)
     1    0.002170    0.039794    0.150142    0.554111 ^ _295_/X (sky130_fd_sc_hd__and3_2)
                                                         _006_ (net)
                      0.039794    0.000004    0.554115 ^ _356_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.554115   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.039742   -0.039742   library hold time
                                             -0.039742   data required time
---------------------------------------------------------------------------------------------
                                             -0.039742   data required time
                                             -0.554115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593857   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _350_/CLK (sky130_fd_sc_hd__dfrtp_2)
    13    0.042873    0.210157    0.461428    0.461428 ^ _350_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart_clock (net)
                      0.210157    0.000198    0.461626 ^ _279_/A1_N (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.002150    0.043005    0.123604    0.585230 ^ _279_/Y (sky130_fd_sc_hd__o2bb2ai_2)
                                                         _000_ (net)
                      0.043005    0.000003    0.585233 ^ _350_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.585233   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _350_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.040411   -0.040411   library hold time
                                             -0.040411   data required time
---------------------------------------------------------------------------------------------
                                             -0.040411   data required time
                                             -0.585233   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625644   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.011543    0.076066    0.354337    0.354337 ^ _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.076066    0.000006    0.354343 ^ _306_/B (sky130_fd_sc_hd__and2b_2)
     1    0.002764    0.035358    0.136982    0.491324 ^ _306_/X (sky130_fd_sc_hd__and2b_2)
                                                         _124_ (net)
                      0.035358    0.000006    0.491330 ^ _307_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.002642    0.028715    0.099484    0.590814 ^ _307_/X (sky130_fd_sc_hd__o21a_2)
                                                         _008_ (net)
                      0.028715    0.000017    0.590831 ^ _362_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.590831   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.037435   -0.037435   library hold time
                                             -0.037435   data required time
---------------------------------------------------------------------------------------------
                                             -0.037435   data required time
                                             -0.590831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628266   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.011543    0.076066    0.354337    0.354337 ^ _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.076066    0.000044    0.354381 ^ _309_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.004386    0.032984    0.055571    0.409952 v _309_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _126_ (net)
                      0.032984    0.000012    0.409964 v _310_/B (sky130_fd_sc_hd__nor2_2)
     1    0.001632    0.049603    0.055571    0.465535 ^ _310_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _127_ (net)
                      0.049603    0.000002    0.465537 ^ _311_/B (sky130_fd_sc_hd__and2_2)
     1    0.002055    0.034121    0.125150    0.590686 ^ _311_/X (sky130_fd_sc_hd__and2_2)
                                                         _009_ (net)
                      0.034121    0.000001    0.590687 ^ _363_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.590687   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _363_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038561   -0.038561   library hold time
                                             -0.038561   data required time
---------------------------------------------------------------------------------------------
                                             -0.038561   data required time
                                             -0.590687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629248   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
     2    0.004140    0.024131    0.340730    0.340730 v _355_/Q (sky130_fd_sc_hd__dfstp_2)
                                                         DATA_OUT_Rx[0] (net)
                      0.024131    0.000024    0.340754 v _292_/A1 (sky130_fd_sc_hd__a211o_2)
     1    0.002610    0.041739    0.275807    0.616561 v _292_/X (sky130_fd_sc_hd__a211o_2)
                                                         _005_ (net)
                      0.041739    0.000010    0.616572 v _355_/D (sky130_fd_sc_hd__dfstp_2)
                                              0.616572   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.017317   -0.017317   library hold time
                                             -0.017317   data required time
---------------------------------------------------------------------------------------------
                                             -0.017317   data required time
                                             -0.616572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633889   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.015567    0.091786    0.369118    0.369118 ^ _366_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[4] (net)
                      0.091786    0.000054    0.369173 ^ _318_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.004378    0.032987    0.040873    0.410046 v _318_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _132_ (net)
                      0.032987    0.000009    0.410055 v _320_/A (sky130_fd_sc_hd__nor2_2)
     1    0.002156    0.054840    0.081776    0.491831 ^ _320_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _134_ (net)
                      0.054840    0.000013    0.491845 ^ _321_/B (sky130_fd_sc_hd__and2_2)
     1    0.002076    0.034217    0.126830    0.618675 ^ _321_/X (sky130_fd_sc_hd__and2_2)
                                                         _012_ (net)
                      0.034217    0.000002    0.618677 ^ _366_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.618677   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038580   -0.038580   library hold time
                                             -0.038580   data required time
---------------------------------------------------------------------------------------------
                                             -0.038580   data required time
                                             -0.618677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657257   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _370_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.021034    0.115469    0.387735    0.387735 ^ _370_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[8] (net)
                      0.115469    0.000201    0.387936 ^ _333_/B1 (sky130_fd_sc_hd__a31oi_2)
     1    0.004186    0.041855    0.049177    0.437113 v _333_/Y (sky130_fd_sc_hd__a31oi_2)
                                                         _143_ (net)
                      0.041855    0.000002    0.437115 v _334_/B (sky130_fd_sc_hd__nor2_2)
     1    0.001742    0.050688    0.059753    0.496869 ^ _334_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _144_ (net)
                      0.050688    0.000004    0.496873 ^ _335_/B (sky130_fd_sc_hd__and2_2)
     1    0.002023    0.033966    0.125313    0.622185 ^ _335_/X (sky130_fd_sc_hd__and2_2)
                                                         _016_ (net)
                      0.033966    0.000000    0.622186 ^ _370_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.622186   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _370_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038528   -0.038528   library hold time
                                             -0.038528   data required time
---------------------------------------------------------------------------------------------
                                             -0.038528   data required time
                                             -0.622186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.660714   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.021315    0.116646    0.388835    0.388835 ^ _364_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[2] (net)
                      0.116646    0.000112    0.388946 ^ _313_/A (sky130_fd_sc_hd__nor2_2)
     1    0.004204    0.033483    0.054941    0.443887 v _313_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _129_ (net)
                      0.033483    0.000003    0.443890 v _314_/B (sky130_fd_sc_hd__nor2_2)
     1    0.001639    0.049673    0.055813    0.499703 ^ _314_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _130_ (net)
                      0.049673    0.000002    0.499705 ^ _315_/B (sky130_fd_sc_hd__and2_2)
     1    0.002051    0.034099    0.125148    0.624853 ^ _315_/X (sky130_fd_sc_hd__and2_2)
                                                         _010_ (net)
                      0.034099    0.000001    0.624854 ^ _364_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.624854   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038556   -0.038556   library hold time
                                             -0.038556   data required time
---------------------------------------------------------------------------------------------
                                             -0.038556   data required time
                                             -0.624854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663410   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025038    0.132975    0.401440    0.401440 ^ _367_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[5] (net)
                      0.132975    0.000280    0.401720 ^ _322_/A (sky130_fd_sc_hd__xor2_2)
     1    0.001582    0.055648    0.117289    0.519010 ^ _322_/X (sky130_fd_sc_hd__xor2_2)
                                                         _135_ (net)
                      0.055648    0.000000    0.519010 ^ _323_/B (sky130_fd_sc_hd__and2_2)
     1    0.002158    0.034609    0.127490    0.646500 ^ _323_/X (sky130_fd_sc_hd__and2_2)
                                                         _013_ (net)
                      0.034609    0.000004    0.646504 ^ _367_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.646504   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038662   -0.038662   library hold time
                                             -0.038662   data required time
---------------------------------------------------------------------------------------------
                                             -0.038662   data required time
                                             -0.646504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685166   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.021315    0.116646    0.388835    0.388835 ^ _364_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[2] (net)
                      0.116646    0.000090    0.388924 ^ _326_/A1 (sky130_fd_sc_hd__a41oi_2)
     1    0.001929    0.033479    0.091646    0.480571 v _326_/Y (sky130_fd_sc_hd__a41oi_2)
                                                         _138_ (net)
                      0.033479    0.000010    0.480581 v _327_/B (sky130_fd_sc_hd__and2_2)
     1    0.002087    0.033307    0.173851    0.654432 v _327_/X (sky130_fd_sc_hd__and2_2)
                                                         _014_ (net)
                      0.033307    0.000003    0.654435 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.654435   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.047615   -0.047615   library hold time
                                             -0.047615   data required time
---------------------------------------------------------------------------------------------
                                             -0.047615   data required time
                                             -0.654435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702050   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _369_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025345    0.134295    0.402555    0.402555 ^ _369_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[7] (net)
                      0.134295    0.000285    0.402840 ^ _329_/B1 (sky130_fd_sc_hd__a41oi_2)
     1    0.004855    0.047317    0.052360    0.455200 v _329_/Y (sky130_fd_sc_hd__a41oi_2)
                                                         _140_ (net)
                      0.047317    0.000040    0.455240 v _330_/B1 (sky130_fd_sc_hd__a31oi_2)
     1    0.001635    0.061716    0.117276    0.572516 ^ _330_/Y (sky130_fd_sc_hd__a31oi_2)
                                                         _141_ (net)
                      0.061716    0.000002    0.572518 ^ _331_/B (sky130_fd_sc_hd__and2_2)
     1    0.002152    0.034578    0.129255    0.701772 ^ _331_/X (sky130_fd_sc_hd__and2_2)
                                                         _015_ (net)
                      0.034578    0.000003    0.701776 ^ _369_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.701776   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _369_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038656   -0.038656   library hold time
                                             -0.038656   data required time
---------------------------------------------------------------------------------------------
                                             -0.038656   data required time
                                             -0.701776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740432   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _365_/CLK (sky130_fd_sc_hd__dfrtp_2)
    10    0.047191    0.229776    0.475258    0.475258 ^ _365_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[3] (net)
                      0.229776    0.000416    0.475674 ^ _316_/A (sky130_fd_sc_hd__xor2_2)
     1    0.001605    0.056017    0.133152    0.608827 ^ _316_/X (sky130_fd_sc_hd__xor2_2)
                                                         _131_ (net)
                      0.056017    0.000001    0.608828 ^ _317_/B (sky130_fd_sc_hd__and2_2)
     1    0.002052    0.034099    0.127053    0.735880 ^ _317_/X (sky130_fd_sc_hd__and2_2)
                                                         _011_ (net)
                      0.034099    0.000001    0.735882 ^ _365_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.735882   data arrival time

                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _365_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.038556   -0.038556   library hold time
                                             -0.038556   data required time
---------------------------------------------------------------------------------------------
                                             -0.038556   data required time
                                             -0.735882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774438   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000429    1.195598 v _323_/A (sky130_fd_sc_hd__and2_2)
     1    0.002102    0.035011    0.237814    1.433413 v _323_/X (sky130_fd_sc_hd__and2_2)
                                                         _013_ (net)
                      0.035011    0.000004    1.433416 v _367_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433416   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121509    9.878491   library setup time
                                              9.878491   data required time
---------------------------------------------------------------------------------------------
                                              9.878491   data required time
                                             -1.433416   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445075   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000457    1.195626 v _331_/A (sky130_fd_sc_hd__and2_2)
     1    0.002096    0.034959    0.237788    1.433415 v _331_/X (sky130_fd_sc_hd__and2_2)
                                                         _015_ (net)
                      0.034959    0.000003    1.433418 v _369_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433418   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _369_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121486    9.878514   library setup time
                                              9.878514   data required time
---------------------------------------------------------------------------------------------
                                              9.878514   data required time
                                             -1.433418   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445096   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000363    1.195533 v _327_/A (sky130_fd_sc_hd__and2_2)
     1    0.002087    0.034917    0.237748    1.433281 v _327_/X (sky130_fd_sc_hd__and2_2)
                                                         _014_ (net)
                      0.034917    0.000003    1.433284 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433284   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121467    9.878533   library setup time
                                              9.878533   data required time
---------------------------------------------------------------------------------------------
                                              9.878533   data required time
                                             -1.433284   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445250   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000403    1.195572 v _321_/A (sky130_fd_sc_hd__and2_2)
     1    0.002020    0.034781    0.237457    1.433029 v _321_/X (sky130_fd_sc_hd__and2_2)
                                                         _012_ (net)
                      0.034781    0.000002    1.433031 v _366_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433031   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121407    9.878592   library setup time
                                              9.878592   data required time
---------------------------------------------------------------------------------------------
                                              9.878592   data required time
                                             -1.433031   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445561   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000466    1.195636 v _317_/A (sky130_fd_sc_hd__and2_2)
     1    0.001996    0.034673    0.237350    1.432986 v _317_/X (sky130_fd_sc_hd__and2_2)
                                                         _011_ (net)
                      0.034673    0.000001    1.432987 v _365_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432987   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _365_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121360    9.878640   library setup time
                                              9.878640   data required time
---------------------------------------------------------------------------------------------
                                              9.878640   data required time
                                             -1.432987   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445653   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218048    0.000382    1.195552 v _315_/A (sky130_fd_sc_hd__and2_2)
     1    0.001995    0.034688    0.237345    1.432896 v _315_/X (sky130_fd_sc_hd__and2_2)
                                                         _010_ (net)
                      0.034688    0.000000    1.432897 v _364_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432897   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121367    9.878633   library setup time
                                              9.878633   data required time
---------------------------------------------------------------------------------------------
                                              9.878633   data required time
                                             -1.432897   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445736   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000472    1.195642 v _335_/A (sky130_fd_sc_hd__and2_2)
     1    0.001967    0.034620    0.237224    1.432866 v _335_/X (sky130_fd_sc_hd__and2_2)
                                                         _016_ (net)
                      0.034620    0.000000    1.432867 v _370_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432867   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _370_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121337    9.878663   library setup time
                                              9.878663   data required time
---------------------------------------------------------------------------------------------
                                              9.878663   data required time
                                             -1.432867   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445796   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000181    1.195351 v _311_/A (sky130_fd_sc_hd__and2_2)
     1    0.001999    0.034715    0.237364    1.432715 v _311_/X (sky130_fd_sc_hd__and2_2)
                                                         _009_ (net)
                      0.034715    0.000001    1.432716 v _363_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.432716   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _363_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121378    9.878622   library setup time
                                              9.878622   data required time
---------------------------------------------------------------------------------------------
                                              9.878622   data required time
                                             -1.432716   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445906   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000170    1.195340 v _307_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.002586    0.032603    0.185206    1.380546 v _307_/X (sky130_fd_sc_hd__o21a_2)
                                                         _008_ (net)
                      0.032603    0.000017    1.380562 v _362_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.380562   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.120449    9.879551   library setup time
                                              9.879551   data required time
---------------------------------------------------------------------------------------------
                                              9.879551   data required time
                                             -1.380562   data arrival time
---------------------------------------------------------------------------------------------
                                              8.498988   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218047    0.000205    1.195375 v _279_/A2_N (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.002094    0.039982    0.179837    1.375212 v _279_/Y (sky130_fd_sc_hd__o2bb2ai_2)
                                                         _000_ (net)
                      0.039982    0.000003    1.375215 v _350_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.375215   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _350_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123696    9.876305   library setup time
                                              9.876305   data required time
---------------------------------------------------------------------------------------------
                                              9.876305   data required time
                                             -1.375215   data arrival time
---------------------------------------------------------------------------------------------
                                              8.501089   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _363_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.027109    0.142062    0.408525    0.408525 ^ _363_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[1] (net)
                      0.142062    0.000302    0.408828 ^ _312_/A (sky130_fd_sc_hd__and4_2)
     7    0.034958    0.198632    0.359129    0.767957 ^ _312_/X (sky130_fd_sc_hd__and4_2)
                                                         _128_ (net)
                      0.198632    0.000619    0.768576 ^ _332_/C (sky130_fd_sc_hd__and4_2)
     2    0.013643    0.100941    0.297917    1.066493 ^ _332_/X (sky130_fd_sc_hd__and4_2)
                                                         _142_ (net)
                      0.100941    0.000058    1.066551 ^ _336_/B (sky130_fd_sc_hd__xnor2_2)
     1    0.004772    0.123179    0.116560    1.183111 ^ _336_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _145_ (net)
                      0.123179    0.000009    1.183120 ^ _337_/A (sky130_fd_sc_hd__nor2_2)
     1    0.002030    0.032183    0.049331    1.232451 v _337_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _017_ (net)
                      0.032183    0.000002    1.232453 v _371_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.232453   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _371_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.120265    9.879736   library setup time
                                              9.879736   data required time
---------------------------------------------------------------------------------------------
                                              9.879736   data required time
                                             -1.232453   data arrival time
---------------------------------------------------------------------------------------------
                                              8.647284   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003671    0.040453    0.366297    0.366297 v _356_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[1] (net)
                      0.040453    0.000016    0.366313 v _293_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.001618    0.033789    0.199002    0.565315 v _293_/X (sky130_fd_sc_hd__a31o_2)
                                                         _113_ (net)
                      0.033789    0.000003    0.565318 v _295_/B (sky130_fd_sc_hd__and3_2)
     1    0.002114    0.035731    0.178748    0.744066 v _295_/X (sky130_fd_sc_hd__and3_2)
                                                         _006_ (net)
                      0.035731    0.000004    0.744069 v _356_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.744069   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _356_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121825    9.878175   library setup time
                                              9.878175   data required time
---------------------------------------------------------------------------------------------
                                              9.878175   data required time
                                             -0.744069   data arrival time
---------------------------------------------------------------------------------------------
                                              9.134106   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003826    0.041108    0.367151    0.367151 v _353_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[5] (net)
                      0.041108    0.000029    0.367180 v _286_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002225    0.039269    0.245525    0.612705 v _286_/X (sky130_fd_sc_hd__o211a_2)
                                                         _003_ (net)
                      0.039269    0.000007    0.612712 v _353_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.612712   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _353_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123382    9.876618   library setup time
                                              9.876618   data required time
---------------------------------------------------------------------------------------------
                                              9.876618   data required time
                                             -0.612712   data arrival time
---------------------------------------------------------------------------------------------
                                              9.263906   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003495    0.039749    0.365321    0.365321 v _354_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[4] (net)
                      0.039749    0.000027    0.365348 v _289_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002175    0.039102    0.244674    0.610022 v _289_/X (sky130_fd_sc_hd__o211a_2)
                                                         _004_ (net)
                      0.039102    0.000005    0.610028 v _354_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.610028   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _354_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123309    9.876692   library setup time
                                              9.876692   data required time
---------------------------------------------------------------------------------------------
                                              9.876692   data required time
                                             -0.610028   data arrival time
---------------------------------------------------------------------------------------------
                                              9.266665   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003558    0.039998    0.365673    0.365673 v _374_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[2] (net)
                      0.039998    0.000016    0.365689 v _342_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002062    0.038714    0.244173    0.609862 v _342_/X (sky130_fd_sc_hd__o211a_2)
                                                         _020_ (net)
                      0.038714    0.000003    0.609865 v _374_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.609865   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _374_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123138    9.876863   library setup time
                                              9.876863   data required time
---------------------------------------------------------------------------------------------
                                              9.876863   data required time
                                             -0.609865   data arrival time
---------------------------------------------------------------------------------------------
                                              9.266997   slack (MET)


Startpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.003405    0.039405    0.364825    0.364825 v _375_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[3] (net)
                      0.039405    0.000020    0.364845 v _345_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.002000    0.038503    0.243586    0.608431 v _345_/X (sky130_fd_sc_hd__o211a_2)
                                                         _021_ (net)
                      0.038503    0.000001    0.608432 v _375_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.608432   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _375_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123045    9.876956   library setup time
                                              9.876956   data required time
---------------------------------------------------------------------------------------------
                                              9.876956   data required time
                                             -0.608432   data arrival time
---------------------------------------------------------------------------------------------
                                              9.268523   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.005978    0.047216    0.376030    0.376030 v _351_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[7] (net)
                      0.047216    0.000048    0.376079 v _281_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002829    0.039275    0.226226    0.602305 v _281_/X (sky130_fd_sc_hd__a32o_2)
                                                         _001_ (net)
                      0.039275    0.000024    0.602329 v _351_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.602329   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _351_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.123385    9.876616   library setup time
                                              9.876616   data required time
---------------------------------------------------------------------------------------------
                                              9.876616   data required time
                                             -0.602329   data arrival time
---------------------------------------------------------------------------------------------
                                              9.274286   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
     2    0.005715    0.046599    0.375059    0.375059 v _352_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         DATA_OUT_Rx[6] (net)
                      0.046599    0.000032    0.375090 v _283_/B2 (sky130_fd_sc_hd__a32o_2)
     1    0.002424    0.038194    0.224061    0.599152 v _283_/X (sky130_fd_sc_hd__a32o_2)
                                                         _002_ (net)
                      0.038194    0.000012    0.599163 v _352_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.599163   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _352_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.122909    9.877090   library setup time
                                              9.877090   data required time
---------------------------------------------------------------------------------------------
                                              9.877090   data required time
                                             -0.599163   data arrival time
---------------------------------------------------------------------------------------------
                                              9.277927   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
     2    0.004140    0.024131    0.340730    0.340730 v _355_/Q (sky130_fd_sc_hd__dfstp_2)
                                                         DATA_OUT_Rx[0] (net)
                      0.024131    0.000024    0.340754 v _292_/A1 (sky130_fd_sc_hd__a211o_2)
     1    0.002610    0.045595    0.275807    0.616561 v _292_/X (sky130_fd_sc_hd__a211o_2)
                                                         _005_ (net)
                      0.045595    0.000010    0.616572 v _355_/D (sky130_fd_sc_hd__dfstp_2)
                                              0.616572   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _355_/CLK (sky130_fd_sc_hd__dfstp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.081868    9.918133   library setup time
                                              9.918133   data required time
---------------------------------------------------------------------------------------------
                                              9.918133   data required time
                                             -0.616572   data arrival time
---------------------------------------------------------------------------------------------
                                              9.301560   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.005057    0.044819    0.372618    0.372618 v _372_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         IRQ_Rx (net)
                      0.044819    0.000019    0.372637 v _338_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.002101    0.035295    0.202857    0.575494 v _338_/X (sky130_fd_sc_hd__a31o_2)
                                                         _018_ (net)
                      0.035295    0.000004    0.575497 v _372_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.575497   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _372_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121634    9.878366   library setup time
                                              9.878366   data required time
---------------------------------------------------------------------------------------------
                                              9.878366   data required time
                                             -0.575497   data arrival time
---------------------------------------------------------------------------------------------
                                              9.302870   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000429    1.195598 v _323_/A (sky130_fd_sc_hd__and2_2)
     1    0.002102    0.035011    0.237814    1.433413 v _323_/X (sky130_fd_sc_hd__and2_2)
                                                         _013_ (net)
                      0.035011    0.000004    1.433416 v _367_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433416   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121509    9.878491   library setup time
                                              9.878491   data required time
---------------------------------------------------------------------------------------------
                                              9.878491   data required time
                                             -1.433416   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445075   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clk_CPU
 TIE_ZERO_zero_/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.658879e-04 8.922736e-05 3.313043e-10 2.551156e-04  71.8%
Combinational        6.883731e-05 3.156429e-05 6.026629e-10 1.004022e-04  28.2%
Clock                0.000000e+00 0.000000e+00 1.749620e-10 1.749620e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.347253e-04 1.207917e-04 1.108931e-09 3.555180e-04 100.0%
                            66.0%        34.0%         0.0%
Writing metric power__internal__total: 0.00023472527391277254
Writing metric power__switching__total: 0.00012079165026079863
Writing metric power__leakage__total: 1.1089311691137027e-9
Writing metric power__total: 0.0003555180155672133

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_1v80: 0.462030
======================= nom_tt_025C_1v80 Corner ===================================

Clock core_clock
0.462030 source latency _348_/CLK ^
0.000000 target latency _351_/CLK ^
0.000000 CRPR
--------------
0.462030 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_1v80: 0.462030
======================= nom_tt_025C_1v80 Corner ===================================

Clock core_clock
0.462030 source latency _348_/CLK ^
0.000000 target latency _351_/CLK ^
0.000000 CRPR
--------------
0.462030 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_1v80: 0.453358
nom_tt_025C_1v80: 0.453358
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_1v80: 8.445075
nom_tt_025C_1v80: 8.445075
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_1v80: 0.000000
nom_tt_025C_1v80: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_1v80: 0.000000
nom_tt_025C_1v80: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_1v80: 0
nom_tt_025C_1v80: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_1v80: 0.0
nom_tt_025C_1v80: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_1v80: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_1v80: 0.453358
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_1v80: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_1v80: 8.445075
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80: 0
%OL_END_REPORT
