#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fd4750857c0 .scope module, "test" "test" 2 3;
 .timescale 0 -3;
v0x5fd4750af130_0 .net "AM_PM", 0 0, v0x5fd4750ceb70_0;  1 drivers
v0x5fd4750d49c0_0 .var "AM_mode", 0 0;
v0x5fd4750d4a80_0 .var "add_hour", 0 0;
v0x5fd4750d4b20_0 .var "add_minute", 0 0;
v0x5fd4750d4bc0_0 .net "alarm_buzzer", 0 0, v0x5fd4750aac40_0;  1 drivers
v0x5fd4750d4cb0_0 .var "clk", 0 0;
v0x5fd4750d4d50_0 .net "day", 4 0, v0x5fd4750cf0e0_0;  1 drivers
v0x5fd4750d4df0_0 .net "hr", 5 0, v0x5fd4750cf360_0;  1 drivers
v0x5fd4750d4f20_0 .var/i "i", 31 0;
v0x5fd4750d5050_0 .net "min", 5 0, v0x5fd4750cf4e0_0;  1 drivers
v0x5fd4750d51a0_0 .var "mode_btn", 0 0;
v0x5fd4750d5240_0 .net "month", 3 0, v0x5fd4750cf660_0;  1 drivers
v0x5fd4750d52e0_0 .var "reset", 0 0;
v0x5fd4750d5380_0 .net "sec", 5 0, v0x5fd4750cf9a0_0;  1 drivers
v0x5fd4750d54d0_0 .var "set_alarm_btn", 0 0;
v0x5fd4750d5570_0 .var "set_timer_btn", 0 0;
v0x5fd4750d5610_0 .var/i "timee", 31 0;
v0x5fd4750d56b0_0 .net "timer_buzzer", 0 0, v0x5fd4750d0a90_0;  1 drivers
v0x5fd4750d5750_0 .net "timer_min_left", 5 0, L_0x5fd4750e6210;  1 drivers
v0x5fd4750d5810_0 .net "timer_sec_left", 5 0, L_0x5fd4750e6570;  1 drivers
v0x5fd4750d58d0_0 .net "year", 11 0, v0x5fd4750cfbe0_0;  1 drivers
E_0x5fd47507b150 .event posedge, v0x5fd4750b2190_0;
S_0x5fd475085950 .scope module, "uut" "clock_with_mode_fsm" 2 14, 3 343 0, S_0x5fd4750857c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mode_btn";
    .port_info 3 /INPUT 1 "add_hour";
    .port_info 4 /INPUT 1 "add_minute";
    .port_info 5 /INPUT 1 "set_timer_btn";
    .port_info 6 /INPUT 1 "set_alarm_btn";
    .port_info 7 /INPUT 1 "AM_mode";
    .port_info 8 /OUTPUT 6 "sec";
    .port_info 9 /OUTPUT 6 "min";
    .port_info 10 /OUTPUT 6 "hr";
    .port_info 11 /OUTPUT 1 "AM_PM";
    .port_info 12 /OUTPUT 5 "day";
    .port_info 13 /OUTPUT 4 "month";
    .port_info 14 /OUTPUT 12 "year";
    .port_info 15 /OUTPUT 1 "timer_buzzer";
    .port_info 16 /OUTPUT 1 "alarm_buzzer";
    .port_info 17 /OUTPUT 6 "timer_min_left";
    .port_info 18 /OUTPUT 6 "timer_sec_left";
P_0x5fd475022620 .param/l "IDLE" 1 3 366, C4<00>;
P_0x5fd475022660 .param/l "SET_ALARM" 1 3 368, C4<10>;
P_0x5fd4750226a0 .param/l "SET_TIMER" 1 3 367, C4<01>;
L_0x5fd4750ac7d0 .functor AND 1, L_0x5fd4750d5a30, v0x5fd4750d5570_0, C4<1>, C4<1>;
L_0x5fd4750aeef0 .functor AND 1, L_0x5fd4750d5ad0, v0x5fd4750d54d0_0, C4<1>, C4<1>;
v0x5fd4750d23f0_0 .net "AM_PM", 0 0, v0x5fd4750ceb70_0;  alias, 1 drivers
v0x5fd4750d2500_0 .net "AM_mode", 0 0, v0x5fd4750d49c0_0;  1 drivers
L_0x7f317e7b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d2610_0 .net/2u *"_ivl_0", 1 0, L_0x7f317e7b7018;  1 drivers
L_0x7f317e7b70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d26b0_0 .net/2u *"_ivl_16", 0 0, L_0x7f317e7b70f0;  1 drivers
L_0x7f317e7b7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d2790_0 .net/2u *"_ivl_20", 0 0, L_0x7f317e7b7138;  1 drivers
L_0x7f317e7b7060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d28c0_0 .net/2u *"_ivl_4", 1 0, L_0x7f317e7b7060;  1 drivers
L_0x7f317e7b70a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d29a0_0 .net/2u *"_ivl_8", 1 0, L_0x7f317e7b70a8;  1 drivers
v0x5fd4750d2a80_0 .net "add_hour", 0 0, v0x5fd4750d4a80_0;  1 drivers
v0x5fd4750d2b40_0 .net "add_minute", 0 0, v0x5fd4750d4b20_0;  1 drivers
v0x5fd4750d2c00_0 .net "alarm_buzzer", 0 0, v0x5fd4750aac40_0;  alias, 1 drivers
v0x5fd4750d2ca0_0 .var "alarm_hr", 5 0;
v0x5fd4750d2db0_0 .var "alarm_min", 5 0;
v0x5fd4750d2ec0_0 .net "alarm_mode_active", 0 0, L_0x5fd4750d5ad0;  1 drivers
v0x5fd4750d2f80_0 .net "clk", 0 0, v0x5fd4750d4cb0_0;  1 drivers
v0x5fd4750d30b0_0 .net "day", 4 0, v0x5fd4750cf0e0_0;  alias, 1 drivers
v0x5fd4750d3170_0 .net "hr", 5 0, v0x5fd4750cf360_0;  alias, 1 drivers
v0x5fd4750d3230_0 .net "idle_mode_active", 0 0, L_0x5fd4750d5990;  1 drivers
v0x5fd4750d3400_0 .net "min", 5 0, v0x5fd4750cf4e0_0;  alias, 1 drivers
v0x5fd4750d34c0_0 .net "mode_btn", 0 0, v0x5fd4750d51a0_0;  1 drivers
v0x5fd4750d3580_0 .net "month", 3 0, v0x5fd4750cf660_0;  alias, 1 drivers
v0x5fd4750d3690_0 .var "next_state", 1 0;
v0x5fd4750d3770_0 .net "reset", 0 0, v0x5fd4750d52e0_0;  1 drivers
v0x5fd4750d3810_0 .net "sec", 5 0, v0x5fd4750cf9a0_0;  alias, 1 drivers
v0x5fd4750d38d0_0 .net "set_alarm", 0 0, L_0x5fd4750aeef0;  1 drivers
v0x5fd4750d3970_0 .net "set_alarm_btn", 0 0, v0x5fd4750d54d0_0;  1 drivers
v0x5fd4750d3a30_0 .net "set_timer", 0 0, L_0x5fd4750ac7d0;  1 drivers
v0x5fd4750d3b20_0 .net "set_timer_btn", 0 0, v0x5fd4750d5570_0;  1 drivers
v0x5fd4750d3be0_0 .var "state", 1 0;
v0x5fd4750d3cc0_0 .net "time_add_hour", 0 0, L_0x5fd4750d5cb0;  1 drivers
v0x5fd4750d3db0_0 .net "time_add_minute", 0 0, L_0x5fd4750d5e90;  1 drivers
v0x5fd4750d3ea0_0 .net "timer_buzzer", 0 0, v0x5fd4750d0a90_0;  alias, 1 drivers
v0x5fd4750d3f90_0 .net "timer_min_left", 5 0, L_0x5fd4750e6210;  alias, 1 drivers
v0x5fd4750d40a0_0 .var "timer_minutes", 3 0;
v0x5fd4750d43c0_0 .net "timer_mode_active", 0 0, L_0x5fd4750d5a30;  1 drivers
v0x5fd4750d4480_0 .net "timer_sec_left", 5 0, L_0x5fd4750e6570;  alias, 1 drivers
v0x5fd4750d4590_0 .net "year", 11 0, v0x5fd4750cfbe0_0;  alias, 1 drivers
E_0x5fd47507b3a0 .event edge, v0x5fd4750d3be0_0, v0x5fd4750d34c0_0;
L_0x5fd4750d5990 .cmp/eq 2, v0x5fd4750d3be0_0, L_0x7f317e7b7018;
L_0x5fd4750d5a30 .cmp/eq 2, v0x5fd4750d3be0_0, L_0x7f317e7b7060;
L_0x5fd4750d5ad0 .cmp/eq 2, v0x5fd4750d3be0_0, L_0x7f317e7b70a8;
L_0x5fd4750d5cb0 .functor MUXZ 1, L_0x7f317e7b70f0, v0x5fd4750d4a80_0, L_0x5fd4750d5990, C4<>;
L_0x5fd4750d5e90 .functor MUXZ 1, L_0x7f317e7b7138, v0x5fd4750d4b20_0, L_0x5fd4750d5990, C4<>;
S_0x5fd47507f1f0 .scope module, "UDC" "digital_clock" 3 416, 3 304 0, S_0x5fd475085950;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "AM_mode";
    .port_info 3 /INPUT 1 "set_timer";
    .port_info 4 /INPUT 4 "timer_minutes";
    .port_info 5 /INPUT 1 "add_hour";
    .port_info 6 /INPUT 1 "add_minute";
    .port_info 7 /INPUT 1 "set_alarm";
    .port_info 8 /INPUT 6 "alarm_hr";
    .port_info 9 /INPUT 6 "alarm_min";
    .port_info 10 /OUTPUT 6 "sec";
    .port_info 11 /OUTPUT 6 "min";
    .port_info 12 /OUTPUT 6 "hr";
    .port_info 13 /OUTPUT 1 "AM_PM";
    .port_info 14 /OUTPUT 5 "day";
    .port_info 15 /OUTPUT 4 "month";
    .port_info 16 /OUTPUT 12 "year";
    .port_info 17 /OUTPUT 1 "timer_buzzer";
    .port_info 18 /OUTPUT 1 "alarm_buzzer";
    .port_info 19 /OUTPUT 6 "timer_min_left";
    .port_info 20 /OUTPUT 6 "timer_sec_left";
v0x5fd4750d0fb0_0 .net "AM_PM", 0 0, v0x5fd4750ceb70_0;  alias, 1 drivers
v0x5fd4750d1070_0 .net "AM_mode", 0 0, v0x5fd4750d49c0_0;  alias, 1 drivers
v0x5fd4750d1110_0 .net "add_hour", 0 0, L_0x5fd4750d5cb0;  alias, 1 drivers
v0x5fd4750d11e0_0 .net "add_minute", 0 0, L_0x5fd4750d5e90;  alias, 1 drivers
v0x5fd4750d12b0_0 .net "alarm_buzzer", 0 0, v0x5fd4750aac40_0;  alias, 1 drivers
v0x5fd4750d13a0_0 .net "alarm_hr", 5 0, v0x5fd4750d2ca0_0;  1 drivers
v0x5fd4750d1470_0 .net "alarm_min", 5 0, v0x5fd4750d2db0_0;  1 drivers
v0x5fd4750d1540_0 .net "clk", 0 0, v0x5fd4750d4cb0_0;  alias, 1 drivers
v0x5fd4750d15e0_0 .net "day", 4 0, v0x5fd4750cf0e0_0;  alias, 1 drivers
v0x5fd4750d1740_0 .net "hr", 5 0, v0x5fd4750cf360_0;  alias, 1 drivers
v0x5fd4750d17e0_0 .net "min", 5 0, v0x5fd4750cf4e0_0;  alias, 1 drivers
v0x5fd4750d18d0_0 .net "month", 3 0, v0x5fd4750cf660_0;  alias, 1 drivers
v0x5fd4750d1970_0 .net "reset", 0 0, v0x5fd4750d52e0_0;  alias, 1 drivers
v0x5fd4750d1a10_0 .net "sec", 5 0, v0x5fd4750cf9a0_0;  alias, 1 drivers
v0x5fd4750d1b00_0 .net "set_alarm", 0 0, L_0x5fd4750aeef0;  alias, 1 drivers
v0x5fd4750d1ba0_0 .net "set_timer", 0 0, L_0x5fd4750ac7d0;  alias, 1 drivers
v0x5fd4750d1c40_0 .net "timer_buzzer", 0 0, v0x5fd4750d0a90_0;  alias, 1 drivers
v0x5fd4750d1e20_0 .net "timer_min_left", 5 0, L_0x5fd4750e6210;  alias, 1 drivers
v0x5fd4750d1ef0_0 .net "timer_minutes", 3 0, v0x5fd4750d40a0_0;  1 drivers
v0x5fd4750d1fc0_0 .net "timer_sec_left", 5 0, L_0x5fd4750e6570;  alias, 1 drivers
v0x5fd4750d2090_0 .net "year", 11 0, v0x5fd4750cfbe0_0;  alias, 1 drivers
S_0x5fd475093190 .scope module, "am" "alarm_module" 3 333, 3 270 0, S_0x5fd47507f1f0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set_alarm";
    .port_info 3 /INPUT 6 "alarm_hr";
    .port_info 4 /INPUT 6 "alarm_min";
    .port_info 5 /INPUT 6 "curr_hr";
    .port_info 6 /INPUT 6 "curr_min";
    .port_info 7 /INPUT 6 "curr_sec";
    .port_info 8 /OUTPUT 1 "alarm_buzzer";
v0x5fd4750aac40_0 .var "alarm_buzzer", 0 0;
v0x5fd4750aad10_0 .net "alarm_hr", 5 0, v0x5fd4750d2ca0_0;  alias, 1 drivers
v0x5fd47509c650_0 .var "alarm_hr_reg", 5 0;
v0x5fd47509c720_0 .net "alarm_min", 5 0, v0x5fd4750d2db0_0;  alias, 1 drivers
v0x5fd475022ba0_0 .var "alarm_min_reg", 5 0;
v0x5fd4750b2190_0 .net "clk", 0 0, v0x5fd4750d4cb0_0;  alias, 1 drivers
v0x5fd4750ce110_0 .net "curr_hr", 5 0, v0x5fd4750cf360_0;  alias, 1 drivers
v0x5fd4750ce1f0_0 .net "curr_min", 5 0, v0x5fd4750cf4e0_0;  alias, 1 drivers
v0x5fd4750ce2d0_0 .net "curr_sec", 5 0, v0x5fd4750cf9a0_0;  alias, 1 drivers
v0x5fd4750ce3b0_0 .net "reset", 0 0, v0x5fd4750d52e0_0;  alias, 1 drivers
v0x5fd4750ce470_0 .net "set_alarm", 0 0, L_0x5fd4750aeef0;  alias, 1 drivers
E_0x5fd475044a70 .event posedge, v0x5fd4750ce3b0_0, v0x5fd4750b2190_0;
S_0x5fd4750ce650 .scope module, "tk" "timekeeper" 3 327, 3 6 0, S_0x5fd47507f1f0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "AM_mode";
    .port_info 3 /INPUT 1 "add_hour";
    .port_info 4 /INPUT 1 "add_minute";
    .port_info 5 /OUTPUT 6 "sec";
    .port_info 6 /OUTPUT 6 "min";
    .port_info 7 /OUTPUT 6 "hr";
    .port_info 8 /OUTPUT 1 "AM_PM";
    .port_info 9 /OUTPUT 5 "day";
    .port_info 10 /OUTPUT 4 "month";
    .port_info 11 /OUTPUT 12 "year";
P_0x5fd4750b1900 .param/l "S_DATE" 1 3 25, C4<11>;
P_0x5fd4750b1940 .param/l "S_HR" 1 3 24, C4<10>;
P_0x5fd4750b1980 .param/l "S_MIN" 1 3 23, C4<01>;
P_0x5fd4750b19c0 .param/l "S_SEC" 1 3 22, C4<00>;
v0x5fd4750ceb70_0 .var "AM_PM", 0 0;
v0x5fd4750cec50_0 .var "AM_PM_next", 0 0;
v0x5fd4750ced10_0 .net "AM_mode", 0 0, v0x5fd4750d49c0_0;  alias, 1 drivers
v0x5fd4750cedb0_0 .var "AM_mode_prev", 0 0;
v0x5fd4750cee70_0 .net "add_hour", 0 0, L_0x5fd4750d5cb0;  alias, 1 drivers
v0x5fd4750cef80_0 .net "add_minute", 0 0, L_0x5fd4750d5e90;  alias, 1 drivers
v0x5fd4750cf040_0 .net "clk", 0 0, v0x5fd4750d4cb0_0;  alias, 1 drivers
v0x5fd4750cf0e0_0 .var "day", 4 0;
v0x5fd4750cf1a0_0 .var "day_next", 4 0;
v0x5fd4750cf280_0 .var "days_in_month", 5 0;
v0x5fd4750cf360_0 .var "hr", 5 0;
v0x5fd4750cf420_0 .var "hr_next", 5 0;
v0x5fd4750cf4e0_0 .var "min", 5 0;
v0x5fd4750cf5a0_0 .var "min_next", 5 0;
v0x5fd4750cf660_0 .var "month", 3 0;
v0x5fd4750cf740_0 .var "month_next", 3 0;
v0x5fd4750cf820_0 .var "next_state", 1 0;
v0x5fd4750cf900_0 .net "reset", 0 0, v0x5fd4750d52e0_0;  alias, 1 drivers
v0x5fd4750cf9a0_0 .var "sec", 5 0;
v0x5fd4750cfa40_0 .var "sec_next", 5 0;
v0x5fd4750cfb00_0 .var "state", 1 0;
v0x5fd4750cfbe0_0 .var "year", 11 0;
v0x5fd4750cfcc0_0 .var "year_next", 11 0;
E_0x5fd4750b22e0/0 .event edge, v0x5fd4750cfb00_0, v0x5fd4750ce2d0_0, v0x5fd4750ce1f0_0, v0x5fd4750ce110_0;
E_0x5fd4750b22e0/1 .event edge, v0x5fd4750ceb70_0, v0x5fd4750cf0e0_0, v0x5fd4750cf660_0, v0x5fd4750cfbe0_0;
E_0x5fd4750b22e0/2 .event edge, v0x5fd4750ced10_0, v0x5fd4750cedb0_0, v0x5fd4750cf420_0, v0x5fd4750cec50_0;
E_0x5fd4750b22e0/3 .event edge, v0x5fd4750cf280_0, v0x5fd4750cef80_0, v0x5fd4750cee70_0;
E_0x5fd4750b22e0 .event/or E_0x5fd4750b22e0/0, E_0x5fd4750b22e0/1, E_0x5fd4750b22e0/2, E_0x5fd4750b22e0/3;
S_0x5fd4750cff20 .scope module, "tm" "timer_module" 3 330, 3 237 0, S_0x5fd47507f1f0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set_timer";
    .port_info 3 /INPUT 4 "timer_minutes";
    .port_info 4 /OUTPUT 1 "timer_buzzer";
    .port_info 5 /OUTPUT 6 "timer_min_left";
    .port_info 6 /OUTPUT 6 "timer_sec_left";
v0x5fd4750d00e0_0 .net *"_ivl_0", 31 0, L_0x5fd4750d5fd0;  1 drivers
v0x5fd4750d01c0_0 .net *"_ivl_10", 31 0, L_0x5fd4750e62b0;  1 drivers
L_0x7f317e7b7210 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d02a0_0 .net *"_ivl_13", 21 0, L_0x7f317e7b7210;  1 drivers
L_0x7f317e7b7258 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d0390_0 .net/2u *"_ivl_14", 31 0, L_0x7f317e7b7258;  1 drivers
v0x5fd4750d0470_0 .net *"_ivl_16", 31 0, L_0x5fd4750e6480;  1 drivers
L_0x7f317e7b7180 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d05a0_0 .net *"_ivl_3", 21 0, L_0x7f317e7b7180;  1 drivers
L_0x7f317e7b71c8 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v0x5fd4750d0680_0 .net/2u *"_ivl_4", 31 0, L_0x7f317e7b71c8;  1 drivers
v0x5fd4750d0760_0 .net *"_ivl_6", 31 0, L_0x5fd4750e60d0;  1 drivers
v0x5fd4750d0840_0 .net "clk", 0 0, v0x5fd4750d4cb0_0;  alias, 1 drivers
v0x5fd4750d08e0_0 .net "reset", 0 0, v0x5fd4750d52e0_0;  alias, 1 drivers
v0x5fd4750d09d0_0 .net "set_timer", 0 0, L_0x5fd4750ac7d0;  alias, 1 drivers
v0x5fd4750d0a90_0 .var "timer_buzzer", 0 0;
v0x5fd4750d0b50_0 .net "timer_min_left", 5 0, L_0x5fd4750e6210;  alias, 1 drivers
v0x5fd4750d0c30_0 .net "timer_minutes", 3 0, v0x5fd4750d40a0_0;  alias, 1 drivers
v0x5fd4750d0d10_0 .net "timer_sec_left", 5 0, L_0x5fd4750e6570;  alias, 1 drivers
v0x5fd4750d0df0_0 .var "timer_sec_total", 9 0;
L_0x5fd4750d5fd0 .concat [ 10 22 0 0], v0x5fd4750d0df0_0, L_0x7f317e7b7180;
L_0x5fd4750e60d0 .arith/div 32, L_0x5fd4750d5fd0, L_0x7f317e7b71c8;
L_0x5fd4750e6210 .part L_0x5fd4750e60d0, 0, 6;
L_0x5fd4750e62b0 .concat [ 10 22 0 0], v0x5fd4750d0df0_0, L_0x7f317e7b7210;
L_0x5fd4750e6480 .arith/mod 32, L_0x5fd4750e62b0, L_0x7f317e7b7258;
L_0x5fd4750e6570 .part L_0x5fd4750e6480, 0, 6;
    .scope S_0x5fd4750ce650;
T_0 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750cf900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd4750cfb00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd4750cf9a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd4750cf4e0_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x5fd4750cf360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd4750ceb70_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5fd4750cf0e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5fd4750cf660_0, 0;
    %pushi/vec4 2020, 0, 12;
    %assign/vec4 v0x5fd4750cfbe0_0, 0;
    %load/vec4 v0x5fd4750ced10_0;
    %assign/vec4 v0x5fd4750cedb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5fd4750cf820_0;
    %assign/vec4 v0x5fd4750cfb00_0, 0;
    %load/vec4 v0x5fd4750cfa40_0;
    %assign/vec4 v0x5fd4750cf9a0_0, 0;
    %load/vec4 v0x5fd4750cf5a0_0;
    %assign/vec4 v0x5fd4750cf4e0_0, 0;
    %load/vec4 v0x5fd4750cf420_0;
    %assign/vec4 v0x5fd4750cf360_0, 0;
    %load/vec4 v0x5fd4750cec50_0;
    %assign/vec4 v0x5fd4750ceb70_0, 0;
    %load/vec4 v0x5fd4750cf1a0_0;
    %assign/vec4 v0x5fd4750cf0e0_0, 0;
    %load/vec4 v0x5fd4750cf740_0;
    %assign/vec4 v0x5fd4750cf660_0, 0;
    %load/vec4 v0x5fd4750cfcc0_0;
    %assign/vec4 v0x5fd4750cfbe0_0, 0;
    %load/vec4 v0x5fd4750ced10_0;
    %assign/vec4 v0x5fd4750cedb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fd4750ce650;
T_1 ;
    %wait E_0x5fd4750b22e0;
    %load/vec4 v0x5fd4750cfb00_0;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
    %load/vec4 v0x5fd4750cf9a0_0;
    %store/vec4 v0x5fd4750cfa40_0, 0, 6;
    %load/vec4 v0x5fd4750cf4e0_0;
    %store/vec4 v0x5fd4750cf5a0_0, 0, 6;
    %load/vec4 v0x5fd4750cf360_0;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %load/vec4 v0x5fd4750ceb70_0;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %load/vec4 v0x5fd4750cf0e0_0;
    %store/vec4 v0x5fd4750cf1a0_0, 0, 5;
    %load/vec4 v0x5fd4750cf660_0;
    %store/vec4 v0x5fd4750cf740_0, 0, 4;
    %load/vec4 v0x5fd4750cfbe0_0;
    %store/vec4 v0x5fd4750cfcc0_0, 0, 12;
    %load/vec4 v0x5fd4750ced10_0;
    %load/vec4 v0x5fd4750cedb0_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5fd4750ced10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5fd4750cf360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5fd4750cf360_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5fd4750cf360_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x5fd4750cf360_0;
    %subi 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x5fd4750cf360_0;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5fd4750cf360_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fd4750ceb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x5fd4750cf360_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fd4750ceb70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x5fd4750ceb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x5fd4750cf360_0;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.15 ;
T_1.13 ;
T_1.11 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x5fd4750cfb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %jmp T_1.20;
T_1.16 ;
    %load/vec4 v0x5fd4750cf9a0_0;
    %cmpi/e 59, 0, 6;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cfa40_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x5fd4750cf9a0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cfa40_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
T_1.22 ;
    %jmp T_1.20;
T_1.17 ;
    %load/vec4 v0x5fd4750cf4e0_0;
    %cmpi/e 59, 0, 6;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf5a0_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x5fd4750cf4e0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf5a0_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
T_1.24 ;
    %jmp T_1.20;
T_1.18 ;
    %load/vec4 v0x5fd4750ced10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %load/vec4 v0x5fd4750ceb70_0;
    %inv;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.30 ;
T_1.28 ;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 23, 0, 6;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.32 ;
T_1.26 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x5fd4750ced10_0;
    %load/vec4 v0x5fd4750cf420_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fd4750cec50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5fd4750ced10_0;
    %nor/r;
    %load/vec4 v0x5fd4750cf420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.33, 9;
    %load/vec4 v0x5fd4750cf660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.35 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.36 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.37 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.38 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.39 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.40 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.41 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.42 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.43 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.44 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.45 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.48;
T_1.46 ;
    %load/vec4 v0x5fd4750cfbe0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fd4750cfbe0_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5fd4750cfbe0_0;
    %pad/u 32;
    %pushi/vec4 400, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.49, 4;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
    %jmp T_1.50;
T_1.49 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x5fd4750cf280_0, 0, 6;
T_1.50 ;
    %jmp T_1.48;
T_1.48 ;
    %pop/vec4 1;
    %load/vec4 v0x5fd4750cf0e0_0;
    %pushi/vec4 30, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fd4750cf660_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fd4750cfbe0_0;
    %pushi/vec4 2025, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.51, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5fd4750cf1a0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fd4750cf740_0, 0, 4;
    %pushi/vec4 2020, 0, 12;
    %store/vec4 v0x5fd4750cfcc0_0, 0, 12;
    %jmp T_1.52;
T_1.51 ;
    %load/vec4 v0x5fd4750cf0e0_0;
    %pad/u 6;
    %load/vec4 v0x5fd4750cf280_0;
    %cmp/e;
    %jmp/0xz  T_1.53, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5fd4750cf1a0_0, 0, 5;
    %load/vec4 v0x5fd4750cf660_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_1.55, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fd4750cf740_0, 0, 4;
    %load/vec4 v0x5fd4750cfbe0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x5fd4750cfcc0_0, 0, 12;
    %jmp T_1.56;
T_1.55 ;
    %load/vec4 v0x5fd4750cf660_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5fd4750cf740_0, 0, 4;
T_1.56 ;
    %jmp T_1.54;
T_1.53 ;
    %load/vec4 v0x5fd4750cf0e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5fd4750cf1a0_0, 0, 5;
T_1.54 ;
T_1.52 ;
T_1.33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fd4750cf820_0, 0, 2;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %load/vec4 v0x5fd4750cef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.57, 8;
    %load/vec4 v0x5fd4750cf4e0_0;
    %cmpi/e 59, 0, 6;
    %jmp/0xz  T_1.59, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf5a0_0, 0, 6;
    %load/vec4 v0x5fd4750ced10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.61, 8;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_1.63, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %load/vec4 v0x5fd4750ceb70_0;
    %inv;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.64;
T_1.63 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_1.65, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.66;
T_1.65 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.66 ;
T_1.64 ;
    %jmp T_1.62;
T_1.61 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 23, 0, 6;
    %jmp/0xz  T_1.67, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.68;
T_1.67 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.68 ;
T_1.62 ;
    %jmp T_1.60;
T_1.59 ;
    %load/vec4 v0x5fd4750cf4e0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf5a0_0, 0, 6;
T_1.60 ;
T_1.57 ;
    %load/vec4 v0x5fd4750cee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.69, 8;
    %load/vec4 v0x5fd4750ced10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.71, 8;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_1.73, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %load/vec4 v0x5fd4750ceb70_0;
    %inv;
    %store/vec4 v0x5fd4750cec50_0, 0, 1;
    %jmp T_1.74;
T_1.73 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_1.75, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.76;
T_1.75 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.76 ;
T_1.74 ;
    %jmp T_1.72;
T_1.71 ;
    %load/vec4 v0x5fd4750cf360_0;
    %cmpi/e 23, 0, 6;
    %jmp/0xz  T_1.77, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
    %jmp T_1.78;
T_1.77 ;
    %load/vec4 v0x5fd4750cf360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fd4750cf420_0, 0, 6;
T_1.78 ;
T_1.72 ;
T_1.69 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fd4750cff20;
T_2 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750d08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5fd4750d0df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd4750d0a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fd4750d09d0_0;
    %load/vec4 v0x5fd4750d0df0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5fd4750d0c30_0;
    %pad/u 10;
    %muli 60, 0, 10;
    %assign/vec4 v0x5fd4750d0df0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5fd4750d0df0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x5fd4750d0df0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x5fd4750d0df0_0, 0;
    %load/vec4 v0x5fd4750d0df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5fd4750d0a90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd4750d0a90_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fd475093190;
T_3 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750ce3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd47509c650_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd475022ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fd4750aac40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5fd4750ce470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5fd4750aad10_0;
    %assign/vec4 v0x5fd47509c650_0, 0;
    %load/vec4 v0x5fd47509c720_0;
    %assign/vec4 v0x5fd475022ba0_0, 0;
T_3.2 ;
    %load/vec4 v0x5fd4750ce110_0;
    %load/vec4 v0x5fd47509c650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fd4750ce1f0_0;
    %load/vec4 v0x5fd475022ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5fd4750ce2d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5fd4750aac40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5fd475085950;
T_4 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750d3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fd4750d3be0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fd4750d3690_0;
    %assign/vec4 v0x5fd4750d3be0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fd475085950;
T_5 ;
    %wait E_0x5fd47507b3a0;
    %load/vec4 v0x5fd4750d3be0_0;
    %store/vec4 v0x5fd4750d3690_0, 0, 2;
    %load/vec4 v0x5fd4750d3be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x5fd4750d34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5fd4750d3690_0, 0, 2;
T_5.4 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x5fd4750d34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5fd4750d3690_0, 0, 2;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5fd4750d34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fd4750d3690_0, 0, 2;
T_5.8 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5fd475085950;
T_6 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750d3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fd4750d40a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5fd4750d43c0_0;
    %load/vec4 v0x5fd4750d2b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5fd4750d40a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5fd4750d40a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5fd4750d43c0_0;
    %load/vec4 v0x5fd4750d2a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5fd4750d40a0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0x5fd4750d40a0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fd475085950;
T_7 ;
    %wait E_0x5fd475044a70;
    %load/vec4 v0x5fd4750d3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd4750d2ca0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fd4750d2db0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5fd4750d2ec0_0;
    %load/vec4 v0x5fd4750d2a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5fd4750d2ca0_0;
    %pad/u 32;
    %load/vec4 v0x5fd4750d2500_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 12, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 23, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x5fd4750d2ca0_0;
    %addi 1, 0, 6;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x5fd4750d2ca0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5fd4750d2ec0_0;
    %load/vec4 v0x5fd4750d2b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5fd4750d2db0_0;
    %cmpi/e 59, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x5fd4750d2db0_0;
    %addi 1, 0, 6;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x5fd4750d2db0_0, 0;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5fd4750857c0;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5fd4750d5610_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x5fd4750857c0;
T_9 ;
    %vpi_call 2 32 "$dumpfile", "timertest.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fd4750857c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d4cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750d52e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750d49c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d4a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d4b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d5570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d54d0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d52e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750d51a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d51a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fd4750d4f20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5fd4750d4f20_0;
    %load/vec4 v0x5fd4750d5610_0;
    %cmp/s;
    %jmp/0xz T_9.1, 5;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750d4b20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d4b20_0, 0, 1;
    %load/vec4 v0x5fd4750d4f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fd4750d4f20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fd4750d5570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fd4750d5570_0, 0, 1;
    %load/vec4 v0x5fd4750d5610_0;
    %muli 60, 0, 32;
    %addi 2, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5fd4750857c0;
T_10 ;
    %delay 500, 0;
    %load/vec4 v0x5fd4750d4cb0_0;
    %inv;
    %store/vec4 v0x5fd4750d4cb0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5fd4750857c0;
T_11 ;
    %wait E_0x5fd47507b150;
    %load/vec4 v0x5fd4750d49c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x5fd4750af130_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %pushi/vec4 80, 0, 32; draw_string_vec4
    %pushi/vec4 77, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %pushi/vec4 77, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 1213158738, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %vpi_call 2 64 "$display", "MODE=%0d | %02d:%02d:%02d %s | %02d/%02d/%04d | Tleft=%02d:%02d Bz=%b | Albz=%b", v0x5fd4750d3be0_0, v0x5fd4750d4df0_0, v0x5fd4750d5050_0, v0x5fd4750d5380_0, S<0,vec4,u40>, v0x5fd4750d4d50_0, v0x5fd4750d5240_0, v0x5fd4750d58d0_0, v0x5fd4750d5750_0, v0x5fd4750d5810_0, v0x5fd4750d56b0_0, v0x5fd4750d4bc0_0 {1 0 0};
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "timertest.v";
    "clock2.v";
