
DataProcessing_ADXL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008570  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008710  08008710  00018710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b0c  08008b0c  00020234  2**0
                  CONTENTS
  4 .ARM          00000000  08008b0c  08008b0c  00020234  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b0c  08008b0c  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b0c  08008b0c  00018b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b10  08008b10  00018b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  08008b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b44  20000234  08008d48  00020234  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d78  08008d48  00024d78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd53  00000000  00000000  000202a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ea4  00000000  00000000  0002fffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  00032ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009a0  00000000  00000000  00033b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013512  00000000  00000000  00034520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010594  00000000  00000000  00047a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00063277  00000000  00000000  00057fc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004358  00000000  00000000  000bb240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000bf598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000234 	.word	0x20000234
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080086f8 	.word	0x080086f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000238 	.word	0x20000238
 80001dc:	080086f8 	.word	0x080086f8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__io_putchar>:

int readingTask, filterTask, gatekeeper, cli_interface, pwm_count;
AxisOfRotation axis_to_display;

int __io_putchar(int ch)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	WriteByte(&UART2, (uint16_t)ch);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	4619      	mov	r1, r3
 8000be6:	4804      	ldr	r0, [pc, #16]	; (8000bf8 <__io_putchar+0x20>)
 8000be8:	f001 fe33 	bl	8002852 <WriteByte>
	return ch;
 8000bec:	687b      	ldr	r3, [r7, #4]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000284 	.word	0x20000284

08000bfc <ClearBuffer>:

/*
 * @Brief	Initialize or clear all the buffer values
 */
void ClearBuffer(FIFO_Buffer *Buffer)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	int index;

	for(index = 0; index < BUFFER_SIZE - 1; index++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	e007      	b.n	8000c1a <ClearBuffer+0x1e>
	{
		Buffer->buffer[index] = 0;
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4413      	add	r3, r2
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
	for(index = 0; index < BUFFER_SIZE - 1; index++)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3301      	adds	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	2b08      	cmp	r3, #8
 8000c1e:	ddf4      	ble.n	8000c0a <ClearBuffer+0xe>
	}
	Buffer->front = 0;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
	Buffer->rear = 0;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
	Buffer->size = 0;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	615a      	str	r2, [r3, #20]
}
 8000c32:	bf00      	nop
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <Push>:

/*
 * @Brief Push characters into the FIFO buffer
 */
bool Push(FIFO_Buffer *Buffer, char character)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
	//If FIFo is full return false
	if(Buffer->size == BUFFER_SIZE)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	695b      	ldr	r3, [r3, #20]
 8000c50:	2b0a      	cmp	r3, #10
 8000c52:	d101      	bne.n	8000c58 <Push+0x18>
		return false;
 8000c54:	2300      	movs	r3, #0
 8000c56:	e01a      	b.n	8000c8e <Push+0x4e>

	//Push the char into FIFO and increment rear
	Buffer->buffer[Buffer->rear] = character;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	78f9      	ldrb	r1, [r7, #3]
 8000c60:	54d1      	strb	r1, [r2, r3]
	Buffer->rear = (Buffer->rear + 1) % BUFFER_SIZE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	1c59      	adds	r1, r3, #1
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <Push+0x5c>)
 8000c6a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c6e:	109a      	asrs	r2, r3, #2
 8000c70:	17cb      	asrs	r3, r1, #31
 8000c72:	1ad2      	subs	r2, r2, r3
 8000c74:	4613      	mov	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4413      	add	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	1aca      	subs	r2, r1, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	611a      	str	r2, [r3, #16]
	Buffer->size++;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	1c5a      	adds	r2, r3, #1
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	615a      	str	r2, [r3, #20]
	return true;
 8000c8c:	2301      	movs	r3, #1
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	66666667 	.word	0x66666667

08000ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db0a      	blt.n	8000cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	490c      	ldr	r1, [pc, #48]	; (8000cec <__NVIC_SetPriority+0x4c>)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	0112      	lsls	r2, r2, #4
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc8:	e00a      	b.n	8000ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4908      	ldr	r1, [pc, #32]	; (8000cf0 <__NVIC_SetPriority+0x50>)
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	440b      	add	r3, r1
 8000cde:	761a      	strb	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000e100 	.word	0xe000e100
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <main>:
void Slave_Pin_Init();
void Tim3_PWM_Init(uint8_t channel);
void Tim3Init();

int main()
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af02      	add	r7, sp, #8
	/*
	 **************************************************************
	 * Initialize Peripherals using stm32f4xx_periphDrivers
	 **************************************************************
	 */
	UART_Config(&UART2, USART2, UART_MODE_TXRX, 115200);
 8000cfa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000cfe:	220c      	movs	r2, #12
 8000d00:	493d      	ldr	r1, [pc, #244]	; (8000df8 <main+0x104>)
 8000d02:	483e      	ldr	r0, [pc, #248]	; (8000dfc <main+0x108>)
 8000d04:	f001 fc0e 	bl	8002524 <UART_Config>
	UART_Init(&UART2);
 8000d08:	483c      	ldr	r0, [pc, #240]	; (8000dfc <main+0x108>)
 8000d0a:	f001 fd2d 	bl	8002768 <UART_Init>
	UART_Interrupt_Init(&UART2, UART_RXNEIE_Enable);
 8000d0e:	2120      	movs	r1, #32
 8000d10:	483a      	ldr	r0, [pc, #232]	; (8000dfc <main+0x108>)
 8000d12:	f001 fe03 	bl	800291c <UART_Interrupt_Init>
	NVIC_SetPriority(USART2_IRQn, 6);
 8000d16:	2106      	movs	r1, #6
 8000d18:	2026      	movs	r0, #38	; 0x26
 8000d1a:	f7ff ffc1 	bl	8000ca0 <__NVIC_SetPriority>

	SPI_Specs_Init();
 8000d1e:	f000 f88f 	bl	8000e40 <SPI_Specs_Init>
	SPI_Init(&SPI1_Example);
 8000d22:	4837      	ldr	r0, [pc, #220]	; (8000e00 <main+0x10c>)
 8000d24:	f001 f914 	bl	8001f50 <SPI_Init>
	Slave_Pin_Init();
 8000d28:	f000 f8b8 	bl	8000e9c <Slave_Pin_Init>

	Tim3Init();
 8000d2c:	f000 f91a 	bl	8000f64 <Tim3Init>
	/*
	 **************************************************************
	 * Call FreeRTOS tasks
	 **************************************************************
	 */
	read_uart = xSemaphoreCreateBinary();
 8000d30:	2203      	movs	r2, #3
 8000d32:	2100      	movs	r1, #0
 8000d34:	2001      	movs	r0, #1
 8000d36:	f001 fffb 	bl	8002d30 <xQueueGenericCreate>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4a31      	ldr	r2, [pc, #196]	; (8000e04 <main+0x110>)
 8000d3e:	6013      	str	r3, [r2, #0]
	read_spi = xSemaphoreCreateBinary();
 8000d40:	2203      	movs	r2, #3
 8000d42:	2100      	movs	r1, #0
 8000d44:	2001      	movs	r0, #1
 8000d46:	f001 fff3 	bl	8002d30 <xQueueGenericCreate>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	4a2e      	ldr	r2, [pc, #184]	; (8000e08 <main+0x114>)
 8000d4e:	6013      	str	r3, [r2, #0]

	print_data = xQueueCreate(10, sizeof(AccelerometerData));				//Queue to send data between PWM and print data
 8000d50:	2200      	movs	r2, #0
 8000d52:	2108      	movs	r1, #8
 8000d54:	200a      	movs	r0, #10
 8000d56:	f001 ffeb 	bl	8002d30 <xQueueGenericCreate>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	4a2b      	ldr	r2, [pc, #172]	; (8000e0c <main+0x118>)
 8000d5e:	6013      	str	r3, [r2, #0]
	adxl_data_queue = xQueueCreate(50, sizeof(AccelerometerData));  		//Create queue to hold read data
 8000d60:	2200      	movs	r2, #0
 8000d62:	2108      	movs	r1, #8
 8000d64:	2032      	movs	r0, #50	; 0x32
 8000d66:	f001 ffe3 	bl	8002d30 <xQueueGenericCreate>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4a28      	ldr	r2, [pc, #160]	; (8000e10 <main+0x11c>)
 8000d6e:	6013      	str	r3, [r2, #0]
	filtered_data_queue = xQueueCreate(10, sizeof(AccelerometerData));		//Create queue to transmit the filtered data
 8000d70:	2200      	movs	r2, #0
 8000d72:	2108      	movs	r1, #8
 8000d74:	200a      	movs	r0, #10
 8000d76:	f001 ffdb 	bl	8002d30 <xQueueGenericCreate>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4a25      	ldr	r2, [pc, #148]	; (8000e14 <main+0x120>)
 8000d7e:	6013      	str	r3, [r2, #0]

	xTaskCreate(CommandLineRead, "Read UART", 500, NULL, 4, NULL);
 8000d80:	2300      	movs	r3, #0
 8000d82:	9301      	str	r3, [sp, #4]
 8000d84:	2304      	movs	r3, #4
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000d8e:	4922      	ldr	r1, [pc, #136]	; (8000e18 <main+0x124>)
 8000d90:	4822      	ldr	r0, [pc, #136]	; (8000e1c <main+0x128>)
 8000d92:	f002 fe20 	bl	80039d6 <xTaskCreate>
	xTaskCreate(ReadADXLData, "Read ADXL Task", 1000, NULL, 3, NULL);
 8000d96:	2300      	movs	r3, #0
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	2300      	movs	r3, #0
 8000da0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000da4:	491e      	ldr	r1, [pc, #120]	; (8000e20 <main+0x12c>)
 8000da6:	481f      	ldr	r0, [pc, #124]	; (8000e24 <main+0x130>)
 8000da8:	f002 fe15 	bl	80039d6 <xTaskCreate>
	xTaskCreate(DataProcessing, "Data Processing Task", 1000, NULL, 2, NULL);
 8000dac:	2300      	movs	r3, #0
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	2302      	movs	r3, #2
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2300      	movs	r3, #0
 8000db6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dba:	491b      	ldr	r1, [pc, #108]	; (8000e28 <main+0x134>)
 8000dbc:	481b      	ldr	r0, [pc, #108]	; (8000e2c <main+0x138>)
 8000dbe:	f002 fe0a 	bl	80039d6 <xTaskCreate>
	xTaskCreate(UART_GateKeeper, "Print Filtered Data", 500, NULL, 1, NULL);
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000dd0:	4917      	ldr	r1, [pc, #92]	; (8000e30 <main+0x13c>)
 8000dd2:	4818      	ldr	r0, [pc, #96]	; (8000e34 <main+0x140>)
 8000dd4:	f002 fdff 	bl	80039d6 <xTaskCreate>
	xTaskCreate(DisplayData_PWM, "PWM of Data", 200, NULL, 1, NULL);
 8000dd8:	2300      	movs	r3, #0
 8000dda:	9301      	str	r3, [sp, #4]
 8000ddc:	2301      	movs	r3, #1
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2300      	movs	r3, #0
 8000de2:	22c8      	movs	r2, #200	; 0xc8
 8000de4:	4914      	ldr	r1, [pc, #80]	; (8000e38 <main+0x144>)
 8000de6:	4815      	ldr	r0, [pc, #84]	; (8000e3c <main+0x148>)
 8000de8:	f002 fdf5 	bl	80039d6 <xTaskCreate>

	vTaskStartScheduler();
 8000dec:	f002 ff38 	bl	8003c60 <vTaskStartScheduler>
 8000df0:	2300      	movs	r3, #0

}
 8000df2:	4618      	mov	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40004400 	.word	0x40004400
 8000dfc:	20000284 	.word	0x20000284
 8000e00:	20000250 	.word	0x20000250
 8000e04:	200002a4 	.word	0x200002a4
 8000e08:	200002a8 	.word	0x200002a8
 8000e0c:	200002a0 	.word	0x200002a0
 8000e10:	20000298 	.word	0x20000298
 8000e14:	2000029c 	.word	0x2000029c
 8000e18:	08008710 	.word	0x08008710
 8000e1c:	0800582d 	.word	0x0800582d
 8000e20:	0800871c 	.word	0x0800871c
 8000e24:	08005bd9 	.word	0x08005bd9
 8000e28:	0800872c 	.word	0x0800872c
 8000e2c:	080059d1 	.word	0x080059d1
 8000e30:	08008744 	.word	0x08008744
 8000e34:	08005ced 	.word	0x08005ced
 8000e38:	08008758 	.word	0x08008758
 8000e3c:	08005af1 	.word	0x08005af1

08000e40 <SPI_Specs_Init>:

/*
 * @Brief Function to set the SPI specs
 */
void SPI_Specs_Init()
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
	//Set desired pins
	SPI1_Example.SPI_Config.cs_gpio = GPIOA;
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e46:	4a13      	ldr	r2, [pc, #76]	; (8000e94 <SPI_Specs_Init+0x54>)
 8000e48:	609a      	str	r2, [r3, #8]
	SPI1_Example.SPI_Config.pin_clk = Pin5;
 8000e4a:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e4c:	2205      	movs	r2, #5
 8000e4e:	715a      	strb	r2, [r3, #5]
	SPI1_Example.SPI_Config.pin_miso = Pin6;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e52:	2206      	movs	r2, #6
 8000e54:	71da      	strb	r2, [r3, #7]
	SPI1_Example.SPI_Config.pin_mosi = Pin7;
 8000e56:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e58:	2207      	movs	r2, #7
 8000e5a:	719a      	strb	r2, [r3, #6]

	//Set desired transfer methods
	SPI1_Example.ssm = SSM_Enable;
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	745a      	strb	r2, [r3, #17]
	SPI1_Example.SPIx = SPI1;
 8000e62:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e64:	4a0c      	ldr	r2, [pc, #48]	; (8000e98 <SPI_Specs_Init+0x58>)
 8000e66:	601a      	str	r2, [r3, #0]
	SPI1_Example.SPI_Config.baudrate_ctrl = DIV4;
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	731a      	strb	r2, [r3, #12]
	SPI1_Example.SPI_Config.cpha = Falling_Edge;
 8000e6e:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	739a      	strb	r2, [r3, #14]
	SPI1_Example.SPI_Config.cpol = Even_Polarity;
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e76:	2202      	movs	r2, #2
 8000e78:	735a      	strb	r2, [r3, #13]
	SPI1_Example.SPI_Config.data_format = MSB_First;
 8000e7a:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	73da      	strb	r2, [r3, #15]
	SPI1_Example.data_frame = Data_8_Bits;
 8000e80:	4b03      	ldr	r3, [pc, #12]	; (8000e90 <SPI_Specs_Init+0x50>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	741a      	strb	r2, [r3, #16]
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	20000250 	.word	0x20000250
 8000e94:	40020000 	.word	0x40020000
 8000e98:	40013000 	.word	0x40013000

08000e9c <Slave_Pin_Init>:
/*
 * @Brief	This function enables GPIO output mode, so the GPIO pin can act as a slave pin
 * 			to the accelerometer data.
 */
void Slave_Pin_Init()
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af04      	add	r7, sp, #16
	//Create and initialze a slave pin with the desired port and pin
	GPIO_Config(&ADXL, GPIOA, Pin8, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	9302      	str	r3, [sp, #8]
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	9301      	str	r3, [sp, #4]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	2208      	movs	r2, #8
 8000eb2:	4908      	ldr	r1, [pc, #32]	; (8000ed4 <Slave_Pin_Init+0x38>)
 8000eb4:	4808      	ldr	r0, [pc, #32]	; (8000ed8 <Slave_Pin_Init+0x3c>)
 8000eb6:	f000 f9b8 	bl	800122a <GPIO_Config>
	GPIO_Init(&ADXL, 0x0);
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4806      	ldr	r0, [pc, #24]	; (8000ed8 <Slave_Pin_Init+0x3c>)
 8000ebe:	f000 fa9d 	bl	80013fc <GPIO_Init>
	GPIOA->ODR |= (1U << 8); //Used to enable the P-MOS and ensure CS is active high
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <Slave_Pin_Init+0x38>)
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	4a03      	ldr	r2, [pc, #12]	; (8000ed4 <Slave_Pin_Init+0x38>)
 8000ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ecc:	6153      	str	r3, [r2, #20]
}
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40020000 	.word	0x40020000
 8000ed8:	20000278 	.word	0x20000278

08000edc <Tim3_PWM_Init>:

void Tim3_PWM_Init(uint8_t channel)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	TIM3->CR1 |= CR1_ARPE_Enable;
 8000ee6:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a1d      	ldr	r2, [pc, #116]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef0:	6013      	str	r3, [r2, #0]

	switch(channel)
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b04      	cmp	r3, #4
 8000ef6:	d020      	beq.n	8000f3a <Tim3_PWM_Init+0x5e>
 8000ef8:	2b04      	cmp	r3, #4
 8000efa:	dc2b      	bgt.n	8000f54 <Tim3_PWM_Init+0x78>
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d002      	beq.n	8000f06 <Tim3_PWM_Init+0x2a>
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d00d      	beq.n	8000f20 <Tim3_PWM_Init+0x44>
	case 4:
		TIM3->CCER |= CapComp4_Enable;
		TIM3->CCMR2 |= OCM4_PWM_Mode | OCPE4_Enable;
		break;
	}
}
 8000f04:	e026      	b.n	8000f54 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp1_Enable;
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f08:	6a1b      	ldr	r3, [r3, #32]
 8000f0a:	4a15      	ldr	r2, [pc, #84]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6213      	str	r3, [r2, #32]
		TIM3->CCMR1 |= OCM1_PWM_Mode | OCPE1_Enable;
 8000f12:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f18:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 8000f1c:	6193      	str	r3, [r2, #24]
		break;
 8000f1e:	e019      	b.n	8000f54 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp2_Enable;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	4a0e      	ldr	r2, [pc, #56]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f26:	f043 0310 	orr.w	r3, r3, #16
 8000f2a:	6213      	str	r3, [r2, #32]
		TIM3->CCMR1 |= OCM2_PWM_Mode | OCPE2_Enable;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a0b      	ldr	r2, [pc, #44]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f32:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8000f36:	6193      	str	r3, [r2, #24]
		break;
 8000f38:	e00c      	b.n	8000f54 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp4_Enable;
 8000f3a:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f3c:	6a1b      	ldr	r3, [r3, #32]
 8000f3e:	4a08      	ldr	r2, [pc, #32]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f44:	6213      	str	r3, [r2, #32]
		TIM3->CCMR2 |= OCM4_PWM_Mode | OCPE4_Enable;
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <Tim3_PWM_Init+0x84>)
 8000f4c:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8000f50:	61d3      	str	r3, [r2, #28]
		break;
 8000f52:	bf00      	nop
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	40000400 	.word	0x40000400

08000f64 <Tim3Init>:

void Tim3Init()
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08e      	sub	sp, #56	; 0x38
 8000f68:	af04      	add	r7, sp, #16
	GPIO_Config_t x_axis, y_axis, z_axis;

	//Enable Clock Access to TIM2
	RCC_APB1Cmd(TIM3_Enable, ENABLE);
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	2002      	movs	r0, #2
 8000f6e:	f000 feb1 	bl	8001cd4 <RCC_APB1Cmd>

	//Init the output ports for ouput compare mode
	GPIO_Config(&x_axis, GPIOC, Pin6, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000f72:	f107 001c 	add.w	r0, r7, #28
 8000f76:	2300      	movs	r3, #0
 8000f78:	9302      	str	r3, [sp, #8]
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	2300      	movs	r3, #0
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2302      	movs	r3, #2
 8000f84:	2206      	movs	r2, #6
 8000f86:	4926      	ldr	r1, [pc, #152]	; (8001020 <Tim3Init+0xbc>)
 8000f88:	f000 f94f 	bl	800122a <GPIO_Config>
	GPIO_Init(&x_axis, AF2);
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	2102      	movs	r1, #2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa32 	bl	80013fc <GPIO_Init>

	GPIO_Config(&y_axis, GPIOC, Pin7, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000f98:	f107 0010 	add.w	r0, r7, #16
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	9302      	str	r3, [sp, #8]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2302      	movs	r3, #2
 8000faa:	2207      	movs	r2, #7
 8000fac:	491c      	ldr	r1, [pc, #112]	; (8001020 <Tim3Init+0xbc>)
 8000fae:	f000 f93c 	bl	800122a <GPIO_Config>
	GPIO_Init(&y_axis, AF2);
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	2102      	movs	r1, #2
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fa1f 	bl	80013fc <GPIO_Init>

	GPIO_Config(&z_axis, GPIOC, Pin9, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000fbe:	1d38      	adds	r0, r7, #4
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	2300      	movs	r3, #0
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	2302      	movs	r3, #2
 8000fce:	2209      	movs	r2, #9
 8000fd0:	4913      	ldr	r1, [pc, #76]	; (8001020 <Tim3Init+0xbc>)
 8000fd2:	f000 f92a 	bl	800122a <GPIO_Config>
	GPIO_Init(&z_axis, AF2);
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	2102      	movs	r1, #2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa0e 	bl	80013fc <GPIO_Init>

	//Enable PWM mode on the specified channels
	Tim3_PWM_Init(1);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff ff7b 	bl	8000edc <Tim3_PWM_Init>
	Tim3_PWM_Init(2);
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f7ff ff78 	bl	8000edc <Tim3_PWM_Init>
	Tim3_PWM_Init(4);
 8000fec:	2004      	movs	r0, #4
 8000fee:	f7ff ff75 	bl	8000edc <Tim3_PWM_Init>

	//Set Prescaler and value to count to
	TIM3->PSC = 16;
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <Tim3Init+0xc0>)
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 150;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <Tim3Init+0xc0>)
 8000ffa:	2296      	movs	r2, #150	; 0x96
 8000ffc:	62da      	str	r2, [r3, #44]	; 0x2c

	//Enable the TIM2
	TIM3->EGR |= EGR_Enable;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <Tim3Init+0xc0>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	4a08      	ldr	r2, [pc, #32]	; (8001024 <Tim3Init+0xc0>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= CR1_CEN;
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <Tim3Init+0xc0>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <Tim3Init+0xc0>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6013      	str	r3, [r2, #0]

}
 8001016:	bf00      	nop
 8001018:	3728      	adds	r7, #40	; 0x28
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40020800 	.word	0x40020800
 8001024:	40000400 	.word	0x40000400

08001028 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return 1;
 800102c:	2301      	movs	r3, #1
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_kill>:

int _kill(int pid, int sig)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001042:	f005 fc57 	bl	80068f4 <__errno>
 8001046:	4603      	mov	r3, r0
 8001048:	2216      	movs	r2, #22
 800104a:	601a      	str	r2, [r3, #0]
  return -1;
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <_exit>:

void _exit (int status)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001060:	f04f 31ff 	mov.w	r1, #4294967295
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ffe7 	bl	8001038 <_kill>
  while (1) {}    /* Make sure we hang here */
 800106a:	e7fe      	b.n	800106a <_exit+0x12>

0800106c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	e00a      	b.n	8001094 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800107e:	f3af 8000 	nop.w
 8001082:	4601      	mov	r1, r0
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	60ba      	str	r2, [r7, #8]
 800108a:	b2ca      	uxtb	r2, r1
 800108c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	3301      	adds	r3, #1
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	697a      	ldr	r2, [r7, #20]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	429a      	cmp	r2, r3
 800109a:	dbf0      	blt.n	800107e <_read+0x12>
  }

  return len;
 800109c:	687b      	ldr	r3, [r7, #4]
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	60f8      	str	r0, [r7, #12]
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	e009      	b.n	80010cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	1c5a      	adds	r2, r3, #1
 80010bc:	60ba      	str	r2, [r7, #8]
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fd89 	bl	8000bd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3301      	adds	r3, #1
 80010ca:	617b      	str	r3, [r7, #20]
 80010cc:	697a      	ldr	r2, [r7, #20]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	dbf1      	blt.n	80010b8 <_write+0x12>
  }
  return len;
 80010d4:	687b      	ldr	r3, [r7, #4]
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <_close>:

int _close(int file)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001106:	605a      	str	r2, [r3, #4]
  return 0;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <_isatty>:

int _isatty(int file)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3714      	adds	r7, #20
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001150:	4a14      	ldr	r2, [pc, #80]	; (80011a4 <_sbrk+0x5c>)
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <_sbrk+0x60>)
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800115c:	4b13      	ldr	r3, [pc, #76]	; (80011ac <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d102      	bne.n	800116a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <_sbrk+0x64>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <_sbrk+0x68>)
 8001168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <_sbrk+0x64>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	429a      	cmp	r2, r3
 8001176:	d207      	bcs.n	8001188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001178:	f005 fbbc 	bl	80068f4 <__errno>
 800117c:	4603      	mov	r3, r0
 800117e:	220c      	movs	r2, #12
 8001180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	e009      	b.n	800119c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001188:	4b08      	ldr	r3, [pc, #32]	; (80011ac <_sbrk+0x64>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800118e:	4b07      	ldr	r3, [pc, #28]	; (80011ac <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	4a05      	ldr	r2, [pc, #20]	; (80011ac <_sbrk+0x64>)
 8001198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20018000 	.word	0x20018000
 80011a8:	00000400 	.word	0x00000400
 80011ac:	200002c4 	.word	0x200002c4
 80011b0:	20004d78 	.word	0x20004d78

080011b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <SystemInit+0x20>)
 80011ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011be:	4a05      	ldr	r2, [pc, #20]	; (80011d4 <SystemInit+0x20>)
 80011c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001210 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011dc:	f7ff ffea 	bl	80011b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011e0:	480c      	ldr	r0, [pc, #48]	; (8001214 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011e2:	490d      	ldr	r1, [pc, #52]	; (8001218 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011e4:	4a0d      	ldr	r2, [pc, #52]	; (800121c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e8:	e002      	b.n	80011f0 <LoopCopyDataInit>

080011ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ee:	3304      	adds	r3, #4

080011f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f4:	d3f9      	bcc.n	80011ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011f6:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011f8:	4c0a      	ldr	r4, [pc, #40]	; (8001224 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011fc:	e001      	b.n	8001202 <LoopFillZerobss>

080011fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001200:	3204      	adds	r2, #4

08001202 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001202:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001204:	d3fb      	bcc.n	80011fe <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001206:	f005 fb7b 	bl	8006900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800120a:	f7ff fd73 	bl	8000cf4 <main>
  bx  lr    
 800120e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001210:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001218:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 800121c:	08008b14 	.word	0x08008b14
  ldr r2, =_sbss
 8001220:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8001224:	20004d78 	.word	0x20004d78

08001228 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001228:	e7fe      	b.n	8001228 <ADC_IRQHandler>

0800122a <GPIO_Config>:
 * 			0x0		or		GPIO_PUPD_None
 * 			0x1		or		GPIO_PullUp
 * 			0x2		or		GPIO_PullDown
 */
void GPIO_Config(GPIO_Config_t *GPIO_Config, GPIO_TypeDef *Port, uint8_t Pin, uint8_t Mode, uint8_t OType, uint8_t OSpeed, uint8_t PUPD)
{
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	4611      	mov	r1, r2
 8001236:	461a      	mov	r2, r3
 8001238:	460b      	mov	r3, r1
 800123a:	71fb      	strb	r3, [r7, #7]
 800123c:	4613      	mov	r3, r2
 800123e:	71bb      	strb	r3, [r7, #6]
	GPIO_Config->GPIO_Pin = Pin;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	79fa      	ldrb	r2, [r7, #7]
 8001244:	701a      	strb	r2, [r3, #0]
	GPIO_Config->GPIO_Port = Port;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	609a      	str	r2, [r3, #8]
	GPIO_Config->GPIO_MODE = Mode;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	79ba      	ldrb	r2, [r7, #6]
 8001250:	705a      	strb	r2, [r3, #1]
	GPIO_Config->GPIO_OTYPE = OType;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	7e3a      	ldrb	r2, [r7, #24]
 8001256:	709a      	strb	r2, [r3, #2]
	GPIO_Config->GPIO_OSPEED = OSpeed;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	7f3a      	ldrb	r2, [r7, #28]
 800125c:	70da      	strb	r2, [r3, #3]
	GPIO_Config->GPIO_PUPD = PUPD;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001264:	711a      	strb	r2, [r3, #4]
}
 8001266:	bf00      	nop
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <GPIO_PeriphClck>:
 * @param	GPIOx: Defines the specific GPIO port, where x can range from A - E, or H.
 *
 * @param	state: Specifies whether to enable or disable the peripheral.
 */
void GPIO_PeriphClck(GPIO_TypeDef *GPIOx, FunctionalState state)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	70fb      	strb	r3, [r7, #3]
	if(state == ENABLE)
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d135      	bne.n	80012f2 <GPIO_PeriphClck+0x7e>
	{
		if(GPIOx == GPIOA)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a36      	ldr	r2, [pc, #216]	; (8001364 <GPIO_PeriphClck+0xf0>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d104      	bne.n	8001298 <GPIO_PeriphClck+0x24>
		{
			RCC_AHB1Cmd(GPIOA_Enable, ENABLE);
 800128e:	2101      	movs	r1, #1
 8001290:	2001      	movs	r0, #1
 8001292:	f000 fcff 	bl	8001c94 <RCC_AHB1Cmd>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
		}

	}

}
 8001296:	e061      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a33      	ldr	r2, [pc, #204]	; (8001368 <GPIO_PeriphClck+0xf4>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d104      	bne.n	80012aa <GPIO_PeriphClck+0x36>
			RCC_AHB1Cmd(GPIOB_Enable, ENABLE);
 80012a0:	2101      	movs	r1, #1
 80012a2:	2002      	movs	r0, #2
 80012a4:	f000 fcf6 	bl	8001c94 <RCC_AHB1Cmd>
}
 80012a8:	e058      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a2f      	ldr	r2, [pc, #188]	; (800136c <GPIO_PeriphClck+0xf8>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d104      	bne.n	80012bc <GPIO_PeriphClck+0x48>
			RCC_AHB1Cmd(GPIOC_Enable, ENABLE);
 80012b2:	2101      	movs	r1, #1
 80012b4:	2004      	movs	r0, #4
 80012b6:	f000 fced 	bl	8001c94 <RCC_AHB1Cmd>
}
 80012ba:	e04f      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a2c      	ldr	r2, [pc, #176]	; (8001370 <GPIO_PeriphClck+0xfc>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d104      	bne.n	80012ce <GPIO_PeriphClck+0x5a>
			RCC_AHB1Cmd(GPIOD_Enable, ENABLE);
 80012c4:	2101      	movs	r1, #1
 80012c6:	2008      	movs	r0, #8
 80012c8:	f000 fce4 	bl	8001c94 <RCC_AHB1Cmd>
}
 80012cc:	e046      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a28      	ldr	r2, [pc, #160]	; (8001374 <GPIO_PeriphClck+0x100>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d104      	bne.n	80012e0 <GPIO_PeriphClck+0x6c>
			RCC_AHB1Cmd(GPIOE_Enable, ENABLE);
 80012d6:	2101      	movs	r1, #1
 80012d8:	2010      	movs	r0, #16
 80012da:	f000 fcdb 	bl	8001c94 <RCC_AHB1Cmd>
}
 80012de:	e03d      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a25      	ldr	r2, [pc, #148]	; (8001378 <GPIO_PeriphClck+0x104>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d139      	bne.n	800135c <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, ENABLE);
 80012e8:	2101      	movs	r1, #1
 80012ea:	2080      	movs	r0, #128	; 0x80
 80012ec:	f000 fcd2 	bl	8001c94 <RCC_AHB1Cmd>
}
 80012f0:	e034      	b.n	800135c <GPIO_PeriphClck+0xe8>
		if(GPIOx == GPIOA)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a1b      	ldr	r2, [pc, #108]	; (8001364 <GPIO_PeriphClck+0xf0>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d104      	bne.n	8001304 <GPIO_PeriphClck+0x90>
			RCC_AHB1Cmd(GPIOA_Enable, DISABLE);
 80012fa:	2100      	movs	r1, #0
 80012fc:	2001      	movs	r0, #1
 80012fe:	f000 fcc9 	bl	8001c94 <RCC_AHB1Cmd>
}
 8001302:	e02b      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a18      	ldr	r2, [pc, #96]	; (8001368 <GPIO_PeriphClck+0xf4>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d104      	bne.n	8001316 <GPIO_PeriphClck+0xa2>
			RCC_AHB1Cmd(GPIOB_Enable, DISABLE);
 800130c:	2100      	movs	r1, #0
 800130e:	2002      	movs	r0, #2
 8001310:	f000 fcc0 	bl	8001c94 <RCC_AHB1Cmd>
}
 8001314:	e022      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a14      	ldr	r2, [pc, #80]	; (800136c <GPIO_PeriphClck+0xf8>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d104      	bne.n	8001328 <GPIO_PeriphClck+0xb4>
			RCC_AHB1Cmd(GPIOC_Enable, DISABLE);
 800131e:	2100      	movs	r1, #0
 8001320:	2004      	movs	r0, #4
 8001322:	f000 fcb7 	bl	8001c94 <RCC_AHB1Cmd>
}
 8001326:	e019      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a11      	ldr	r2, [pc, #68]	; (8001370 <GPIO_PeriphClck+0xfc>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d104      	bne.n	800133a <GPIO_PeriphClck+0xc6>
			RCC_AHB1Cmd(GPIOD_Enable, DISABLE);
 8001330:	2100      	movs	r1, #0
 8001332:	2008      	movs	r0, #8
 8001334:	f000 fcae 	bl	8001c94 <RCC_AHB1Cmd>
}
 8001338:	e010      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <GPIO_PeriphClck+0x100>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d104      	bne.n	800134c <GPIO_PeriphClck+0xd8>
			RCC_AHB1Cmd(GPIOE_Enable, DISABLE);
 8001342:	2100      	movs	r1, #0
 8001344:	2010      	movs	r0, #16
 8001346:	f000 fca5 	bl	8001c94 <RCC_AHB1Cmd>
}
 800134a:	e007      	b.n	800135c <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a0a      	ldr	r2, [pc, #40]	; (8001378 <GPIO_PeriphClck+0x104>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d103      	bne.n	800135c <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
 8001354:	2100      	movs	r1, #0
 8001356:	2080      	movs	r0, #128	; 0x80
 8001358:	f000 fc9c 	bl	8001c94 <RCC_AHB1Cmd>
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40020000 	.word	0x40020000
 8001368:	40020400 	.word	0x40020400
 800136c:	40020800 	.word	0x40020800
 8001370:	40020c00 	.word	0x40020c00
 8001374:	40021000 	.word	0x40021000
 8001378:	40021c00 	.word	0x40021c00

0800137c <GPIO_AlternateFunctionConfig>:
 * @param	alt_function: This will take in the alternate function value that the user wishes to use.
 * 			The specific alternate function values and their functions are present in the data sheet.
 * 			The inputs for this function are AF0 - AF15;
 */
void GPIO_AlternateFunctionConfig(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	73fb      	strb	r3, [r7, #15]
	uint8_t alt_function_array = pin/8;
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	08db      	lsrs	r3, r3, #3
 8001392:	73bb      	strb	r3, [r7, #14]

	if(alt_function_array == 1)
 8001394:	7bbb      	ldrb	r3, [r7, #14]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d102      	bne.n	80013a0 <GPIO_AlternateFunctionConfig+0x24>
	{
		pin -= 8;
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	3b08      	subs	r3, #8
 800139e:	73fb      	strb	r3, [r7, #15]
	}

	GPIO_Config->GPIO_Port->AFR[alt_function_array] &= ~(AF15 << (pin * 4));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	7bba      	ldrb	r2, [r7, #14]
 80013a6:	3208      	adds	r2, #8
 80013a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	220f      	movs	r2, #15
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	43db      	mvns	r3, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	7bba      	ldrb	r2, [r7, #14]
 80013c0:	4001      	ands	r1, r0
 80013c2:	3208      	adds	r2, #8
 80013c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GPIO_Config->GPIO_Port->AFR[alt_function_array] |= (alt_function << (pin * 4));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	7bba      	ldrb	r2, [r7, #14]
 80013ce:	3208      	adds	r2, #8
 80013d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80013d4:	78fa      	ldrb	r2, [r7, #3]
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	7bba      	ldrb	r2, [r7, #14]
 80013e6:	4301      	orrs	r1, r0
 80013e8:	3208      	adds	r2, #8
 80013ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80013ee:	bf00      	nop
 80013f0:	3714      	adds	r7, #20
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <GPIO_Init>:
 *
 * @param	GPIO_Config: pointer to the GPIO_Config_t data structure that contains the
 * 			configuration parameters for the specific GPIO pin.
 */
void GPIO_Init(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	73fb      	strb	r3, [r7, #15]
	uint32_t temp_variable;

	GPIO_PeriphClck(GPIO_Config->GPIO_Port, ENABLE);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	2101      	movs	r1, #1
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff2d 	bl	8001274 <GPIO_PeriphClck>

	if(GPIO_Config->GPIO_Pin == AllPins)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b10      	cmp	r3, #16
 8001420:	f040 8094 	bne.w	800154c <GPIO_Init+0x150>
	{
		if(GPIO_Config->GPIO_Port == GPIOA)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	4a88      	ldr	r2, [pc, #544]	; (800164c <GPIO_Init+0x250>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d112      	bne.n	8001454 <GPIO_Init+0x58>
		{
			/*Use the lock configuration to lock PA13 and PA14*/
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 8001436:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_0_Pin13_Pin14;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8001440:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 800144a:	61da      	str	r2, [r3, #28]
			temp_variable = GPIO_Config->GPIO_Port->LCKR;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	60bb      	str	r3, [r7, #8]
		}

		/*Used to set each pin is AllPins is set by user*/
		for(pin = 0; pin < 16; pin++)
 8001454:	2300      	movs	r3, #0
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	e074      	b.n	8001544 <GPIO_Init+0x148>
		{
			GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	2103      	movs	r1, #3
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43db      	mvns	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	400a      	ands	r2, r1
 8001474:	601a      	str	r2, [r3, #0]
			GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	785b      	ldrb	r3, [r3, #1]
 8001480:	4619      	mov	r1, r3
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	fa01 f303 	lsl.w	r3, r1, r3
 800148a:	4619      	mov	r1, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	430a      	orrs	r2, r1
 8001492:	601a      	str	r2, [r3, #0]

			GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	2101      	movs	r1, #1
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	4619      	mov	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	400a      	ands	r2, r1
 80014ac:	605a      	str	r2, [r3, #4]
			GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	789b      	ldrb	r3, [r3, #2]
 80014b8:	4619      	mov	r1, r3
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	fa01 f303 	lsl.w	r3, r1, r3
 80014c0:	4619      	mov	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	430a      	orrs	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]

			GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	2101      	movs	r1, #1
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43db      	mvns	r3, r3
 80014dc:	4619      	mov	r1, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	400a      	ands	r2, r1
 80014e4:	609a      	str	r2, [r3, #8]
			GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	78db      	ldrb	r3, [r3, #3]
 80014f0:	4619      	mov	r1, r3
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	4619      	mov	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	430a      	orrs	r2, r1
 8001502:	609a      	str	r2, [r3, #8]

			GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	2103      	movs	r1, #3
 8001510:	fa01 f303 	lsl.w	r3, r1, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	4619      	mov	r1, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	400a      	ands	r2, r1
 800151e:	60da      	str	r2, [r3, #12]
			GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	791b      	ldrb	r3, [r3, #4]
 800152a:	4619      	mov	r1, r3
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	fa01 f303 	lsl.w	r3, r1, r3
 8001534:	4619      	mov	r1, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	430a      	orrs	r2, r1
 800153c:	60da      	str	r2, [r3, #12]
		for(pin = 0; pin < 16; pin++)
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	3301      	adds	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	2b0f      	cmp	r3, #15
 8001548:	d987      	bls.n	800145a <GPIO_Init+0x5e>

		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
	}

}
 800154a:	e07a      	b.n	8001642 <GPIO_Init+0x246>
		if(GPIO_Config->GPIO_MODE == GPIO_AF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	785b      	ldrb	r3, [r3, #1]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d104      	bne.n	800155e <GPIO_Init+0x162>
			GPIO_AlternateFunctionConfig(GPIO_Config, alt_function);
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	4619      	mov	r1, r3
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff ff0f 	bl	800137c <GPIO_AlternateFunctionConfig>
		GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	2101      	movs	r1, #1
 8001568:	fa01 f303 	lsl.w	r3, r1, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	4619      	mov	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	400a      	ands	r2, r1
 8001576:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	789b      	ldrb	r3, [r3, #2]
 8001582:	4619      	mov	r1, r3
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	fa01 f303 	lsl.w	r3, r1, r3
 800158a:	4619      	mov	r1, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	430a      	orrs	r2, r1
 8001592:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	2101      	movs	r1, #1
 80015a0:	fa01 f303 	lsl.w	r3, r1, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	400a      	ands	r2, r1
 80015ae:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	78db      	ldrb	r3, [r3, #3]
 80015ba:	4619      	mov	r1, r3
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
 80015c4:	4619      	mov	r1, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	2103      	movs	r1, #3
 80015da:	fa01 f303 	lsl.w	r3, r1, r3
 80015de:	43db      	mvns	r3, r3
 80015e0:	4619      	mov	r1, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	400a      	ands	r2, r1
 80015e8:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	791b      	ldrb	r3, [r3, #4]
 80015f4:	4619      	mov	r1, r3
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	fa01 f303 	lsl.w	r3, r1, r3
 80015fe:	4619      	mov	r1, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	430a      	orrs	r2, r1
 8001606:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	2103      	movs	r1, #3
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	43db      	mvns	r3, r3
 800161a:	4619      	mov	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	400a      	ands	r2, r1
 8001622:	601a      	str	r2, [r3, #0]
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	785b      	ldrb	r3, [r3, #1]
 800162e:	4619      	mov	r1, r3
 8001630:	7bfb      	ldrb	r3, [r7, #15]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	fa01 f303 	lsl.w	r3, r1, r3
 8001638:	4619      	mov	r1, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	430a      	orrs	r2, r1
 8001640:	601a      	str	r2, [r3, #0]
}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40020000 	.word	0x40020000

08001650 <SPI1_Periph_Enable>:

/*
 * @Brief SPI peripheral enabled specified for SPI1. There are 3 other functions: 1 for each SPI peripheral.
 */
void SPI1_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	; 0x28
 8001654:	af04      	add	r7, sp, #16
 8001656:	6039      	str	r1, [r7, #0]
 8001658:	4611      	mov	r1, r2
 800165a:	461a      	mov	r2, r3
 800165c:	4603      	mov	r3, r0
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	460b      	mov	r3, r1
 8001662:	71bb      	strb	r3, [r7, #6]
 8001664:	4613      	mov	r3, r2
 8001666:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI1_Periph;

	//Check if SSM bit is disabled
	if(!ssm_enabled)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d112      	bne.n	8001694 <SPI1_Periph_Enable+0x44>
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI1_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800166e:	79ba      	ldrb	r2, [r7, #6]
 8001670:	f107 000c 	add.w	r0, r7, #12
 8001674:	2300      	movs	r3, #0
 8001676:	9302      	str	r3, [sp, #8]
 8001678:	2300      	movs	r3, #0
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	2300      	movs	r3, #0
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2302      	movs	r3, #2
 8001682:	494d      	ldr	r1, [pc, #308]	; (80017b8 <SPI1_Periph_Enable+0x168>)
 8001684:	f7ff fdd1 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	2105      	movs	r1, #5
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff feb4 	bl	80013fc <GPIO_Init>
		GPIO_Config(&SPI1_Periph, GPIOA, Pin9, GPIO_Output, GPIO_PushPull, GPIO_HighSpeed, GPIO_PullUp);
		GPIO_Init(&SPI1_Periph, 0x0);
	}*/

	//Configure the SPI clock pin
	switch(clk_pin){
 8001694:	797b      	ldrb	r3, [r7, #5]
 8001696:	2b03      	cmp	r3, #3
 8001698:	d015      	beq.n	80016c6 <SPI1_Periph_Enable+0x76>
 800169a:	2b05      	cmp	r3, #5
 800169c:	d127      	bne.n	80016ee <SPI1_Periph_Enable+0x9e>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOA, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800169e:	797a      	ldrb	r2, [r7, #5]
 80016a0:	f107 000c 	add.w	r0, r7, #12
 80016a4:	2300      	movs	r3, #0
 80016a6:	9302      	str	r3, [sp, #8]
 80016a8:	2300      	movs	r3, #0
 80016aa:	9301      	str	r3, [sp, #4]
 80016ac:	2300      	movs	r3, #0
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	2302      	movs	r3, #2
 80016b2:	4941      	ldr	r1, [pc, #260]	; (80017b8 <SPI1_Periph_Enable+0x168>)
 80016b4:	f7ff fdb9 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	2105      	movs	r1, #5
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fe9c 	bl	80013fc <GPIO_Init>
		break;
 80016c4:	e013      	b.n	80016ee <SPI1_Periph_Enable+0x9e>
	case 3:
		GPIO_Config(&SPI1_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80016c6:	797a      	ldrb	r2, [r7, #5]
 80016c8:	f107 000c 	add.w	r0, r7, #12
 80016cc:	2300      	movs	r3, #0
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	2300      	movs	r3, #0
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	2300      	movs	r3, #0
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2302      	movs	r3, #2
 80016da:	4938      	ldr	r1, [pc, #224]	; (80017bc <SPI1_Periph_Enable+0x16c>)
 80016dc:	f7ff fda5 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	2105      	movs	r1, #5
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fe88 	bl	80013fc <GPIO_Init>
		break;
 80016ec:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 80016ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d016      	beq.n	8001724 <SPI1_Periph_Enable+0xd4>
 80016f6:	2b06      	cmp	r3, #6
 80016f8:	d129      	bne.n	800174e <SPI1_Periph_Enable+0xfe>
	case 6:
		GPIO_Config(&SPI1_Periph, GPIOA, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80016fa:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016fe:	f107 000c 	add.w	r0, r7, #12
 8001702:	2300      	movs	r3, #0
 8001704:	9302      	str	r3, [sp, #8]
 8001706:	2300      	movs	r3, #0
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	2300      	movs	r3, #0
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2302      	movs	r3, #2
 8001710:	4929      	ldr	r1, [pc, #164]	; (80017b8 <SPI1_Periph_Enable+0x168>)
 8001712:	f7ff fd8a 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2105      	movs	r1, #5
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fe6d 	bl	80013fc <GPIO_Init>
		break;
 8001722:	e014      	b.n	800174e <SPI1_Periph_Enable+0xfe>
	case 4:
		GPIO_Config(&SPI1_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001724:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001728:	f107 000c 	add.w	r0, r7, #12
 800172c:	2300      	movs	r3, #0
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2300      	movs	r3, #0
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	2300      	movs	r3, #0
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2302      	movs	r3, #2
 800173a:	4920      	ldr	r1, [pc, #128]	; (80017bc <SPI1_Periph_Enable+0x16c>)
 800173c:	f7ff fd75 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	2105      	movs	r1, #5
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fe58 	bl	80013fc <GPIO_Init>
		break;
 800174c:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 800174e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001752:	2b05      	cmp	r3, #5
 8001754:	d016      	beq.n	8001784 <SPI1_Periph_Enable+0x134>
 8001756:	2b07      	cmp	r3, #7
 8001758:	d129      	bne.n	80017ae <SPI1_Periph_Enable+0x15e>
	case 7:
		GPIO_Config(&SPI1_Periph, GPIOA, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800175a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800175e:	f107 000c 	add.w	r0, r7, #12
 8001762:	2300      	movs	r3, #0
 8001764:	9302      	str	r3, [sp, #8]
 8001766:	2300      	movs	r3, #0
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	2302      	movs	r3, #2
 8001770:	4911      	ldr	r1, [pc, #68]	; (80017b8 <SPI1_Periph_Enable+0x168>)
 8001772:	f7ff fd5a 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	2105      	movs	r1, #5
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fe3d 	bl	80013fc <GPIO_Init>
		break;
 8001782:	e014      	b.n	80017ae <SPI1_Periph_Enable+0x15e>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001784:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001788:	f107 000c 	add.w	r0, r7, #12
 800178c:	2300      	movs	r3, #0
 800178e:	9302      	str	r3, [sp, #8]
 8001790:	2300      	movs	r3, #0
 8001792:	9301      	str	r3, [sp, #4]
 8001794:	2300      	movs	r3, #0
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	2302      	movs	r3, #2
 800179a:	4908      	ldr	r1, [pc, #32]	; (80017bc <SPI1_Periph_Enable+0x16c>)
 800179c:	f7ff fd45 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80017a0:	f107 030c 	add.w	r3, r7, #12
 80017a4:	2105      	movs	r1, #5
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fe28 	bl	80013fc <GPIO_Init>
		break;
 80017ac:	bf00      	nop
	}
}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40020000 	.word	0x40020000
 80017bc:	40020400 	.word	0x40020400

080017c0 <SPI2_Periph_Enable>:

void SPI2_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af04      	add	r7, sp, #16
 80017c6:	6039      	str	r1, [r7, #0]
 80017c8:	4611      	mov	r1, r2
 80017ca:	461a      	mov	r2, r3
 80017cc:	4603      	mov	r3, r0
 80017ce:	71fb      	strb	r3, [r7, #7]
 80017d0:	460b      	mov	r3, r1
 80017d2:	71bb      	strb	r3, [r7, #6]
 80017d4:	4613      	mov	r3, r2
 80017d6:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI2_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d013      	beq.n	8001806 <SPI2_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI2_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 80017de:	79ba      	ldrb	r2, [r7, #6]
 80017e0:	f107 000c 	add.w	r0, r7, #12
 80017e4:	2301      	movs	r3, #1
 80017e6:	9302      	str	r3, [sp, #8]
 80017e8:	2300      	movs	r3, #0
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	2300      	movs	r3, #0
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	2301      	movs	r3, #1
 80017f2:	6839      	ldr	r1, [r7, #0]
 80017f4:	f7ff fd19 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, 0x00);
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fdfc 	bl	80013fc <GPIO_Init>
 8001804:	e012      	b.n	800182c <SPI2_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI2_Periph, GPIOB, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001806:	79ba      	ldrb	r2, [r7, #6]
 8001808:	f107 000c 	add.w	r0, r7, #12
 800180c:	2300      	movs	r3, #0
 800180e:	9302      	str	r3, [sp, #8]
 8001810:	2300      	movs	r3, #0
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	2300      	movs	r3, #0
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	2302      	movs	r3, #2
 800181a:	494d      	ldr	r1, [pc, #308]	; (8001950 <SPI2_Periph_Enable+0x190>)
 800181c:	f7ff fd05 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2105      	movs	r1, #5
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fde8 	bl	80013fc <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 800182c:	797b      	ldrb	r3, [r7, #5]
 800182e:	2b03      	cmp	r3, #3
 8001830:	d113      	bne.n	800185a <SPI2_Periph_Enable+0x9a>
	case 3:
		GPIO_Config(&SPI2_Periph, GPIOD, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001832:	797a      	ldrb	r2, [r7, #5]
 8001834:	f107 000c 	add.w	r0, r7, #12
 8001838:	2300      	movs	r3, #0
 800183a:	9302      	str	r3, [sp, #8]
 800183c:	2300      	movs	r3, #0
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	2300      	movs	r3, #0
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2302      	movs	r3, #2
 8001846:	4943      	ldr	r1, [pc, #268]	; (8001954 <SPI2_Periph_Enable+0x194>)
 8001848:	f7ff fcef 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	2105      	movs	r1, #5
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fdd2 	bl	80013fc <GPIO_Init>
		break;
 8001858:	e013      	b.n	8001882 <SPI2_Periph_Enable+0xc2>
	default:
		GPIO_Config(&SPI2_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800185a:	797a      	ldrb	r2, [r7, #5]
 800185c:	f107 000c 	add.w	r0, r7, #12
 8001860:	2300      	movs	r3, #0
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	2300      	movs	r3, #0
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	2300      	movs	r3, #0
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2302      	movs	r3, #2
 800186e:	4938      	ldr	r1, [pc, #224]	; (8001950 <SPI2_Periph_Enable+0x190>)
 8001870:	f7ff fcdb 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001874:	f107 030c 	add.w	r3, r7, #12
 8001878:	2105      	movs	r1, #5
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fdbe 	bl	80013fc <GPIO_Init>
		break;
 8001880:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 8001882:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001886:	2b02      	cmp	r3, #2
 8001888:	d002      	beq.n	8001890 <SPI2_Periph_Enable+0xd0>
 800188a:	2b0e      	cmp	r3, #14
 800188c:	d015      	beq.n	80018ba <SPI2_Periph_Enable+0xfa>
 800188e:	e029      	b.n	80018e4 <SPI2_Periph_Enable+0x124>
	case 2:
		GPIO_Config(&SPI2_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001890:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001894:	f107 000c 	add.w	r0, r7, #12
 8001898:	2300      	movs	r3, #0
 800189a:	9302      	str	r3, [sp, #8]
 800189c:	2300      	movs	r3, #0
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	2300      	movs	r3, #0
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	2302      	movs	r3, #2
 80018a6:	492c      	ldr	r1, [pc, #176]	; (8001958 <SPI2_Periph_Enable+0x198>)
 80018a8:	f7ff fcbf 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	2105      	movs	r1, #5
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fda2 	bl	80013fc <GPIO_Init>
		break;
 80018b8:	e014      	b.n	80018e4 <SPI2_Periph_Enable+0x124>
	case 14:
		GPIO_Config(&SPI2_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80018ba:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018be:	f107 000c 	add.w	r0, r7, #12
 80018c2:	2300      	movs	r3, #0
 80018c4:	9302      	str	r3, [sp, #8]
 80018c6:	2300      	movs	r3, #0
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	2300      	movs	r3, #0
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2302      	movs	r3, #2
 80018d0:	491f      	ldr	r1, [pc, #124]	; (8001950 <SPI2_Periph_Enable+0x190>)
 80018d2:	f7ff fcaa 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	2105      	movs	r1, #5
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fd8d 	bl	80013fc <GPIO_Init>
		break;
 80018e2:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 80018e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	d002      	beq.n	80018f2 <SPI2_Periph_Enable+0x132>
 80018ec:	2b0f      	cmp	r3, #15
 80018ee:	d015      	beq.n	800191c <SPI2_Periph_Enable+0x15c>
	case 15:
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI2_Periph, AF5);
		break;
	}
}
 80018f0:	e029      	b.n	8001946 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80018f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018f6:	f107 000c 	add.w	r0, r7, #12
 80018fa:	2300      	movs	r3, #0
 80018fc:	9302      	str	r3, [sp, #8]
 80018fe:	2300      	movs	r3, #0
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2300      	movs	r3, #0
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	2302      	movs	r3, #2
 8001908:	4913      	ldr	r1, [pc, #76]	; (8001958 <SPI2_Periph_Enable+0x198>)
 800190a:	f7ff fc8e 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	2105      	movs	r1, #5
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fd71 	bl	80013fc <GPIO_Init>
		break;
 800191a:	e014      	b.n	8001946 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800191c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001920:	f107 000c 	add.w	r0, r7, #12
 8001924:	2300      	movs	r3, #0
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	2300      	movs	r3, #0
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	2300      	movs	r3, #0
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	2302      	movs	r3, #2
 8001932:	4907      	ldr	r1, [pc, #28]	; (8001950 <SPI2_Periph_Enable+0x190>)
 8001934:	f7ff fc79 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001938:	f107 030c 	add.w	r3, r7, #12
 800193c:	2105      	movs	r1, #5
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fd5c 	bl	80013fc <GPIO_Init>
		break;
 8001944:	bf00      	nop
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020400 	.word	0x40020400
 8001954:	40020c00 	.word	0x40020c00
 8001958:	40020800 	.word	0x40020800

0800195c <SPI3_Periph_Enable>:

void SPI3_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	; 0x28
 8001960:	af04      	add	r7, sp, #16
 8001962:	6039      	str	r1, [r7, #0]
 8001964:	4611      	mov	r1, r2
 8001966:	461a      	mov	r2, r3
 8001968:	4603      	mov	r3, r0
 800196a:	71fb      	strb	r3, [r7, #7]
 800196c:	460b      	mov	r3, r1
 800196e:	71bb      	strb	r3, [r7, #6]
 8001970:	4613      	mov	r3, r2
 8001972:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI3_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d013      	beq.n	80019a2 <SPI3_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI3_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 800197a:	79ba      	ldrb	r2, [r7, #6]
 800197c:	f107 000c 	add.w	r0, r7, #12
 8001980:	2301      	movs	r3, #1
 8001982:	9302      	str	r3, [sp, #8]
 8001984:	2300      	movs	r3, #0
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	2300      	movs	r3, #0
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2301      	movs	r3, #1
 800198e:	6839      	ldr	r1, [r7, #0]
 8001990:	f7ff fc4b 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, 0x00);
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fd2e 	bl	80013fc <GPIO_Init>
 80019a0:	e012      	b.n	80019c8 <SPI3_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI3_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019a2:	79ba      	ldrb	r2, [r7, #6]
 80019a4:	f107 000c 	add.w	r0, r7, #12
 80019a8:	2300      	movs	r3, #0
 80019aa:	9302      	str	r3, [sp, #8]
 80019ac:	2300      	movs	r3, #0
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	2300      	movs	r3, #0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	2302      	movs	r3, #2
 80019b6:	495a      	ldr	r1, [pc, #360]	; (8001b20 <SPI3_Periph_Enable+0x1c4>)
 80019b8:	f7ff fc37 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	2106      	movs	r1, #6
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fd1a 	bl	80013fc <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 80019c8:	797b      	ldrb	r3, [r7, #5]
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d015      	beq.n	80019fa <SPI3_Periph_Enable+0x9e>
 80019ce:	2b0a      	cmp	r3, #10
 80019d0:	d127      	bne.n	8001a22 <SPI3_Periph_Enable+0xc6>
	case 10:
		GPIO_Config(&SPI3_Periph, GPIOC, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019d2:	797a      	ldrb	r2, [r7, #5]
 80019d4:	f107 000c 	add.w	r0, r7, #12
 80019d8:	2300      	movs	r3, #0
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	2300      	movs	r3, #0
 80019de:	9301      	str	r3, [sp, #4]
 80019e0:	2300      	movs	r3, #0
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2302      	movs	r3, #2
 80019e6:	494f      	ldr	r1, [pc, #316]	; (8001b24 <SPI3_Periph_Enable+0x1c8>)
 80019e8:	f7ff fc1f 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	2106      	movs	r1, #6
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fd02 	bl	80013fc <GPIO_Init>
		break;
 80019f8:	e013      	b.n	8001a22 <SPI3_Periph_Enable+0xc6>
	case 3:
		GPIO_Config(&SPI3_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019fa:	797a      	ldrb	r2, [r7, #5]
 80019fc:	f107 000c 	add.w	r0, r7, #12
 8001a00:	2300      	movs	r3, #0
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	4946      	ldr	r1, [pc, #280]	; (8001b28 <SPI3_Periph_Enable+0x1cc>)
 8001a10:	f7ff fc0b 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001a14:	f107 030c 	add.w	r3, r7, #12
 8001a18:	2106      	movs	r1, #6
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fcee 	bl	80013fc <GPIO_Init>
		break;
 8001a20:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 8001a22:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	d016      	beq.n	8001a58 <SPI3_Periph_Enable+0xfc>
 8001a2a:	2b0b      	cmp	r3, #11
 8001a2c:	d129      	bne.n	8001a82 <SPI3_Periph_Enable+0x126>
	case 11:
		GPIO_Config(&SPI3_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001a2e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001a32:	f107 000c 	add.w	r0, r7, #12
 8001a36:	2300      	movs	r3, #0
 8001a38:	9302      	str	r3, [sp, #8]
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	9301      	str	r3, [sp, #4]
 8001a3e:	2300      	movs	r3, #0
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	2302      	movs	r3, #2
 8001a44:	4937      	ldr	r1, [pc, #220]	; (8001b24 <SPI3_Periph_Enable+0x1c8>)
 8001a46:	f7ff fbf0 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	2106      	movs	r1, #6
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fcd3 	bl	80013fc <GPIO_Init>
		break;
 8001a56:	e014      	b.n	8001a82 <SPI3_Periph_Enable+0x126>
	case 4:
		GPIO_Config(&SPI3_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001a58:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001a5c:	f107 000c 	add.w	r0, r7, #12
 8001a60:	2300      	movs	r3, #0
 8001a62:	9302      	str	r3, [sp, #8]
 8001a64:	2300      	movs	r3, #0
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	492e      	ldr	r1, [pc, #184]	; (8001b28 <SPI3_Periph_Enable+0x1cc>)
 8001a70:	f7ff fbdb 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2106      	movs	r1, #6
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fcbe 	bl	80013fc <GPIO_Init>
		break;
 8001a80:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 8001a82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a86:	2b0c      	cmp	r3, #12
 8001a88:	d006      	beq.n	8001a98 <SPI3_Periph_Enable+0x13c>
 8001a8a:	2b0c      	cmp	r3, #12
 8001a8c:	dc43      	bgt.n	8001b16 <SPI3_Periph_Enable+0x1ba>
 8001a8e:	2b05      	cmp	r3, #5
 8001a90:	d017      	beq.n	8001ac2 <SPI3_Periph_Enable+0x166>
 8001a92:	2b06      	cmp	r3, #6
 8001a94:	d02a      	beq.n	8001aec <SPI3_Periph_Enable+0x190>
		break;
	case 6:
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI3_Periph, AF5);
	}
}
 8001a96:	e03e      	b.n	8001b16 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001a98:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a9c:	f107 000c 	add.w	r0, r7, #12
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9302      	str	r3, [sp, #8]
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	9301      	str	r3, [sp, #4]
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2302      	movs	r3, #2
 8001aae:	491d      	ldr	r1, [pc, #116]	; (8001b24 <SPI3_Periph_Enable+0x1c8>)
 8001ab0:	f7ff fbbb 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	2106      	movs	r1, #6
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff fc9e 	bl	80013fc <GPIO_Init>
		break;
 8001ac0:	e029      	b.n	8001b16 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001ac2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001ac6:	f107 000c 	add.w	r0, r7, #12
 8001aca:	2300      	movs	r3, #0
 8001acc:	9302      	str	r3, [sp, #8]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	4913      	ldr	r1, [pc, #76]	; (8001b28 <SPI3_Periph_Enable+0x1cc>)
 8001ada:	f7ff fba6 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	2106      	movs	r1, #6
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fc89 	bl	80013fc <GPIO_Init>
		break;
 8001aea:	e014      	b.n	8001b16 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001aec:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001af0:	f107 000c 	add.w	r0, r7, #12
 8001af4:	2300      	movs	r3, #0
 8001af6:	9302      	str	r3, [sp, #8]
 8001af8:	2300      	movs	r3, #0
 8001afa:	9301      	str	r3, [sp, #4]
 8001afc:	2300      	movs	r3, #0
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	2302      	movs	r3, #2
 8001b02:	490a      	ldr	r1, [pc, #40]	; (8001b2c <SPI3_Periph_Enable+0x1d0>)
 8001b04:	f7ff fb91 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF5);
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc74 	bl	80013fc <GPIO_Init>
}
 8001b14:	e7ff      	b.n	8001b16 <SPI3_Periph_Enable+0x1ba>
 8001b16:	bf00      	nop
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40020000 	.word	0x40020000
 8001b24:	40020800 	.word	0x40020800
 8001b28:	40020400 	.word	0x40020400
 8001b2c:	40020c00 	.word	0x40020c00

08001b30 <SPI4_Periph_Enable>:

void SPI4_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	; 0x28
 8001b34:	af04      	add	r7, sp, #16
 8001b36:	6039      	str	r1, [r7, #0]
 8001b38:	4611      	mov	r1, r2
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	460b      	mov	r3, r1
 8001b42:	71bb      	strb	r3, [r7, #6]
 8001b44:	4613      	mov	r3, r2
 8001b46:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI4_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d013      	beq.n	8001b76 <SPI4_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI4_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8001b4e:	79ba      	ldrb	r2, [r7, #6]
 8001b50:	f107 000c 	add.w	r0, r7, #12
 8001b54:	2301      	movs	r3, #1
 8001b56:	9302      	str	r3, [sp, #8]
 8001b58:	2300      	movs	r3, #0
 8001b5a:	9301      	str	r3, [sp, #4]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2301      	movs	r3, #1
 8001b62:	6839      	ldr	r1, [r7, #0]
 8001b64:	f7ff fb61 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI4_Periph, 0x00);
 8001b68:	f107 030c 	add.w	r3, r7, #12
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff fc44 	bl	80013fc <GPIO_Init>
 8001b74:	e012      	b.n	8001b9c <SPI4_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI4_Periph, GPIOE, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001b76:	79ba      	ldrb	r2, [r7, #6]
 8001b78:	f107 000c 	add.w	r0, r7, #12
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	9302      	str	r3, [sp, #8]
 8001b80:	2300      	movs	r3, #0
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	2300      	movs	r3, #0
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2302      	movs	r3, #2
 8001b8a:	4924      	ldr	r1, [pc, #144]	; (8001c1c <SPI4_Periph_Enable+0xec>)
 8001b8c:	f7ff fb4d 	bl	800122a <GPIO_Config>
		GPIO_Init(&SPI4_Periph, AF5);
 8001b90:	f107 030c 	add.w	r3, r7, #12
 8001b94:	2105      	movs	r1, #5
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fc30 	bl	80013fc <GPIO_Init>
	}

	//Configure the SPI clock pin
	GPIO_Config(&SPI4_Periph, GPIOE, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001b9c:	797a      	ldrb	r2, [r7, #5]
 8001b9e:	f107 000c 	add.w	r0, r7, #12
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	9302      	str	r3, [sp, #8]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	2300      	movs	r3, #0
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	2302      	movs	r3, #2
 8001bb0:	491a      	ldr	r1, [pc, #104]	; (8001c1c <SPI4_Periph_Enable+0xec>)
 8001bb2:	f7ff fb3a 	bl	800122a <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	2105      	movs	r1, #5
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fc1d 	bl	80013fc <GPIO_Init>

	//Configure MISO Pin
	GPIO_Config(&SPI4_Periph, GPIOE, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001bc2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001bc6:	f107 000c 	add.w	r0, r7, #12
 8001bca:	2300      	movs	r3, #0
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	4910      	ldr	r1, [pc, #64]	; (8001c1c <SPI4_Periph_Enable+0xec>)
 8001bda:	f7ff fb26 	bl	800122a <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	2105      	movs	r1, #5
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff fc09 	bl	80013fc <GPIO_Init>

	//Configure MOSI pin
	GPIO_Config(&SPI4_Periph, GPIOE, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001bea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bee:	f107 000c 	add.w	r0, r7, #12
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	2302      	movs	r3, #2
 8001c00:	4906      	ldr	r1, [pc, #24]	; (8001c1c <SPI4_Periph_Enable+0xec>)
 8001c02:	f7ff fb12 	bl	800122a <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	2105      	movs	r1, #5
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fbf5 	bl	80013fc <GPIO_Init>

}
 8001c12:	bf00      	nop
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000

08001c20 <GPIO_WritePin>:
 *			GPIO_Reset		or		0x2
 *			GPIO_Toggle		or		0x3
 */

void GPIO_WritePin(GPIO_Config_t *GPIO_Config, uint8_t State)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	73fb      	strb	r3, [r7, #15]

	if(State == GPIO_Write)
 8001c32:	78fb      	ldrb	r3, [r7, #3]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d10a      	bne.n	8001c4e <GPIO_WritePin+0x2e>
	{
		GPIO_Config->GPIO_Port->ODR |= (0x1UL << pin);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	6959      	ldr	r1, [r3, #20]
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	2201      	movs	r2, #1
 8001c42:	409a      	lsls	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	615a      	str	r2, [r3, #20]
	else if(State == GPIO_Toggle)
	{
		GPIO_Config->GPIO_Port->ODR ^= (0x1UL << pin);
	}

}
 8001c4c:	e01c      	b.n	8001c88 <GPIO_WritePin+0x68>
	else if(State == GPIO_Reset)
 8001c4e:	78fb      	ldrb	r3, [r7, #3]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d10c      	bne.n	8001c6e <GPIO_WritePin+0x4e>
		GPIO_Config->GPIO_Port->ODR &= ~(0x1UL << pin);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	6959      	ldr	r1, [r3, #20]
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43da      	mvns	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	400a      	ands	r2, r1
 8001c6a:	615a      	str	r2, [r3, #20]
}
 8001c6c:	e00c      	b.n	8001c88 <GPIO_WritePin+0x68>
	else if(State == GPIO_Toggle)
 8001c6e:	78fb      	ldrb	r3, [r7, #3]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d109      	bne.n	8001c88 <GPIO_WritePin+0x68>
		GPIO_Config->GPIO_Port->ODR ^= (0x1UL << pin);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	6959      	ldr	r1, [r3, #20]
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	404a      	eors	r2, r1
 8001c86:	615a      	str	r2, [r3, #20]
}
 8001c88:	bf00      	nop
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <RCC_AHB1Cmd>:
 * @param	AHB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_AHB1Cmd(uint32_t AHB1_Periph, FunctionalState State)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d106      	bne.n	8001cb4 <RCC_AHB1Cmd+0x20>
	{
		RCC->AHB1ENR |= AHB1_Periph;
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <RCC_AHB1Cmd+0x3c>)
 8001ca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001caa:	4909      	ldr	r1, [pc, #36]	; (8001cd0 <RCC_AHB1Cmd+0x3c>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	630b      	str	r3, [r1, #48]	; 0x30

	else
	{
		RCC->AHB1ENR &= ~AHB1_Periph;
	}
}
 8001cb2:	e006      	b.n	8001cc2 <RCC_AHB1Cmd+0x2e>
		RCC->AHB1ENR &= ~AHB1_Periph;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <RCC_AHB1Cmd+0x3c>)
 8001cb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	4904      	ldr	r1, [pc, #16]	; (8001cd0 <RCC_AHB1Cmd+0x3c>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800

08001cd4 <RCC_APB1Cmd>:
 * @param	APB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB1Cmd(uint32_t APB1_Periph, FunctionalState State)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	460b      	mov	r3, r1
 8001cde:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d106      	bne.n	8001cf4 <RCC_APB1Cmd+0x20>
	{
		RCC->APB1ENR |= APB1_Periph;
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <RCC_APB1Cmd+0x3c>)
 8001ce8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cea:	4909      	ldr	r1, [pc, #36]	; (8001d10 <RCC_APB1Cmd+0x3c>)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	640b      	str	r3, [r1, #64]	; 0x40

	else
	{
		RCC->APB1ENR &= ~APB1_Periph;
	}
}
 8001cf2:	e006      	b.n	8001d02 <RCC_APB1Cmd+0x2e>
		RCC->APB1ENR &= ~APB1_Periph;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <RCC_APB1Cmd+0x3c>)
 8001cf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	4904      	ldr	r1, [pc, #16]	; (8001d10 <RCC_APB1Cmd+0x3c>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800

08001d14 <RCC_APB2Cmd>:
 * @param	APB2_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB2Cmd(uint32_t APB2_Periph, FunctionalState State)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001d20:	78fb      	ldrb	r3, [r7, #3]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d106      	bne.n	8001d34 <RCC_APB2Cmd+0x20>
	{
		RCC->APB2ENR |= APB2_Periph;
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <RCC_APB2Cmd+0x3c>)
 8001d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d2a:	4909      	ldr	r1, [pc, #36]	; (8001d50 <RCC_APB2Cmd+0x3c>)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	644b      	str	r3, [r1, #68]	; 0x44

	else
	{
		RCC->APB2ENR &= ~APB2_Periph;
	}
}
 8001d32:	e006      	b.n	8001d42 <RCC_APB2Cmd+0x2e>
		RCC->APB2ENR &= ~APB2_Periph;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <RCC_APB2Cmd+0x3c>)
 8001d36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	4904      	ldr	r1, [pc, #16]	; (8001d50 <RCC_APB2Cmd+0x3c>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800

08001d54 <RCC_GetClockFreq>:
 *
 * @param	ClockSource: Points to the ClockSource data structure which contains the varibales to hold
 * 			the frequencies of the SYSCLCK, HCLCK, PCLCK1, PCLCK2.
 */
void RCC_GetClockFreq(RCC_ClockFrequency_t *ClockSource)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b08b      	sub	sp, #44	; 0x2c
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	uint32_t pll_Value = 0, plln = 0, pllm = 2, pllp = 2, pll_src = 0, pll_fvco = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	2302      	movs	r3, #2
 8001d66:	61bb      	str	r3, [r7, #24]
 8001d68:	2302      	movs	r3, #2
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]

	uint32_t temp_variable, prescaler;

	/*Determine the clock source for the SYSCLCK*/
	if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x0)
 8001d74:	4b43      	ldr	r3, [pc, #268]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d103      	bne.n	8001d8a <RCC_GetClockFreq+0x36>
	{
		ClockSource->SYSCLCK = HSI_Value;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a40      	ldr	r2, [pc, #256]	; (8001e88 <RCC_GetClockFreq+0x134>)
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	e03f      	b.n	8001e0a <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x1)
 8001d8a:	4b3e      	ldr	r3, [pc, #248]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	089b      	lsrs	r3, r3, #2
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d103      	bne.n	8001da0 <RCC_GetClockFreq+0x4c>
	{
		ClockSource->SYSCLCK = HSE_Value;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a3c      	ldr	r2, [pc, #240]	; (8001e8c <RCC_GetClockFreq+0x138>)
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e034      	b.n	8001e0a <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x2)
 8001da0:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	f003 0303 	and.w	r3, r3, #3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d12d      	bne.n	8001e0a <RCC_GetClockFreq+0xb6>
	{
		/*Determine the input source of the PLL*/
		if(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC_Mask)
 8001dae:	4b35      	ldr	r3, [pc, #212]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <RCC_GetClockFreq+0x6c>
		{
			pll_src = HSE_Value;
 8001dba:	4b34      	ldr	r3, [pc, #208]	; (8001e8c <RCC_GetClockFreq+0x138>)
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dbe:	e001      	b.n	8001dc4 <RCC_GetClockFreq+0x70>
		}

		else
		{
			pll_src = HSI_Value;
 8001dc0:	4b31      	ldr	r3, [pc, #196]	; (8001e88 <RCC_GetClockFreq+0x134>)
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
		}

		plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Mask) >> 6);
 8001dc4:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	099b      	lsrs	r3, r3, #6
 8001dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dce:	61fb      	str	r3, [r7, #28]
		pllm = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Mask);
 8001dd0:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001dd8:	61bb      	str	r3, [r7, #24]
		pll_fvco = (pll_src/pllm) * plln;
 8001dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	fbb2 f2f3 	udiv	r2, r2, r3
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	fb02 f303 	mul.w	r3, r2, r3
 8001de8:	613b      	str	r3, [r7, #16]
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP_Mask) >> 16) * 2) + 2);
 8001dea:	4b26      	ldr	r3, [pc, #152]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	0c1b      	lsrs	r3, r3, #16
 8001df0:	f003 0303 	and.w	r3, r3, #3
 8001df4:	3301      	adds	r3, #1
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
		pll_Value = pll_fvco/pllp;
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e02:	623b      	str	r3, [r7, #32]

		ClockSource->SYSCLCK = pll_Value;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a3a      	ldr	r2, [r7, #32]
 8001e08:	601a      	str	r2, [r3, #0]
	}

	/*Determine the frequency of the HCLCK*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_HPRE_Mask) >> 4);
 8001e0a:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	091b      	lsrs	r3, r3, #4
 8001e10:	f003 030f 	and.w	r3, r3, #15
 8001e14:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001e16:	4a1e      	ldr	r2, [pc, #120]	; (8001e90 <RCC_GetClockFreq+0x13c>)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	60bb      	str	r3, [r7, #8]
	ClockSource->HCLCK = (ClockSource->SYSCLCK) >> prescaler;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	40da      	lsrs	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	605a      	str	r2, [r3, #4]

	/*Determine the frequency of the PCLCK1*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE1_Mask) >> 10);
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	0a9b      	lsrs	r3, r3, #10
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001e3a:	4a15      	ldr	r2, [pc, #84]	; (8001e90 <RCC_GetClockFreq+0x13c>)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK1 = (ClockSource->HCLCK) >> prescaler;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	40da      	lsrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	609a      	str	r2, [r3, #8]

	/*Determine frequency of PCLCK2*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE2_Mask) >> 13);
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <RCC_GetClockFreq+0x130>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	0b5b      	lsrs	r3, r3, #13
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001e5e:	4a0c      	ldr	r2, [pc, #48]	; (8001e90 <RCC_GetClockFreq+0x13c>)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK2 = (ClockSource->HCLCK) >> prescaler;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	40da      	lsrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	60da      	str	r2, [r3, #12]

}
 8001e76:	bf00      	nop
 8001e78:	372c      	adds	r7, #44	; 0x2c
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	00f42400 	.word	0x00f42400
 8001e8c:	007a1200 	.word	0x007a1200
 8001e90:	20000004 	.word	0x20000004

08001e94 <__NVIC_EnableIRQ>:
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	db0b      	blt.n	8001ebe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	f003 021f 	and.w	r2, r3, #31
 8001eac:	4907      	ldr	r1, [pc, #28]	; (8001ecc <__NVIC_EnableIRQ+0x38>)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	095b      	lsrs	r3, r3, #5
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	e000e100 	.word	0xe000e100

08001ed0 <__NVIC_SetPriority>:
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	6039      	str	r1, [r7, #0]
 8001eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	db0a      	blt.n	8001efa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	490c      	ldr	r1, [pc, #48]	; (8001f1c <__NVIC_SetPriority+0x4c>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	0112      	lsls	r2, r2, #4
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ef8:	e00a      	b.n	8001f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	4908      	ldr	r1, [pc, #32]	; (8001f20 <__NVIC_SetPriority+0x50>)
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	3b04      	subs	r3, #4
 8001f08:	0112      	lsls	r2, r2, #4
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	761a      	strb	r2, [r3, #24]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	e000e100 	.word	0xe000e100
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <Check_Flag>:
 * brief	A helper function that keeps track of specific flags in the status register.
 *
 * @retval	Returns status of the flag which is defined in an enumeration.
 */
static Flag_Status Check_Flag(SPI_Handle_t *SPI_Handle, uint32_t flag)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
	if(SPI_Handle->SPIx->SR & flag)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	4013      	ands	r3, r2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <Check_Flag+0x1c>
	{
		return Flag_Set;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e000      	b.n	8001f42 <Check_Flag+0x1e>
	}

	else
	{
		return Flag_Unset;
 8001f40:	2300      	movs	r3, #0
	}

}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <SPI_Init>:
/*
 * @Brief	SPI initialization function that sets all the configurations such as clock phase, polarity, data frame,
 * 			data format and more.
 */
void SPI_Init(SPI_Handle_t *SPI_Handle)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	6078      	str	r0, [r7, #4]
	uint8_t cs_pin, clk_pin, mosi_pin, miso_pin;
	cs_pin = SPI_Handle->SPI_Config.pin_cs;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	791b      	ldrb	r3, [r3, #4]
 8001f5c:	73fb      	strb	r3, [r7, #15]
	clk_pin = SPI_Handle->SPI_Config.pin_clk;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	795b      	ldrb	r3, [r3, #5]
 8001f62:	73bb      	strb	r3, [r7, #14]
	mosi_pin = SPI_Handle->SPI_Config.pin_mosi;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	799b      	ldrb	r3, [r3, #6]
 8001f68:	737b      	strb	r3, [r7, #13]
	miso_pin = SPI_Handle->SPI_Config.pin_miso;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	79db      	ldrb	r3, [r3, #7]
 8001f6e:	733b      	strb	r3, [r7, #12]
	/*
	 * Set the specified pins based on which SPI peripheral is chosen and whether or not the SSM bit is enabled or
	 * disabled. These functions are called from the "stm32f401_gpio.h" file, and are defined in the stm32f401_gpio.c file.
	 * This also enables clock access to the specified SPI peripheral using functions from the stm32f401_rcc file.
	 */
	if(SPI_Handle->SPIx == SPI1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5f      	ldr	r2, [pc, #380]	; (80020f4 <SPI_Init+0x1a4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d112      	bne.n	8001fa0 <SPI_Init+0x50>
	{
		SPI1_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7c58      	ldrb	r0, [r3, #17]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6899      	ldr	r1, [r3, #8]
 8001f82:	7bbc      	ldrb	r4, [r7, #14]
 8001f84:	7bfa      	ldrb	r2, [r7, #15]
 8001f86:	7b3b      	ldrb	r3, [r7, #12]
 8001f88:	9301      	str	r3, [sp, #4]
 8001f8a:	7b7b      	ldrb	r3, [r7, #13]
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	4623      	mov	r3, r4
 8001f90:	f7ff fb5e 	bl	8001650 <SPI1_Periph_Enable>
		RCC_APB2Cmd(SPI1_Enable, ENABLE);
 8001f94:	2101      	movs	r1, #1
 8001f96:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001f9a:	f7ff febb 	bl	8001d14 <RCC_APB2Cmd>
 8001f9e:	e041      	b.n	8002024 <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a54      	ldr	r2, [pc, #336]	; (80020f8 <SPI_Init+0x1a8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d112      	bne.n	8001fd0 <SPI_Init+0x80>
	{
		SPI2_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7c58      	ldrb	r0, [r3, #17]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6899      	ldr	r1, [r3, #8]
 8001fb2:	7bbc      	ldrb	r4, [r7, #14]
 8001fb4:	7bfa      	ldrb	r2, [r7, #15]
 8001fb6:	7b3b      	ldrb	r3, [r7, #12]
 8001fb8:	9301      	str	r3, [sp, #4]
 8001fba:	7b7b      	ldrb	r3, [r7, #13]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	4623      	mov	r3, r4
 8001fc0:	f7ff fbfe 	bl	80017c0 <SPI2_Periph_Enable>
		RCC_APB1Cmd(SPI2_Enable, ENABLE);
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001fca:	f7ff fe83 	bl	8001cd4 <RCC_APB1Cmd>
 8001fce:	e029      	b.n	8002024 <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI3)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a49      	ldr	r2, [pc, #292]	; (80020fc <SPI_Init+0x1ac>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d112      	bne.n	8002000 <SPI_Init+0xb0>
	{
		SPI3_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	7c58      	ldrb	r0, [r3, #17]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6899      	ldr	r1, [r3, #8]
 8001fe2:	7bbc      	ldrb	r4, [r7, #14]
 8001fe4:	7bfa      	ldrb	r2, [r7, #15]
 8001fe6:	7b3b      	ldrb	r3, [r7, #12]
 8001fe8:	9301      	str	r3, [sp, #4]
 8001fea:	7b7b      	ldrb	r3, [r7, #13]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	4623      	mov	r3, r4
 8001ff0:	f7ff fcb4 	bl	800195c <SPI3_Periph_Enable>
		RCC_APB1Cmd(SPI3_Enable, ENABLE);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001ffa:	f7ff fe6b 	bl	8001cd4 <RCC_APB1Cmd>
 8001ffe:	e011      	b.n	8002024 <SPI_Init+0xd4>
	}
	else
	{
		SPI4_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7c58      	ldrb	r0, [r3, #17]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6899      	ldr	r1, [r3, #8]
 8002008:	7bbc      	ldrb	r4, [r7, #14]
 800200a:	7bfa      	ldrb	r2, [r7, #15]
 800200c:	7b3b      	ldrb	r3, [r7, #12]
 800200e:	9301      	str	r3, [sp, #4]
 8002010:	7b7b      	ldrb	r3, [r7, #13]
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	4623      	mov	r3, r4
 8002016:	f7ff fd8b 	bl	8001b30 <SPI4_Periph_Enable>
		RCC_APB2Cmd(SPI4_Enable, ENABLE);
 800201a:	2101      	movs	r1, #1
 800201c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002020:	f7ff fe78 	bl	8001d14 <RCC_APB2Cmd>
	}

	//Set BaudRate control
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.baudrate_ctrl) << CR1_BR_Pos);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	7b1b      	ldrb	r3, [r3, #12]
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	4619      	mov	r1, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]

	//Set CPOL and CHPA
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpha);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	7b9b      	ldrb	r3, [r3, #14]
 8002044:	4619      	mov	r1, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	601a      	str	r2, [r3, #0]
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpol);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7b5b      	ldrb	r3, [r3, #13]
 8002058:	4619      	mov	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	601a      	str	r2, [r3, #0]

	//Set Data format to either LSB or MSB first
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.data_format);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7bdb      	ldrb	r3, [r3, #15]
 800206c:	4619      	mov	r1, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	601a      	str	r2, [r3, #0]

	//Set mode to master
	SPI_Handle->SPIx->CR1 |= CR1_MSTR_Enable;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f042 0204 	orr.w	r2, r2, #4
 8002084:	601a      	str	r2, [r3, #0]

	//Set 8 bit
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->data_frame) << CR1_DFF_Pos);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	7c1b      	ldrb	r3, [r3, #16]
 8002090:	02db      	lsls	r3, r3, #11
 8002092:	4619      	mov	r1, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	601a      	str	r2, [r3, #0]
	 * If SSM is not enabled, then SSOE (slave select output enabled) is used which uses the NSS pin as the CS and
	 * it automatically handled by the MCU. When this mode is selected, as soon as the SPI is enabled in master mode, the
	 * CS will go low and will only go high when SPI is disabled. This is why if SSM is enabled, the SPI is enabled also but
	 * if SSOE is enabled it is not enabled in the Init function.
	 */
	if(SPI_Handle->ssm)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	7c5b      	ldrb	r3, [r3, #17]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01b      	beq.n	80020dc <SPI_Init+0x18c>
	{
		//Set SSM and SSI high
		SPI_Handle->SPIx->CR1 |= ((SPI_Handle->ssm) << CR1_SSM_Pos);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	7c5b      	ldrb	r3, [r3, #17]
 80020ae:	025b      	lsls	r3, r3, #9
 80020b0:	4619      	mov	r1, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]
		SPI_Handle->SPIx->CR1 |= CR1_SSI_Enable;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020c8:	601a      	str	r2, [r3, #0]
		//Enable SPI periph
		SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020d8:	601a      	str	r2, [r3, #0]
	{
		//Set SSOE high
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
	}

}
 80020da:	e007      	b.n	80020ec <SPI_Init+0x19c>
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0204 	orr.w	r2, r2, #4
 80020ea:	605a      	str	r2, [r3, #4]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	40013000 	.word	0x40013000
 80020f8:	40003800 	.word	0x40003800
 80020fc:	40003c00 	.word	0x40003c00

08002100 <Enable_NVIC>:

/*
 * @brief	Support function used to enable the NVIC interrupts
 */
static void Enable_NVIC(SPI_Handle_t *SPI_Handle)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	if(SPI_Handle->SPIx == SPI1){
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a11      	ldr	r2, [pc, #68]	; (8002154 <Enable_NVIC+0x54>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d103      	bne.n	800211a <Enable_NVIC+0x1a>
		NVIC_EnableIRQ(SPI1_IRQn);
 8002112:	2023      	movs	r0, #35	; 0x23
 8002114:	f7ff febe 	bl	8001e94 <__NVIC_EnableIRQ>
 8002118:	e014      	b.n	8002144 <Enable_NVIC+0x44>
	}
	else if(SPI_Handle->SPIx == SPI2){
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <Enable_NVIC+0x58>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d103      	bne.n	800212c <Enable_NVIC+0x2c>
		NVIC_EnableIRQ(SPI2_IRQn);
 8002124:	2024      	movs	r0, #36	; 0x24
 8002126:	f7ff feb5 	bl	8001e94 <__NVIC_EnableIRQ>
 800212a:	e00b      	b.n	8002144 <Enable_NVIC+0x44>
	}
	else if(SPI_Handle->SPIx == SPI3){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0a      	ldr	r2, [pc, #40]	; (800215c <Enable_NVIC+0x5c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d103      	bne.n	800213e <Enable_NVIC+0x3e>
		NVIC_EnableIRQ(SPI3_IRQn);
 8002136:	2033      	movs	r0, #51	; 0x33
 8002138:	f7ff feac 	bl	8001e94 <__NVIC_EnableIRQ>
 800213c:	e002      	b.n	8002144 <Enable_NVIC+0x44>
	}
	else{
		NVIC_EnableIRQ(SPI4_IRQn);
 800213e:	2054      	movs	r0, #84	; 0x54
 8002140:	f7ff fea8 	bl	8001e94 <__NVIC_EnableIRQ>
	}

	NVIC_SetPriority(SPI1_IRQn, 6);
 8002144:	2106      	movs	r1, #6
 8002146:	2023      	movs	r0, #35	; 0x23
 8002148:	f7ff fec2 	bl	8001ed0 <__NVIC_SetPriority>
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40013000 	.word	0x40013000
 8002158:	40003800 	.word	0x40003800
 800215c:	40003c00 	.word	0x40003c00

08002160 <Disable_SPI_Transmission>:
/*
 * @brief	Support function used to disable interrupt transmission only when SSOE
 * is being used.
 */
static void Disable_SPI_Transmission(SPI_Handle_t *SPI_Handle)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
	/*Temporary variable to clear the overrun flag - the overrun flag is cleared
	 * by reading the DR followed by the SR.
	 */
	uint32_t clear_overrun;

	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 8002168:	bf00      	nop
 800216a:	2102      	movs	r1, #2
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff fed9 	bl	8001f24 <Check_Flag>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0f8      	beq.n	800216a <Disable_SPI_Transmission+0xa>
	//Disable TXEIE bit in CR2
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002186:	605a      	str	r2, [r3, #4]

	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 8002188:	bf00      	nop
 800218a:	2180      	movs	r1, #128	; 0x80
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff fec9 	bl	8001f24 <Check_Flag>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1f8      	bne.n	800218a <Disable_SPI_Transmission+0x2a>

	//Clear overrun flag
	clear_overrun = SPI_Handle->SPIx->DR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	60fb      	str	r3, [r7, #12]
	clear_overrun = SPI_Handle->SPIx->SR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	60fb      	str	r3, [r7, #12]

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021b6:	601a      	str	r2, [r3, #0]

	//Reset bus state back to SPI_Ready to allow another communication to begin.
	SPI_Handle->bus_state = SPI_Ready;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	765a      	strb	r2, [r3, #25]
}
 80021be:	bf00      	nop
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <Disable_SPI_Reception>:

/*
 * @brief	Support function used to disable SPI reception when using interrupts with SSOE.
 */
static void Disable_SPI_Reception(SPI_Handle_t *SPI_Handle)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 80021ce:	bf00      	nop
 80021d0:	2102      	movs	r1, #2
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7ff fea6 	bl	8001f24 <Check_Flag>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0f8      	beq.n	80021d0 <Disable_SPI_Reception+0xa>

	//Disable TXEIE and RXNEIE bit
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021ec:	605a      	str	r2, [r3, #4]
	SPI_Handle->SPIx->CR2 &= ~CR2_RXNEIE_Enable;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021fc:	605a      	str	r2, [r3, #4]

	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 80021fe:	bf00      	nop
 8002200:	2180      	movs	r1, #128	; 0x80
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff fe8e 	bl	8001f24 <Check_Flag>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f8      	bne.n	8002200 <Disable_SPI_Reception+0x3a>

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800221c:	601a      	str	r2, [r3, #0]

	//Set the SPI bus state back to SPI_Ready to allow for another seperate SPI transmission
	SPI_Handle->bus_state = SPI_Ready;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	765a      	strb	r2, [r3, #25]
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <TXE_Interrupt_Handler>:
 * @brief	Support function to transmit data when an interrupt is generated by the TXE flag.
 *
 * @note	This function is called directly from the interrupt service routine.
 */
static void TXE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	//Check if the bus state is currently in SPI_Transmitting
	if(SPI_Handle->bus_state == SPI_Transmitting)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	7e5b      	ldrb	r3, [r3, #25]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d153      	bne.n	80022e4 <TXE_Interrupt_Handler+0xb8>
	{
		//16 bit data mode
		if(SPI_Handle->data_frame == Data_16_Bits)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7c1b      	ldrb	r3, [r3, #16]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d11e      	bne.n	8002282 <TXE_Interrupt_Handler+0x56>
		{
			if(SPI_Handle->tx_length)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7e1b      	ldrb	r3, [r3, #24]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00e      	beq.n	800226a <TXE_Interrupt_Handler+0x3e>
			{
				//Write values from the data buffer into the data register to be transmitted
				SPI_Handle->SPIx->DR = *((uint16_t *)SPI_Handle->pTxBuffer++);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	1c59      	adds	r1, r3, #1
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6151      	str	r1, [r2, #20]
 8002256:	881a      	ldrh	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	7e1b      	ldrb	r3, [r3, #24]
 8002262:	3b01      	subs	r3, #1
 8002264:	b2da      	uxtb	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	761a      	strb	r2, [r3, #24]
			}

			if(SPI_Handle->tx_length == 0 && (!SPI_Handle->ssm))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7e1b      	ldrb	r3, [r3, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d13e      	bne.n	80022f0 <TXE_Interrupt_Handler+0xc4>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	7c5b      	ldrb	r3, [r3, #17]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d13a      	bne.n	80022f0 <TXE_Interrupt_Handler+0xc4>
			{
				Disable_SPI_Transmission(SPI_Handle);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff ff70 	bl	8002160 <Disable_SPI_Transmission>
	{
		//Transmit the address of the register to read from
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;

	}
}
 8002280:	e036      	b.n	80022f0 <TXE_Interrupt_Handler+0xc4>
			if(SPI_Handle->tx_length)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7e1b      	ldrb	r3, [r3, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00e      	beq.n	80022a8 <TXE_Interrupt_Handler+0x7c>
				SPI_Handle->SPIx->DR = *(SPI_Handle->pTxBuffer++);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	1c59      	adds	r1, r3, #1
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6151      	str	r1, [r2, #20]
 8002294:	781a      	ldrb	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7e1b      	ldrb	r3, [r3, #24]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	761a      	strb	r2, [r3, #24]
			if(SPI_Handle->tx_length == 0)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	7e1b      	ldrb	r3, [r3, #24]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d11f      	bne.n	80022f0 <TXE_Interrupt_Handler+0xc4>
				SPI_Handle->bus_state = SPI_Ready;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	765a      	strb	r2, [r3, #25]
				if(!SPI_Handle->ssm)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7c5b      	ldrb	r3, [r3, #17]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d103      	bne.n	80022c6 <TXE_Interrupt_Handler+0x9a>
					Disable_SPI_Transmission(SPI_Handle);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff ff4e 	bl	8002160 <Disable_SPI_Transmission>
}
 80022c4:	e014      	b.n	80022f0 <TXE_Interrupt_Handler+0xc4>
					SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022d4:	605a      	str	r2, [r3, #4]
					GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	2101      	movs	r1, #1
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff fc9f 	bl	8001c20 <GPIO_WritePin>
}
 80022e2:	e005      	b.n	80022f0 <TXE_Interrupt_Handler+0xc4>
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60da      	str	r2, [r3, #12]
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <RXNE_Interrupt_Handler>:
/*
 * @Brief	Support function called from the interrupt service handler when the RXNE flag
 * 			is raised.
 */
static void RXNE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
	//For 16 bit data transmission
	if(SPI_Handle->data_frame == Data_16_Bits)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	7c1b      	ldrb	r3, [r3, #16]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d117      	bne.n	8002338 <RXNE_Interrupt_Handler+0x40>
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d029      	beq.n	8002366 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*((uint16_t *)SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68d8      	ldr	r0, [r3, #12]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	1c59      	adds	r1, r3, #1
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	61d1      	str	r1, [r2, #28]
 8002322:	b282      	uxth	r2, r0
 8002324:	801a      	strh	r2, [r3, #0]
			SPI_Handle->rx_length--;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 3020 	ldrb.w	r3, [r3, #32]
 800232c:	3b01      	subs	r3, #1
 800232e:	b2da      	uxtb	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f883 2020 	strb.w	r2, [r3, #32]
 8002336:	e016      	b.n	8002366 <RXNE_Interrupt_Handler+0x6e>

	//For 8 bit data transmission
	else
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d011      	beq.n	8002366 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*(SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68d8      	ldr	r0, [r3, #12]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69db      	ldr	r3, [r3, #28]
 800234c:	1c59      	adds	r1, r3, #1
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	61d1      	str	r1, [r2, #28]
 8002352:	b2c2      	uxtb	r2, r0
 8002354:	701a      	strb	r2, [r3, #0]
			SPI_Handle->rx_length--;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800235c:	3b01      	subs	r3, #1
 800235e:	b2da      	uxtb	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f883 2020 	strb.w	r2, [r3, #32]
		}
	}


	if(SPI_Handle->rx_length == 0)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 3020 	ldrb.w	r3, [r3, #32]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d120      	bne.n	80023b2 <RXNE_Interrupt_Handler+0xba>
	{
		//Set the spi bus back to SPI_Ready
		SPI_Handle->bus_state = SPI_Ready;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	765a      	strb	r2, [r3, #25]

		//If SSM is disabled
		if(!SPI_Handle->ssm)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	7c5b      	ldrb	r3, [r3, #17]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d103      	bne.n	8002386 <RXNE_Interrupt_Handler+0x8e>
		{
			Disable_SPI_Reception(SPI_Handle);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff ff21 	bl	80021c6 <Disable_SPI_Reception>

			//Pull chip select high
			GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
		}
	}
}
 8002384:	e015      	b.n	80023b2 <RXNE_Interrupt_Handler+0xba>
			SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002394:	605a      	str	r2, [r3, #4]
			SPI_Handle->SPIx->CR2 &= ~CR2_RXNEIE_Enable;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023a4:	605a      	str	r2, [r3, #4]
			GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	2101      	movs	r1, #1
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fc37 	bl	8001c20 <GPIO_WritePin>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <SPI_MultiSlave_TransmitIT>:
 *
 * @note	This requires a GPIO slave device to be passed in, which is created form the GPIO driver included in this file.
 * 			This function will handle pulling the CS low, all that is needed, is to specifcy which slave to interact with.
 */
void SPI_MultiSlave_TransmitIT(SPI_Handle_t *SPI_Handle, GPIO_Config_t *Slave_Device, uint8_t *input_buffer, uint8_t num_of_bytes)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b084      	sub	sp, #16
 80023be:	af00      	add	r7, sp, #0
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	607a      	str	r2, [r7, #4]
 80023c6:	70fb      	strb	r3, [r7, #3]
	if(SPI_Handle->bus_state == SPI_Ready)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	7e5b      	ldrb	r3, [r3, #25]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d11a      	bne.n	8002406 <SPI_MultiSlave_TransmitIT+0x4c>
	{
		SPI_Handle->pTxBuffer = input_buffer;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	615a      	str	r2, [r3, #20]
		SPI_Handle->tx_length = num_of_bytes;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	761a      	strb	r2, [r3, #24]
		SPI_Handle->bus_state = SPI_Transmitting;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	765a      	strb	r2, [r3, #25]
		SPI_Handle->Slave = Slave_Device;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	625a      	str	r2, [r3, #36]	; 0x24

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f7ff fe89 	bl	8002100 <Enable_NVIC>

		//Pull Slave Device Low to begin data transmission
		GPIO_WritePin(Slave_Device, GPIO_Reset);
 80023ee:	2102      	movs	r1, #2
 80023f0:	68b8      	ldr	r0, [r7, #8]
 80023f2:	f7ff fc15 	bl	8001c20 <GPIO_WritePin>

		//Enable TXEIE and RXNEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002404:	605a      	str	r2, [r3, #4]
	}
}
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <SPI_MultiSlave_RecieveIT>:
 *
 * @note	This requires a GPIO slave device to be passed in, which is created form the GPIO driver included in this file.
 * 			This function will handle pulling the CS low, all that is needed, is to specifcy which slave to interact with.
 */
void SPI_MultiSlave_RecieveIT(SPI_Handle_t *SPI_Handle, GPIO_Config_t *Slave_Device, uint8_t *output_buffer, uint8_t num_of_bytes, uint8_t address)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b084      	sub	sp, #16
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	70fb      	strb	r3, [r7, #3]
	if(SPI_Handle->bus_state == SPI_Ready)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	7e5b      	ldrb	r3, [r3, #25]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d127      	bne.n	8002474 <SPI_MultiSlave_RecieveIT+0x66>
	{
		SPI_Handle->pRxBuffer = output_buffer;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	61da      	str	r2, [r3, #28]
		SPI_Handle->rx_length = num_of_bytes;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	78fa      	ldrb	r2, [r7, #3]
 800242e:	f883 2020 	strb.w	r2, [r3, #32]
		SPI_Handle->bus_state = SPI_Receiving;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2202      	movs	r2, #2
 8002436:	765a      	strb	r2, [r3, #25]
		SPI_Handle->reg_address = address;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	7e3a      	ldrb	r2, [r7, #24]
 800243c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		SPI_Handle->Slave = Slave_Device;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	625a      	str	r2, [r3, #36]	; 0x24

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7ff fe5a 	bl	8002100 <Enable_NVIC>

		//Pull Slave Device Low to begin data transmission
		GPIO_WritePin(Slave_Device, GPIO_Reset);
 800244c:	2102      	movs	r1, #2
 800244e:	68b8      	ldr	r0, [r7, #8]
 8002450:	f7ff fbe6 	bl	8001c20 <GPIO_WritePin>

		//Enable TXEIE and RXNEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_RXNEIE_Enable;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002462:	605a      	str	r2, [r3, #4]
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002472:	605a      	str	r2, [r3, #4]
	}
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <SPI_IRQ_Handler>:
 *
 * @note	This function is called whenever an interrupt occurs generated by the TXE or RXNE flag. It also
 * 			services both the TXE and RXNE interrupts.
 */
void SPI_IRQ_Handler(SPI_Handle_t *SPI_Handle)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
	uint32_t temp1, temp2;

	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_RXNEIE_Enable) >> 6);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	099b      	lsrs	r3, r3, #6
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	60fb      	str	r3, [r7, #12]
	temp2 = (SPI_Handle->SPIx->SR & SR_RXNE_Flag);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	60bb      	str	r3, [r7, #8]
	//If the RXNE flag is raised and the RXNEIE bit is set - call the RXNE interrupt support function
	if(temp1 && temp2)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d005      	beq.n	80024b0 <SPI_IRQ_Handler+0x34>
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <SPI_IRQ_Handler+0x34>
	{
		RXNE_Interrupt_Handler(SPI_Handle);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ff24 	bl	80022f8 <RXNE_Interrupt_Handler>
	}


	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_TXEIE_Enable) >> 7);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	09db      	lsrs	r3, r3, #7
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	60fb      	str	r3, [r7, #12]
	temp2 = ((SPI_Handle->SPIx->SR & SR_TXE_Flag) >> 1);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	085b      	lsrs	r3, r3, #1
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
	//If the TXE flag is raised and the TXEIE bit is set - call the TXE interrupt support function
	if(temp1 && temp2)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d005      	beq.n	80024de <SPI_IRQ_Handler+0x62>
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <SPI_IRQ_Handler+0x62>
	{
		TXE_Interrupt_Handler(SPI_Handle);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff fea7 	bl	800222c <TXE_Interrupt_Handler>
	}


}
 80024de:	bf00      	nop
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
	...

080024e8 <__NVIC_EnableIRQ>:
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	db0b      	blt.n	8002512 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	f003 021f 	and.w	r2, r3, #31
 8002500:	4907      	ldr	r1, [pc, #28]	; (8002520 <__NVIC_EnableIRQ+0x38>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2001      	movs	r0, #1
 800250a:	fa00 f202 	lsl.w	r2, r0, r2
 800250e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000e100 	.word	0xe000e100

08002524 <UART_Config>:
 *
 * @param	baudrate: Allows the user to input their desired baud-rate for the UART peripheral.
 *
 */
void UART_Config(UART_Config_t *UART_Config, USART_TypeDef *UARTx, uint16_t mode, uint32_t baudrate)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	4613      	mov	r3, r2
 8002532:	80fb      	strh	r3, [r7, #6]
	UART_Config->UARTx = UARTx;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	611a      	str	r2, [r3, #16]
	UART_Config->Mode = mode;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	88fa      	ldrh	r2, [r7, #6]
 800253e:	819a      	strh	r2, [r3, #12]
	UART_Config->BaudRate = baudrate;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	609a      	str	r2, [r3, #8]
	UART_Config->World_Length = UART_WORDLEN_8BITS;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	805a      	strh	r2, [r3, #2]
	UART_Config->Parity = UART_PARITY_DISABLED;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	80da      	strh	r2, [r3, #6]
	UART_Config->oversampling = UART_OVERSAMPLING_16;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	809a      	strh	r2, [r3, #4]
	UART_Config->Stop_Bits = UART_STOPBITS_1;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	801a      	strh	r2, [r3, #0]
}
 800255e:	bf00      	nop
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <Select_UART_Periph>:
 *
 * @param	alt_function: Defines the alternate function value to input into the Alternate function register.
 *
 */
void Select_UART_Periph(GPIO_TypeDef *GPIOx, uint8_t pin, AFR_Config_t alt_function)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b08c      	sub	sp, #48	; 0x30
 800256e:	af04      	add	r7, sp, #16
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	460b      	mov	r3, r1
 8002574:	70fb      	strb	r3, [r7, #3]
 8002576:	4613      	mov	r3, r2
 8002578:	70bb      	strb	r3, [r7, #2]
	GPIO_Config_t GPIOx_UARTx_Tx, GPIOx_UARTx_Rx;

	GPIO_Config(&GPIOx_UARTx_Tx, GPIOx, pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800257a:	78fa      	ldrb	r2, [r7, #3]
 800257c:	f107 0014 	add.w	r0, r7, #20
 8002580:	2300      	movs	r3, #0
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	2300      	movs	r3, #0
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	2300      	movs	r3, #0
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	2302      	movs	r3, #2
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	f7fe fe4b 	bl	800122a <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Tx, alt_function);
 8002594:	78ba      	ldrb	r2, [r7, #2]
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe ff2d 	bl	80013fc <GPIO_Init>

	GPIO_Config(&GPIOx_UARTx_Rx, GPIOx, (pin + 1), GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	3301      	adds	r3, #1
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	f107 0008 	add.w	r0, r7, #8
 80025ac:	2300      	movs	r3, #0
 80025ae:	9302      	str	r3, [sp, #8]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9301      	str	r3, [sp, #4]
 80025b4:	2300      	movs	r3, #0
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2302      	movs	r3, #2
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f7fe fe35 	bl	800122a <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Rx, alt_function);
 80025c0:	78ba      	ldrb	r2, [r7, #2]
 80025c2:	f107 0308 	add.w	r3, r7, #8
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe ff17 	bl	80013fc <GPIO_Init>
}
 80025ce:	bf00      	nop
 80025d0:	3720      	adds	r7, #32
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <Enable_UART_Periph>:
 * 			based on the peripheral selected by the user.
 *
 * @param	UARTx: Defines which UART peripheral the user chooses, this can be: USART1, USART2 or USART6.
 */
void Enable_UART_Periph(USART_TypeDef *UARTx)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	if(UARTx == USART2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a1c      	ldr	r2, [pc, #112]	; (8002654 <Enable_UART_Periph+0x7c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10f      	bne.n	8002608 <Enable_UART_Periph+0x30>
	{

		Select_UART_Periph(GPIOA, Pin2, AF7);
 80025e8:	2207      	movs	r2, #7
 80025ea:	2102      	movs	r1, #2
 80025ec:	481a      	ldr	r0, [pc, #104]	; (8002658 <Enable_UART_Periph+0x80>)
 80025ee:	f7ff ffbc 	bl	800256a <Select_UART_Periph>
		Select_UART_Periph(GPIOD, Pin5, AF7);
 80025f2:	2207      	movs	r2, #7
 80025f4:	2105      	movs	r1, #5
 80025f6:	4819      	ldr	r0, [pc, #100]	; (800265c <Enable_UART_Periph+0x84>)
 80025f8:	f7ff ffb7 	bl	800256a <Select_UART_Periph>

		RCC_APB1Cmd(USART2_Enable, ENABLE);
 80025fc:	2101      	movs	r1, #1
 80025fe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002602:	f7ff fb67 	bl	8001cd4 <RCC_APB1Cmd>
		Select_UART_Periph(GPIOC, Pin6, AF7);

		RCC_APB2Cmd(USART6_Enable, ENABLE);

	}
}
 8002606:	e020      	b.n	800264a <Enable_UART_Periph+0x72>
	else if(UARTx == USART1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a15      	ldr	r2, [pc, #84]	; (8002660 <Enable_UART_Periph+0x88>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d10e      	bne.n	800262e <Enable_UART_Periph+0x56>
		Select_UART_Periph(GPIOA, Pin9, AF7);
 8002610:	2207      	movs	r2, #7
 8002612:	2109      	movs	r1, #9
 8002614:	4810      	ldr	r0, [pc, #64]	; (8002658 <Enable_UART_Periph+0x80>)
 8002616:	f7ff ffa8 	bl	800256a <Select_UART_Periph>
		Select_UART_Periph(GPIOB, Pin6, AF7);
 800261a:	2207      	movs	r2, #7
 800261c:	2106      	movs	r1, #6
 800261e:	4811      	ldr	r0, [pc, #68]	; (8002664 <Enable_UART_Periph+0x8c>)
 8002620:	f7ff ffa3 	bl	800256a <Select_UART_Periph>
		RCC_APB2Cmd(USART1_Enable, ENABLE);
 8002624:	2101      	movs	r1, #1
 8002626:	2010      	movs	r0, #16
 8002628:	f7ff fb74 	bl	8001d14 <RCC_APB2Cmd>
}
 800262c:	e00d      	b.n	800264a <Enable_UART_Periph+0x72>
		Select_UART_Periph(GPIOA, Pin11, AF8);
 800262e:	2208      	movs	r2, #8
 8002630:	210b      	movs	r1, #11
 8002632:	4809      	ldr	r0, [pc, #36]	; (8002658 <Enable_UART_Periph+0x80>)
 8002634:	f7ff ff99 	bl	800256a <Select_UART_Periph>
		Select_UART_Periph(GPIOC, Pin6, AF7);
 8002638:	2207      	movs	r2, #7
 800263a:	2106      	movs	r1, #6
 800263c:	480a      	ldr	r0, [pc, #40]	; (8002668 <Enable_UART_Periph+0x90>)
 800263e:	f7ff ff94 	bl	800256a <Select_UART_Periph>
		RCC_APB2Cmd(USART6_Enable, ENABLE);
 8002642:	2101      	movs	r1, #1
 8002644:	2020      	movs	r0, #32
 8002646:	f7ff fb65 	bl	8001d14 <RCC_APB2Cmd>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40004400 	.word	0x40004400
 8002658:	40020000 	.word	0x40020000
 800265c:	40020c00 	.word	0x40020c00
 8002660:	40011000 	.word	0x40011000
 8002664:	40020400 	.word	0x40020400
 8002668:	40020800 	.word	0x40020800

0800266c <Set_BaudRate>:
 *@param	ClockSource: Defines the specific clock source for the MCU which includes SYSCLK,
 *			HCLK, PCLK1, PCLK2.
 *
 */
void Set_BaudRate(RCC_ClockFrequency_t *ClockSource, UART_Config_t *UART_Config)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
	RCC_GetClockFreq(ClockSource);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7ff fb6c 	bl	8001d54 <RCC_GetClockFreq>

	uint32_t periph_clk, over8, usartdiv, baudrate;
	uint32_t mantissa_value, fraction_value, tempvariable = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	623b      	str	r3, [r7, #32]

	over8 = (UART_Config->UARTx->CR1) & (UART_CR1_OVER8_Mask);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800268a:	61fb      	str	r3, [r7, #28]
	baudrate = UART_Config->BaudRate;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	61bb      	str	r3, [r7, #24]

	if(UART_Config->UARTx == USART2)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	4a32      	ldr	r2, [pc, #200]	; (8002760 <Set_BaudRate+0xf4>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d103      	bne.n	80026a4 <Set_BaudRate+0x38>
	{
		periph_clk = ClockSource->PCLCK1;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
 80026a2:	e002      	b.n	80026aa <Set_BaudRate+0x3e>
	}

	else
	{
		periph_clk = ClockSource->PCLCK2;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/*Over-sampling by 16*/
	if(over8 == 0)
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d125      	bne.n	80026fc <Set_BaudRate+0x90>
	{
		usartdiv = (periph_clk * 100)/(16 * baudrate);
 80026b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b2:	2264      	movs	r2, #100	; 0x64
 80026b4:	fb03 f202 	mul.w	r2, r3, r2
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	011b      	lsls	r3, r3, #4
 80026bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c0:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	4a27      	ldr	r2, [pc, #156]	; (8002764 <Set_BaudRate+0xf8>)
 80026c6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	613b      	str	r3, [r7, #16]
		tempvariable |= mantissa_value << 4;
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	6a3a      	ldr	r2, [r7, #32]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	623b      	str	r3, [r7, #32]

		fraction_value = (((usartdiv - (mantissa_value * 100)) * 16) + 50)/100;
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	2264      	movs	r2, #100	; 0x64
 80026dc:	fb02 f303 	mul.w	r3, r2, r3
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	3332      	adds	r3, #50	; 0x32
 80026e8:	4a1e      	ldr	r2, [pc, #120]	; (8002764 <Set_BaudRate+0xf8>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	095b      	lsrs	r3, r3, #5
 80026f0:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 80026f2:	6a3a      	ldr	r2, [r7, #32]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	623b      	str	r3, [r7, #32]
 80026fa:	e024      	b.n	8002746 <Set_BaudRate+0xda>
	}

	/*Over-sampling by 8*/
	else
	{
		usartdiv = ((periph_clk * 100)/(8 * baudrate));
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fe:	2264      	movs	r2, #100	; 0x64
 8002700:	fb03 f202 	mul.w	r2, r3, r2
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	4a14      	ldr	r2, [pc, #80]	; (8002764 <Set_BaudRate+0xf8>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	613b      	str	r3, [r7, #16]
		tempvariable |= (mantissa_value << 4);
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	011b      	lsls	r3, r3, #4
 800271e:	6a3a      	ldr	r2, [r7, #32]
 8002720:	4313      	orrs	r3, r2
 8002722:	623b      	str	r3, [r7, #32]
		fraction_value = (((usartdiv - (mantissa_value * 100)) * 8) + 50)/100;
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	2264      	movs	r2, #100	; 0x64
 8002728:	fb02 f303 	mul.w	r3, r2, r3
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	3332      	adds	r3, #50	; 0x32
 8002734:	4a0b      	ldr	r2, [pc, #44]	; (8002764 <Set_BaudRate+0xf8>)
 8002736:	fba2 2303 	umull	r2, r3, r2, r3
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 800273e:	6a3a      	ldr	r2, [r7, #32]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	623b      	str	r3, [r7, #32]
	}

	UART_Config->UARTx->BRR |= tempvariable;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	6899      	ldr	r1, [r3, #8]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	6a3a      	ldr	r2, [r7, #32]
 8002752:	430a      	orrs	r2, r1
 8002754:	609a      	str	r2, [r3, #8]
}
 8002756:	bf00      	nop
 8002758:	3728      	adds	r7, #40	; 0x28
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40004400 	.word	0x40004400
 8002764:	51eb851f 	.word	0x51eb851f

08002768 <UART_Init>:
 *
 * @param	UART_Config_t: This points to the UART_Config_t data structure that holds all of the information for the
 * 			specific UART peripheral.
 */
void UART_Init(UART_Config_t *UART_Config)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	RCC_ClockFrequency_t Clock_Source;

	Enable_UART_Periph(UART_Config->UARTx);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff2f 	bl	80025d8 <Enable_UART_Periph>

	/**Configuring UART**/

	/*Select the Word-Length (8 bits/9 bits)*/
	UART_Config->UARTx->CR1 &= ~UART_WORDLEN_9BITS;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002788:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->World_Length;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	885b      	ldrh	r3, [r3, #2]
 8002794:	4619      	mov	r1, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	430a      	orrs	r2, r1
 800279c:	60da      	str	r2, [r3, #12]

	/*Select over-sampling (8 or 16)*/
	UART_Config->UARTx->CR1 &= ~UART_OVERSAMPLING_8;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027ac:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->oversampling;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	889b      	ldrh	r3, [r3, #4]
 80027b8:	4619      	mov	r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	430a      	orrs	r2, r1
 80027c0:	60da      	str	r2, [r3, #12]

	/*Select transmission direction (Tx, Rx or Tx & Rx)*/
	UART_Config->UARTx->CR1 &= ~UART_MODE_TXRX;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	f022 020c 	bic.w	r2, r2, #12
 80027d0:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Mode;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	68da      	ldr	r2, [r3, #12]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	899b      	ldrh	r3, [r3, #12]
 80027dc:	4619      	mov	r1, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	60da      	str	r2, [r3, #12]

	/*Select parity (odd or even)*/
	UART_Config->UARTx->CR1 &= ~UART_PARITY_ODD;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	68da      	ldr	r2, [r3, #12]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80027f4:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Parity;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	68da      	ldr	r2, [r3, #12]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	88db      	ldrh	r3, [r3, #6]
 8002800:	4619      	mov	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	430a      	orrs	r2, r1
 8002808:	60da      	str	r2, [r3, #12]

	/*Select number of stop bits (0.5, 1, 1.5, 2)*/
	UART_Config->UARTx->CR2 &= ~UART_STOPBITS_1_5;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002818:	611a      	str	r2, [r3, #16]
	UART_Config->UARTx->CR2 |= UART_Config->Stop_Bits;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	4619      	mov	r1, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	430a      	orrs	r2, r1
 800282c:	611a      	str	r2, [r3, #16]

	/*Calculate and set baud-rate*/
	Set_BaudRate(&Clock_Source, UART_Config);
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	6879      	ldr	r1, [r7, #4]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff19 	bl	800266c <Set_BaudRate>

	/*Enable UART*/
	UART_Config->UARTx->CR1 |= UART_CR1_Enable;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002848:	60da      	str	r2, [r3, #12]

}
 800284a:	bf00      	nop
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <WriteByte>:
 * 			specific UART peripheral.
 *
 * @param	data: This specifies the data the user wishes to transmit.
 */
void WriteByte(UART_Config_t *UART_Config, uint16_t data)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
 800285a:	460b      	mov	r3, r1
 800285c:	807b      	strh	r3, [r7, #2]
	while(!(UART_Config->UARTx->SR) && (UART_SR_TXE_Mask)){}
 800285e:	bf00      	nop
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0fa      	beq.n	8002860 <WriteByte+0xe>

	//Word length is 9 bits
	if(UART_Config->UARTx->CR1 & UART_WORDLEN_9BITS)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d01a      	beq.n	80028ae <WriteByte+0x5c>
	{
		//If parity is enabled 8 bits of data are sent with the 9th bit being the parity bit
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002882:	2b00      	cmp	r3, #0
 8002884:	d106      	bne.n	8002894 <WriteByte+0x42>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002890:	2b00      	cmp	r3, #0
 8002892:	d005      	beq.n	80028a0 <WriteByte+0x4e>
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
 8002894:	887b      	ldrh	r3, [r7, #2]
 8002896:	b2da      	uxtb	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	e021      	b.n	80028e4 <WriteByte+0x92>
		}

		//If parity is disabled then all 9 bits of data will be read as information
		else
		{
			UART_Config->UARTx->DR = (data & 0x1FF);
 80028a0:	887a      	ldrh	r2, [r7, #2]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028aa:	605a      	str	r2, [r3, #4]
		else
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
		}
	}
}
 80028ac:	e01a      	b.n	80028e4 <WriteByte+0x92>
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d106      	bne.n	80028ca <WriteByte+0x78>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <WriteByte+0x86>
			UART_Config->UARTx->DR = (data & 0x7F);
 80028ca:	887a      	ldrh	r2, [r7, #2]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	e005      	b.n	80028e4 <WriteByte+0x92>
			UART_Config->UARTx->DR = ((uint8_t)data);
 80028d8:	887b      	ldrh	r3, [r7, #2]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	605a      	str	r2, [r3, #4]
}
 80028e2:	e7ff      	b.n	80028e4 <WriteByte+0x92>
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <ReadByte>:
 * 			specific UART peripheral.
 *
 * @retval	The function returns the value of the data register which is an 8 bit (1 byte) value.
 */
uint8_t ReadByte(UART_Config_t *UART_Config)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
	while(!((UART_Config->UARTx->SR) & (UART_SR_RXNE_Mask))){}
 80028f8:	bf00      	nop
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0f8      	beq.n	80028fa <ReadByte+0xa>

	return UART_Config->UARTx->DR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	b2db      	uxtb	r3, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <UART_Interrupt_Init>:
 * 			 	1)UART_RXNEIE_Enable
 * 				2)UART_TXEIE_Enable
 * 				3)UART_TCIE_Enable
 */
void UART_Interrupt_Init(UART_Config_t *UART_Config, uint8_t interrupt_line)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	70fb      	strb	r3, [r7, #3]
	UART_Config->UARTx->CR1 |= interrupt_line;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	68d9      	ldr	r1, [r3, #12]
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	430a      	orrs	r2, r1
 8002936:	60da      	str	r2, [r3, #12]

	if(UART_Config->UARTx == USART2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	4a0d      	ldr	r2, [pc, #52]	; (8002974 <UART_Interrupt_Init+0x58>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d103      	bne.n	800294a <UART_Interrupt_Init+0x2e>
	{
		NVIC_EnableIRQ(USART2_IRQn);
 8002942:	2026      	movs	r0, #38	; 0x26
 8002944:	f7ff fdd0 	bl	80024e8 <__NVIC_EnableIRQ>

	else if(UART_Config->UARTx == USART6)
	{
		NVIC_EnableIRQ(USART6_IRQn);
	}
}
 8002948:	e010      	b.n	800296c <UART_Interrupt_Init+0x50>
	else if(UART_Config->UARTx == USART1)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <UART_Interrupt_Init+0x5c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d103      	bne.n	800295c <UART_Interrupt_Init+0x40>
		NVIC_EnableIRQ(USART1_IRQn);
 8002954:	2025      	movs	r0, #37	; 0x25
 8002956:	f7ff fdc7 	bl	80024e8 <__NVIC_EnableIRQ>
}
 800295a:	e007      	b.n	800296c <UART_Interrupt_Init+0x50>
	else if(UART_Config->UARTx == USART6)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	4a06      	ldr	r2, [pc, #24]	; (800297c <UART_Interrupt_Init+0x60>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d102      	bne.n	800296c <UART_Interrupt_Init+0x50>
		NVIC_EnableIRQ(USART6_IRQn);
 8002966:	2047      	movs	r0, #71	; 0x47
 8002968:	f7ff fdbe 	bl	80024e8 <__NVIC_EnableIRQ>
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40004400 	.word	0x40004400
 8002978:	40011000 	.word	0x40011000
 800297c:	40011400 	.word	0x40011400

08002980 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002984:	4b05      	ldr	r3, [pc, #20]	; (800299c <SysTick_Handler+0x1c>)
 8002986:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002988:	f001 fdb2 	bl	80044f0 <xTaskGetSchedulerState>
 800298c:	4603      	mov	r3, r0
 800298e:	2b01      	cmp	r3, #1
 8002990:	d001      	beq.n	8002996 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002992:	f002 fc99 	bl	80052c8 <xPortSysTickHandler>
  }
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	e000e010 	.word	0xe000e010

080029a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4a07      	ldr	r2, [pc, #28]	; (80029cc <vApplicationGetIdleTaskMemory+0x2c>)
 80029b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	4a06      	ldr	r2, [pc, #24]	; (80029d0 <vApplicationGetIdleTaskMemory+0x30>)
 80029b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2280      	movs	r2, #128	; 0x80
 80029bc:	601a      	str	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	200002c8 	.word	0x200002c8
 80029d0:	20000324 	.word	0x20000324

080029d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4a07      	ldr	r2, [pc, #28]	; (8002a00 <vApplicationGetTimerTaskMemory+0x2c>)
 80029e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	4a06      	ldr	r2, [pc, #24]	; (8002a04 <vApplicationGetTimerTaskMemory+0x30>)
 80029ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	20000524 	.word	0x20000524
 8002a04:	20000580 	.word	0x20000580

08002a08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f103 0208 	add.w	r2, r3, #8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f103 0208 	add.w	r2, r3, #8
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f103 0208 	add.w	r2, r3, #8
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a62:	b480      	push	{r7}
 8002a64:	b085      	sub	sp, #20
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	601a      	str	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b085      	sub	sp, #20
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac0:	d103      	bne.n	8002aca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	e00c      	b.n	8002ae4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3308      	adds	r3, #8
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	e002      	b.n	8002ad8 <vListInsert+0x2e>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d2f6      	bcs.n	8002ad2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	601a      	str	r2, [r3, #0]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	6892      	ldr	r2, [r2, #8]
 8002b32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6852      	ldr	r2, [r2, #4]
 8002b3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d103      	bne.n	8002b50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	1e5a      	subs	r2, r3, #1
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10a      	bne.n	8002b9a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b88:	f383 8811 	msr	BASEPRI, r3
 8002b8c:	f3bf 8f6f 	isb	sy
 8002b90:	f3bf 8f4f 	dsb	sy
 8002b94:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b96:	bf00      	nop
 8002b98:	e7fe      	b.n	8002b98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b9a:	f002 fb03 	bl	80051a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba6:	68f9      	ldr	r1, [r7, #12]
 8002ba8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002baa:	fb01 f303 	mul.w	r3, r1, r3
 8002bae:	441a      	add	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	68f9      	ldr	r1, [r7, #12]
 8002bce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	441a      	add	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	22ff      	movs	r2, #255	; 0xff
 8002bde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	22ff      	movs	r2, #255	; 0xff
 8002be6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d114      	bne.n	8002c1a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01a      	beq.n	8002c2e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	3310      	adds	r3, #16
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f001 fab9 	bl	8004174 <xTaskRemoveFromEventList>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d012      	beq.n	8002c2e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c08:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <xQueueGenericReset+0xcc>)
 8002c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	f3bf 8f4f 	dsb	sy
 8002c14:	f3bf 8f6f 	isb	sy
 8002c18:	e009      	b.n	8002c2e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	3310      	adds	r3, #16
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff fef2 	bl	8002a08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	3324      	adds	r3, #36	; 0x24
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff feed 	bl	8002a08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c2e:	f002 fae9 	bl	8005204 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c32:	2301      	movs	r3, #1
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	e000ed04 	.word	0xe000ed04

08002c40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08e      	sub	sp, #56	; 0x38
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
 8002c4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10a      	bne.n	8002c6a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c58:	f383 8811 	msr	BASEPRI, r3
 8002c5c:	f3bf 8f6f 	isb	sy
 8002c60:	f3bf 8f4f 	dsb	sy
 8002c64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c66:	bf00      	nop
 8002c68:	e7fe      	b.n	8002c68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c74:	f383 8811 	msr	BASEPRI, r3
 8002c78:	f3bf 8f6f 	isb	sy
 8002c7c:	f3bf 8f4f 	dsb	sy
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c82:	bf00      	nop
 8002c84:	e7fe      	b.n	8002c84 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <xQueueGenericCreateStatic+0x52>
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <xQueueGenericCreateStatic+0x56>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <xQueueGenericCreateStatic+0x58>
 8002c96:	2300      	movs	r3, #0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10a      	bne.n	8002cb2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca0:	f383 8811 	msr	BASEPRI, r3
 8002ca4:	f3bf 8f6f 	isb	sy
 8002ca8:	f3bf 8f4f 	dsb	sy
 8002cac:	623b      	str	r3, [r7, #32]
}
 8002cae:	bf00      	nop
 8002cb0:	e7fe      	b.n	8002cb0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <xQueueGenericCreateStatic+0x7e>
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <xQueueGenericCreateStatic+0x82>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <xQueueGenericCreateStatic+0x84>
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10a      	bne.n	8002cde <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	61fb      	str	r3, [r7, #28]
}
 8002cda:	bf00      	nop
 8002cdc:	e7fe      	b.n	8002cdc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002cde:	2350      	movs	r3, #80	; 0x50
 8002ce0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2b50      	cmp	r3, #80	; 0x50
 8002ce6:	d00a      	beq.n	8002cfe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cec:	f383 8811 	msr	BASEPRI, r3
 8002cf0:	f3bf 8f6f 	isb	sy
 8002cf4:	f3bf 8f4f 	dsb	sy
 8002cf8:	61bb      	str	r3, [r7, #24]
}
 8002cfa:	bf00      	nop
 8002cfc:	e7fe      	b.n	8002cfc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002cfe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00d      	beq.n	8002d26 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d12:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	68b9      	ldr	r1, [r7, #8]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 f83f 	bl	8002da4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3730      	adds	r7, #48	; 0x30
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	; 0x28
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10a      	bne.n	8002d5a <xQueueGenericCreate+0x2a>
	__asm volatile
 8002d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d48:	f383 8811 	msr	BASEPRI, r3
 8002d4c:	f3bf 8f6f 	isb	sy
 8002d50:	f3bf 8f4f 	dsb	sy
 8002d54:	613b      	str	r3, [r7, #16]
}
 8002d56:	bf00      	nop
 8002d58:	e7fe      	b.n	8002d58 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	3350      	adds	r3, #80	; 0x50
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f002 fb3d 	bl	80053e8 <pvPortMalloc>
 8002d6e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d011      	beq.n	8002d9a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	3350      	adds	r3, #80	; 0x50
 8002d7e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d88:	79fa      	ldrb	r2, [r7, #7]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f805 	bl	8002da4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d9a:	69bb      	ldr	r3, [r7, #24]
	}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3720      	adds	r7, #32
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
 8002db0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d103      	bne.n	8002dc0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	e002      	b.n	8002dc6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	69b8      	ldr	r0, [r7, #24]
 8002dd6:	f7ff fecb 	bl	8002b70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002de2:	bf00      	nop
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08e      	sub	sp, #56	; 0x38
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10a      	bne.n	8002e1e <xQueueGenericSend+0x32>
	__asm volatile
 8002e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0c:	f383 8811 	msr	BASEPRI, r3
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e1a:	bf00      	nop
 8002e1c:	e7fe      	b.n	8002e1c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d103      	bne.n	8002e2c <xQueueGenericSend+0x40>
 8002e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <xQueueGenericSend+0x44>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <xQueueGenericSend+0x46>
 8002e30:	2300      	movs	r3, #0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10a      	bne.n	8002e4c <xQueueGenericSend+0x60>
	__asm volatile
 8002e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3a:	f383 8811 	msr	BASEPRI, r3
 8002e3e:	f3bf 8f6f 	isb	sy
 8002e42:	f3bf 8f4f 	dsb	sy
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e48:	bf00      	nop
 8002e4a:	e7fe      	b.n	8002e4a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d103      	bne.n	8002e5a <xQueueGenericSend+0x6e>
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <xQueueGenericSend+0x72>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <xQueueGenericSend+0x74>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10a      	bne.n	8002e7a <xQueueGenericSend+0x8e>
	__asm volatile
 8002e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e68:	f383 8811 	msr	BASEPRI, r3
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f3bf 8f4f 	dsb	sy
 8002e74:	623b      	str	r3, [r7, #32]
}
 8002e76:	bf00      	nop
 8002e78:	e7fe      	b.n	8002e78 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e7a:	f001 fb39 	bl	80044f0 <xTaskGetSchedulerState>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d102      	bne.n	8002e8a <xQueueGenericSend+0x9e>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <xQueueGenericSend+0xa2>
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e000      	b.n	8002e90 <xQueueGenericSend+0xa4>
 8002e8e:	2300      	movs	r3, #0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10a      	bne.n	8002eaa <xQueueGenericSend+0xbe>
	__asm volatile
 8002e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e98:	f383 8811 	msr	BASEPRI, r3
 8002e9c:	f3bf 8f6f 	isb	sy
 8002ea0:	f3bf 8f4f 	dsb	sy
 8002ea4:	61fb      	str	r3, [r7, #28]
}
 8002ea6:	bf00      	nop
 8002ea8:	e7fe      	b.n	8002ea8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002eaa:	f002 f97b 	bl	80051a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d302      	bcc.n	8002ec0 <xQueueGenericSend+0xd4>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d129      	bne.n	8002f14 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	68b9      	ldr	r1, [r7, #8]
 8002ec4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ec6:	f000 fbbb 	bl	8003640 <prvCopyDataToQueue>
 8002eca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d010      	beq.n	8002ef6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	3324      	adds	r3, #36	; 0x24
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f001 f94b 	bl	8004174 <xTaskRemoveFromEventList>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d013      	beq.n	8002f0c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ee4:	4b3f      	ldr	r3, [pc, #252]	; (8002fe4 <xQueueGenericSend+0x1f8>)
 8002ee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	f3bf 8f4f 	dsb	sy
 8002ef0:	f3bf 8f6f 	isb	sy
 8002ef4:	e00a      	b.n	8002f0c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002efc:	4b39      	ldr	r3, [pc, #228]	; (8002fe4 <xQueueGenericSend+0x1f8>)
 8002efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f0c:	f002 f97a 	bl	8005204 <vPortExitCritical>
				return pdPASS;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e063      	b.n	8002fdc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d103      	bne.n	8002f22 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f1a:	f002 f973 	bl	8005204 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	e05c      	b.n	8002fdc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d106      	bne.n	8002f36 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f28:	f107 0314 	add.w	r3, r7, #20
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f001 f985 	bl	800423c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f32:	2301      	movs	r3, #1
 8002f34:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f36:	f002 f965 	bl	8005204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f3a:	f000 fef7 	bl	8003d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f3e:	f002 f931 	bl	80051a4 <vPortEnterCritical>
 8002f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f48:	b25b      	sxtb	r3, r3
 8002f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4e:	d103      	bne.n	8002f58 <xQueueGenericSend+0x16c>
 8002f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f5e:	b25b      	sxtb	r3, r3
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d103      	bne.n	8002f6e <xQueueGenericSend+0x182>
 8002f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f6e:	f002 f949 	bl	8005204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f72:	1d3a      	adds	r2, r7, #4
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	4611      	mov	r1, r2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f001 f974 	bl	8004268 <xTaskCheckForTimeOut>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d124      	bne.n	8002fd0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f88:	f000 fc52 	bl	8003830 <prvIsQueueFull>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d018      	beq.n	8002fc4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f94:	3310      	adds	r3, #16
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	4611      	mov	r1, r2
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f001 f89a 	bl	80040d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002fa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fa2:	f000 fbdd 	bl	8003760 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002fa6:	f000 fecf 	bl	8003d48 <xTaskResumeAll>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f47f af7c 	bne.w	8002eaa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002fb2:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <xQueueGenericSend+0x1f8>)
 8002fb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	f3bf 8f4f 	dsb	sy
 8002fbe:	f3bf 8f6f 	isb	sy
 8002fc2:	e772      	b.n	8002eaa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002fc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fc6:	f000 fbcb 	bl	8003760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fca:	f000 febd 	bl	8003d48 <xTaskResumeAll>
 8002fce:	e76c      	b.n	8002eaa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002fd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fd2:	f000 fbc5 	bl	8003760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fd6:	f000 feb7 	bl	8003d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002fda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3738      	adds	r7, #56	; 0x38
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	e000ed04 	.word	0xe000ed04

08002fe8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b090      	sub	sp, #64	; 0x40
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003004:	f383 8811 	msr	BASEPRI, r3
 8003008:	f3bf 8f6f 	isb	sy
 800300c:	f3bf 8f4f 	dsb	sy
 8003010:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003012:	bf00      	nop
 8003014:	e7fe      	b.n	8003014 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d103      	bne.n	8003024 <xQueueGenericSendFromISR+0x3c>
 800301c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <xQueueGenericSendFromISR+0x40>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <xQueueGenericSendFromISR+0x42>
 8003028:	2300      	movs	r3, #0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10a      	bne.n	8003044 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003040:	bf00      	nop
 8003042:	e7fe      	b.n	8003042 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d103      	bne.n	8003052 <xQueueGenericSendFromISR+0x6a>
 800304a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304e:	2b01      	cmp	r3, #1
 8003050:	d101      	bne.n	8003056 <xQueueGenericSendFromISR+0x6e>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <xQueueGenericSendFromISR+0x70>
 8003056:	2300      	movs	r3, #0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d10a      	bne.n	8003072 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800305c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003060:	f383 8811 	msr	BASEPRI, r3
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	623b      	str	r3, [r7, #32]
}
 800306e:	bf00      	nop
 8003070:	e7fe      	b.n	8003070 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003072:	f002 f979 	bl	8005368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003076:	f3ef 8211 	mrs	r2, BASEPRI
 800307a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307e:	f383 8811 	msr	BASEPRI, r3
 8003082:	f3bf 8f6f 	isb	sy
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	61fa      	str	r2, [r7, #28]
 800308c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800308e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003090:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003094:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309a:	429a      	cmp	r2, r3
 800309c:	d302      	bcc.n	80030a4 <xQueueGenericSendFromISR+0xbc>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d12f      	bne.n	8003104 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80030ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	68b9      	ldr	r1, [r7, #8]
 80030b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80030ba:	f000 fac1 	bl	8003640 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80030be:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80030c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c6:	d112      	bne.n	80030ee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d016      	beq.n	80030fe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d2:	3324      	adds	r3, #36	; 0x24
 80030d4:	4618      	mov	r0, r3
 80030d6:	f001 f84d 	bl	8004174 <xTaskRemoveFromEventList>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00e      	beq.n	80030fe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	e007      	b.n	80030fe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80030ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030f2:	3301      	adds	r3, #1
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	b25a      	sxtb	r2, r3
 80030f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80030fe:	2301      	movs	r3, #1
 8003100:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003102:	e001      	b.n	8003108 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003104:	2300      	movs	r3, #0
 8003106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800310a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003112:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003116:	4618      	mov	r0, r3
 8003118:	3740      	adds	r7, #64	; 0x40
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b08e      	sub	sp, #56	; 0x38
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
 8003126:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800312c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10a      	bne.n	8003148 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003136:	f383 8811 	msr	BASEPRI, r3
 800313a:	f3bf 8f6f 	isb	sy
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	623b      	str	r3, [r7, #32]
}
 8003144:	bf00      	nop
 8003146:	e7fe      	b.n	8003146 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <xQueueGiveFromISR+0x48>
	__asm volatile
 8003150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003154:	f383 8811 	msr	BASEPRI, r3
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	61fb      	str	r3, [r7, #28]
}
 8003162:	bf00      	nop
 8003164:	e7fe      	b.n	8003164 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d103      	bne.n	8003176 <xQueueGiveFromISR+0x58>
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <xQueueGiveFromISR+0x5c>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <xQueueGiveFromISR+0x5e>
 800317a:	2300      	movs	r3, #0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <xQueueGiveFromISR+0x78>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	61bb      	str	r3, [r7, #24]
}
 8003192:	bf00      	nop
 8003194:	e7fe      	b.n	8003194 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003196:	f002 f8e7 	bl	8005368 <vPortValidateInterruptPriority>
	__asm volatile
 800319a:	f3ef 8211 	mrs	r2, BASEPRI
 800319e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	617a      	str	r2, [r7, #20]
 80031b0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80031b2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80031bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d22b      	bcs.n	800321e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	1c5a      	adds	r2, r3, #1
 80031d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80031dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e0:	d112      	bne.n	8003208 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d016      	beq.n	8003218 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ec:	3324      	adds	r3, #36	; 0x24
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 ffc0 	bl	8004174 <xTaskRemoveFromEventList>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00e      	beq.n	8003218 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00b      	beq.n	8003218 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	2201      	movs	r2, #1
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e007      	b.n	8003218 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800320c:	3301      	adds	r3, #1
 800320e:	b2db      	uxtb	r3, r3
 8003210:	b25a      	sxtb	r2, r3
 8003212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003218:	2301      	movs	r3, #1
 800321a:	637b      	str	r3, [r7, #52]	; 0x34
 800321c:	e001      	b.n	8003222 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800321e:	2300      	movs	r3, #0
 8003220:	637b      	str	r3, [r7, #52]	; 0x34
 8003222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003224:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f383 8811 	msr	BASEPRI, r3
}
 800322c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800322e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003230:	4618      	mov	r0, r3
 8003232:	3738      	adds	r7, #56	; 0x38
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08c      	sub	sp, #48	; 0x30
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003244:	2300      	movs	r3, #0
 8003246:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10a      	bne.n	8003268 <xQueueReceive+0x30>
	__asm volatile
 8003252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003256:	f383 8811 	msr	BASEPRI, r3
 800325a:	f3bf 8f6f 	isb	sy
 800325e:	f3bf 8f4f 	dsb	sy
 8003262:	623b      	str	r3, [r7, #32]
}
 8003264:	bf00      	nop
 8003266:	e7fe      	b.n	8003266 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d103      	bne.n	8003276 <xQueueReceive+0x3e>
 800326e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <xQueueReceive+0x42>
 8003276:	2301      	movs	r3, #1
 8003278:	e000      	b.n	800327c <xQueueReceive+0x44>
 800327a:	2300      	movs	r3, #0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10a      	bne.n	8003296 <xQueueReceive+0x5e>
	__asm volatile
 8003280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003284:	f383 8811 	msr	BASEPRI, r3
 8003288:	f3bf 8f6f 	isb	sy
 800328c:	f3bf 8f4f 	dsb	sy
 8003290:	61fb      	str	r3, [r7, #28]
}
 8003292:	bf00      	nop
 8003294:	e7fe      	b.n	8003294 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003296:	f001 f92b 	bl	80044f0 <xTaskGetSchedulerState>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d102      	bne.n	80032a6 <xQueueReceive+0x6e>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <xQueueReceive+0x72>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <xQueueReceive+0x74>
 80032aa:	2300      	movs	r3, #0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10a      	bne.n	80032c6 <xQueueReceive+0x8e>
	__asm volatile
 80032b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b4:	f383 8811 	msr	BASEPRI, r3
 80032b8:	f3bf 8f6f 	isb	sy
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	61bb      	str	r3, [r7, #24]
}
 80032c2:	bf00      	nop
 80032c4:	e7fe      	b.n	80032c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032c6:	f001 ff6d 	bl	80051a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01f      	beq.n	8003316 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032da:	f000 fa1b 	bl	8003714 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	1e5a      	subs	r2, r3, #1
 80032e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00f      	beq.n	800330e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f0:	3310      	adds	r3, #16
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 ff3e 	bl	8004174 <xTaskRemoveFromEventList>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d007      	beq.n	800330e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80032fe:	4b3d      	ldr	r3, [pc, #244]	; (80033f4 <xQueueReceive+0x1bc>)
 8003300:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	f3bf 8f4f 	dsb	sy
 800330a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800330e:	f001 ff79 	bl	8005204 <vPortExitCritical>
				return pdPASS;
 8003312:	2301      	movs	r3, #1
 8003314:	e069      	b.n	80033ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d103      	bne.n	8003324 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800331c:	f001 ff72 	bl	8005204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003320:	2300      	movs	r3, #0
 8003322:	e062      	b.n	80033ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800332a:	f107 0310 	add.w	r3, r7, #16
 800332e:	4618      	mov	r0, r3
 8003330:	f000 ff84 	bl	800423c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003334:	2301      	movs	r3, #1
 8003336:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003338:	f001 ff64 	bl	8005204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800333c:	f000 fcf6 	bl	8003d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003340:	f001 ff30 	bl	80051a4 <vPortEnterCritical>
 8003344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003346:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800334a:	b25b      	sxtb	r3, r3
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003350:	d103      	bne.n	800335a <xQueueReceive+0x122>
 8003352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800335a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003360:	b25b      	sxtb	r3, r3
 8003362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003366:	d103      	bne.n	8003370 <xQueueReceive+0x138>
 8003368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003370:	f001 ff48 	bl	8005204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003374:	1d3a      	adds	r2, r7, #4
 8003376:	f107 0310 	add.w	r3, r7, #16
 800337a:	4611      	mov	r1, r2
 800337c:	4618      	mov	r0, r3
 800337e:	f000 ff73 	bl	8004268 <xTaskCheckForTimeOut>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d123      	bne.n	80033d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800338a:	f000 fa3b 	bl	8003804 <prvIsQueueEmpty>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d017      	beq.n	80033c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003396:	3324      	adds	r3, #36	; 0x24
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4611      	mov	r1, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f000 fe99 	bl	80040d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033a4:	f000 f9dc 	bl	8003760 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033a8:	f000 fcce 	bl	8003d48 <xTaskResumeAll>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d189      	bne.n	80032c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80033b2:	4b10      	ldr	r3, [pc, #64]	; (80033f4 <xQueueReceive+0x1bc>)
 80033b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	f3bf 8f6f 	isb	sy
 80033c2:	e780      	b.n	80032c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033c6:	f000 f9cb 	bl	8003760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033ca:	f000 fcbd 	bl	8003d48 <xTaskResumeAll>
 80033ce:	e77a      	b.n	80032c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033d2:	f000 f9c5 	bl	8003760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033d6:	f000 fcb7 	bl	8003d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033dc:	f000 fa12 	bl	8003804 <prvIsQueueEmpty>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f43f af6f 	beq.w	80032c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80033e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3730      	adds	r7, #48	; 0x30
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	e000ed04 	.word	0xe000ed04

080033f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08e      	sub	sp, #56	; 0x38
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003402:	2300      	movs	r3, #0
 8003404:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800340a:	2300      	movs	r3, #0
 800340c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800340e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10a      	bne.n	800342a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003418:	f383 8811 	msr	BASEPRI, r3
 800341c:	f3bf 8f6f 	isb	sy
 8003420:	f3bf 8f4f 	dsb	sy
 8003424:	623b      	str	r3, [r7, #32]
}
 8003426:	bf00      	nop
 8003428:	e7fe      	b.n	8003428 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800342a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00a      	beq.n	8003448 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003436:	f383 8811 	msr	BASEPRI, r3
 800343a:	f3bf 8f6f 	isb	sy
 800343e:	f3bf 8f4f 	dsb	sy
 8003442:	61fb      	str	r3, [r7, #28]
}
 8003444:	bf00      	nop
 8003446:	e7fe      	b.n	8003446 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003448:	f001 f852 	bl	80044f0 <xTaskGetSchedulerState>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d102      	bne.n	8003458 <xQueueSemaphoreTake+0x60>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <xQueueSemaphoreTake+0x64>
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <xQueueSemaphoreTake+0x66>
 800345c:	2300      	movs	r3, #0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003466:	f383 8811 	msr	BASEPRI, r3
 800346a:	f3bf 8f6f 	isb	sy
 800346e:	f3bf 8f4f 	dsb	sy
 8003472:	61bb      	str	r3, [r7, #24]
}
 8003474:	bf00      	nop
 8003476:	e7fe      	b.n	8003476 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003478:	f001 fe94 	bl	80051a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800347c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003480:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003484:	2b00      	cmp	r3, #0
 8003486:	d024      	beq.n	80034d2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348a:	1e5a      	subs	r2, r3, #1
 800348c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d104      	bne.n	80034a2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003498:	f001 f9a0 	bl	80047dc <pvTaskIncrementMutexHeldCount>
 800349c:	4602      	mov	r2, r0
 800349e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00f      	beq.n	80034ca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ac:	3310      	adds	r3, #16
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fe60 	bl	8004174 <xTaskRemoveFromEventList>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80034ba:	4b54      	ldr	r3, [pc, #336]	; (800360c <xQueueSemaphoreTake+0x214>)
 80034bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	f3bf 8f4f 	dsb	sy
 80034c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80034ca:	f001 fe9b 	bl	8005204 <vPortExitCritical>
				return pdPASS;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e097      	b.n	8003602 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d111      	bne.n	80034fc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80034d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80034de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e2:	f383 8811 	msr	BASEPRI, r3
 80034e6:	f3bf 8f6f 	isb	sy
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	617b      	str	r3, [r7, #20]
}
 80034f0:	bf00      	nop
 80034f2:	e7fe      	b.n	80034f2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80034f4:	f001 fe86 	bl	8005204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80034f8:	2300      	movs	r3, #0
 80034fa:	e082      	b.n	8003602 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003502:	f107 030c 	add.w	r3, r7, #12
 8003506:	4618      	mov	r0, r3
 8003508:	f000 fe98 	bl	800423c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800350c:	2301      	movs	r3, #1
 800350e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003510:	f001 fe78 	bl	8005204 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003514:	f000 fc0a 	bl	8003d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003518:	f001 fe44 	bl	80051a4 <vPortEnterCritical>
 800351c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003522:	b25b      	sxtb	r3, r3
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003528:	d103      	bne.n	8003532 <xQueueSemaphoreTake+0x13a>
 800352a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003534:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003538:	b25b      	sxtb	r3, r3
 800353a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800353e:	d103      	bne.n	8003548 <xQueueSemaphoreTake+0x150>
 8003540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003548:	f001 fe5c 	bl	8005204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800354c:	463a      	mov	r2, r7
 800354e:	f107 030c 	add.w	r3, r7, #12
 8003552:	4611      	mov	r1, r2
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fe87 	bl	8004268 <xTaskCheckForTimeOut>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d132      	bne.n	80035c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003560:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003562:	f000 f94f 	bl	8003804 <prvIsQueueEmpty>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d026      	beq.n	80035ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800356c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d109      	bne.n	8003588 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003574:	f001 fe16 	bl	80051a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	4618      	mov	r0, r3
 800357e:	f000 ffd5 	bl	800452c <xTaskPriorityInherit>
 8003582:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003584:	f001 fe3e 	bl	8005204 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358a:	3324      	adds	r3, #36	; 0x24
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f000 fd9f 	bl	80040d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003596:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003598:	f000 f8e2 	bl	8003760 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800359c:	f000 fbd4 	bl	8003d48 <xTaskResumeAll>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f47f af68 	bne.w	8003478 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80035a8:	4b18      	ldr	r3, [pc, #96]	; (800360c <xQueueSemaphoreTake+0x214>)
 80035aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	f3bf 8f4f 	dsb	sy
 80035b4:	f3bf 8f6f 	isb	sy
 80035b8:	e75e      	b.n	8003478 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80035ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035bc:	f000 f8d0 	bl	8003760 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80035c0:	f000 fbc2 	bl	8003d48 <xTaskResumeAll>
 80035c4:	e758      	b.n	8003478 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80035c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035c8:	f000 f8ca 	bl	8003760 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80035cc:	f000 fbbc 	bl	8003d48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035d2:	f000 f917 	bl	8003804 <prvIsQueueEmpty>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f43f af4d 	beq.w	8003478 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80035de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00d      	beq.n	8003600 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80035e4:	f001 fdde 	bl	80051a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80035e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035ea:	f000 f811 	bl	8003610 <prvGetDisinheritPriorityAfterTimeout>
 80035ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80035f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035f6:	4618      	mov	r0, r3
 80035f8:	f001 f86e 	bl	80046d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80035fc:	f001 fe02 	bl	8005204 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003600:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003602:	4618      	mov	r0, r3
 8003604:	3738      	adds	r7, #56	; 0x38
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000ed04 	.word	0xe000ed04

08003610 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	2b00      	cmp	r3, #0
 800361e:	d006      	beq.n	800362e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	e001      	b.n	8003632 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003632:	68fb      	ldr	r3, [r7, #12]
	}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800364c:	2300      	movs	r3, #0
 800364e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003654:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10d      	bne.n	800367a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d14d      	bne.n	8003702 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	4618      	mov	r0, r3
 800366c:	f000 ffc6 	bl	80045fc <xTaskPriorityDisinherit>
 8003670:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	e043      	b.n	8003702 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d119      	bne.n	80036b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6858      	ldr	r0, [r3, #4]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003688:	461a      	mov	r2, r3
 800368a:	68b9      	ldr	r1, [r7, #8]
 800368c:	f003 f95f 	bl	800694e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	441a      	add	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d32b      	bcc.n	8003702 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	e026      	b.n	8003702 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	68d8      	ldr	r0, [r3, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	461a      	mov	r2, r3
 80036be:	68b9      	ldr	r1, [r7, #8]
 80036c0:	f003 f945 	bl	800694e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	68da      	ldr	r2, [r3, #12]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	425b      	negs	r3, r3
 80036ce:	441a      	add	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d207      	bcs.n	80036f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	425b      	negs	r3, r3
 80036ea:	441a      	add	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d105      	bne.n	8003702 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	3b01      	subs	r3, #1
 8003700:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800370a:	697b      	ldr	r3, [r7, #20]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	2b00      	cmp	r3, #0
 8003724:	d018      	beq.n	8003758 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68da      	ldr	r2, [r3, #12]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	441a      	add	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	429a      	cmp	r2, r3
 800373e:	d303      	bcc.n	8003748 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68d9      	ldr	r1, [r3, #12]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003750:	461a      	mov	r2, r3
 8003752:	6838      	ldr	r0, [r7, #0]
 8003754:	f003 f8fb 	bl	800694e <memcpy>
	}
}
 8003758:	bf00      	nop
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003768:	f001 fd1c 	bl	80051a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003772:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003774:	e011      	b.n	800379a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	2b00      	cmp	r3, #0
 800377c:	d012      	beq.n	80037a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	3324      	adds	r3, #36	; 0x24
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fcf6 	bl	8004174 <xTaskRemoveFromEventList>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800378e:	f000 fdcd 	bl	800432c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	3b01      	subs	r3, #1
 8003796:	b2db      	uxtb	r3, r3
 8003798:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800379a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	dce9      	bgt.n	8003776 <prvUnlockQueue+0x16>
 80037a2:	e000      	b.n	80037a6 <prvUnlockQueue+0x46>
					break;
 80037a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	22ff      	movs	r2, #255	; 0xff
 80037aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80037ae:	f001 fd29 	bl	8005204 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80037b2:	f001 fcf7 	bl	80051a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80037bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80037be:	e011      	b.n	80037e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d012      	beq.n	80037ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3310      	adds	r3, #16
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fcd1 	bl	8004174 <xTaskRemoveFromEventList>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80037d8:	f000 fda8 	bl	800432c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80037dc:	7bbb      	ldrb	r3, [r7, #14]
 80037de:	3b01      	subs	r3, #1
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80037e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	dce9      	bgt.n	80037c0 <prvUnlockQueue+0x60>
 80037ec:	e000      	b.n	80037f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80037ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	22ff      	movs	r2, #255	; 0xff
 80037f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80037f8:	f001 fd04 	bl	8005204 <vPortExitCritical>
}
 80037fc:	bf00      	nop
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800380c:	f001 fcca 	bl	80051a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003814:	2b00      	cmp	r3, #0
 8003816:	d102      	bne.n	800381e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003818:	2301      	movs	r3, #1
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	e001      	b.n	8003822 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003822:	f001 fcef 	bl	8005204 <vPortExitCritical>

	return xReturn;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003838:	f001 fcb4 	bl	80051a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003844:	429a      	cmp	r2, r3
 8003846:	d102      	bne.n	800384e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003848:	2301      	movs	r3, #1
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	e001      	b.n	8003852 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003852:	f001 fcd7 	bl	8005204 <vPortExitCritical>

	return xReturn;
 8003856:	68fb      	ldr	r3, [r7, #12]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	e014      	b.n	800389a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003870:	4a0f      	ldr	r2, [pc, #60]	; (80038b0 <vQueueAddToRegistry+0x50>)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10b      	bne.n	8003894 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800387c:	490c      	ldr	r1, [pc, #48]	; (80038b0 <vQueueAddToRegistry+0x50>)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003886:	4a0a      	ldr	r2, [pc, #40]	; (80038b0 <vQueueAddToRegistry+0x50>)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003892:	e006      	b.n	80038a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	3301      	adds	r3, #1
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b07      	cmp	r3, #7
 800389e:	d9e7      	bls.n	8003870 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	20000980 	.word	0x20000980

080038b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80038c4:	f001 fc6e 	bl	80051a4 <vPortEnterCritical>
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038ce:	b25b      	sxtb	r3, r3
 80038d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d4:	d103      	bne.n	80038de <vQueueWaitForMessageRestricted+0x2a>
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038e4:	b25b      	sxtb	r3, r3
 80038e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ea:	d103      	bne.n	80038f4 <vQueueWaitForMessageRestricted+0x40>
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038f4:	f001 fc86 	bl	8005204 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d106      	bne.n	800390e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	3324      	adds	r3, #36	; 0x24
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	68b9      	ldr	r1, [r7, #8]
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fc07 	bl	800411c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800390e:	6978      	ldr	r0, [r7, #20]
 8003910:	f7ff ff26 	bl	8003760 <prvUnlockQueue>
	}
 8003914:	bf00      	nop
 8003916:	3718      	adds	r7, #24
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08e      	sub	sp, #56	; 0x38
 8003920:	af04      	add	r7, sp, #16
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
 8003928:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800392a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10a      	bne.n	8003946 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	623b      	str	r3, [r7, #32]
}
 8003942:	bf00      	nop
 8003944:	e7fe      	b.n	8003944 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10a      	bne.n	8003962 <xTaskCreateStatic+0x46>
	__asm volatile
 800394c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	61fb      	str	r3, [r7, #28]
}
 800395e:	bf00      	nop
 8003960:	e7fe      	b.n	8003960 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003962:	235c      	movs	r3, #92	; 0x5c
 8003964:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	2b5c      	cmp	r3, #92	; 0x5c
 800396a:	d00a      	beq.n	8003982 <xTaskCreateStatic+0x66>
	__asm volatile
 800396c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	61bb      	str	r3, [r7, #24]
}
 800397e:	bf00      	nop
 8003980:	e7fe      	b.n	8003980 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003982:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003986:	2b00      	cmp	r3, #0
 8003988:	d01e      	beq.n	80039c8 <xTaskCreateStatic+0xac>
 800398a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800398c:	2b00      	cmp	r3, #0
 800398e:	d01b      	beq.n	80039c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003998:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	2202      	movs	r2, #2
 800399e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80039a2:	2300      	movs	r3, #0
 80039a4:	9303      	str	r3, [sp, #12]
 80039a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a8:	9302      	str	r3, [sp, #8]
 80039aa:	f107 0314 	add.w	r3, r7, #20
 80039ae:	9301      	str	r3, [sp, #4]
 80039b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f850 	bl	8003a60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039c2:	f000 f8dd 	bl	8003b80 <prvAddNewTaskToReadyList>
 80039c6:	e001      	b.n	80039cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80039cc:	697b      	ldr	r3, [r7, #20]
	}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3728      	adds	r7, #40	; 0x28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b08c      	sub	sp, #48	; 0x30
 80039da:	af04      	add	r7, sp, #16
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	603b      	str	r3, [r7, #0]
 80039e2:	4613      	mov	r3, r2
 80039e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4618      	mov	r0, r3
 80039ec:	f001 fcfc 	bl	80053e8 <pvPortMalloc>
 80039f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00e      	beq.n	8003a16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80039f8:	205c      	movs	r0, #92	; 0x5c
 80039fa:	f001 fcf5 	bl	80053e8 <pvPortMalloc>
 80039fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8003a0c:	e005      	b.n	8003a1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003a0e:	6978      	ldr	r0, [r7, #20]
 8003a10:	f001 fdb6 	bl	8005580 <vPortFree>
 8003a14:	e001      	b.n	8003a1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d017      	beq.n	8003a50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a28:	88fa      	ldrh	r2, [r7, #6]
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	9303      	str	r3, [sp, #12]
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	9302      	str	r3, [sp, #8]
 8003a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a34:	9301      	str	r3, [sp, #4]
 8003a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 f80e 	bl	8003a60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a44:	69f8      	ldr	r0, [r7, #28]
 8003a46:	f000 f89b 	bl	8003b80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	e002      	b.n	8003a56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a50:	f04f 33ff 	mov.w	r3, #4294967295
 8003a54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a56:	69bb      	ldr	r3, [r7, #24]
	}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3720      	adds	r7, #32
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a70:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	461a      	mov	r2, r3
 8003a78:	21a5      	movs	r1, #165	; 0xa5
 8003a7a:	f002 fee8 	bl	800684e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4413      	add	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	f023 0307 	bic.w	r3, r3, #7
 8003a96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa6:	f383 8811 	msr	BASEPRI, r3
 8003aaa:	f3bf 8f6f 	isb	sy
 8003aae:	f3bf 8f4f 	dsb	sy
 8003ab2:	617b      	str	r3, [r7, #20]
}
 8003ab4:	bf00      	nop
 8003ab6:	e7fe      	b.n	8003ab6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d01f      	beq.n	8003afe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003abe:	2300      	movs	r3, #0
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	e012      	b.n	8003aea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	4413      	add	r3, r2
 8003aca:	7819      	ldrb	r1, [r3, #0]
 8003acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	3334      	adds	r3, #52	; 0x34
 8003ad4:	460a      	mov	r2, r1
 8003ad6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	4413      	add	r3, r2
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d006      	beq.n	8003af2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	61fb      	str	r3, [r7, #28]
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	2b0f      	cmp	r3, #15
 8003aee:	d9e9      	bls.n	8003ac4 <prvInitialiseNewTask+0x64>
 8003af0:	e000      	b.n	8003af4 <prvInitialiseNewTask+0x94>
			{
				break;
 8003af2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003afc:	e003      	b.n	8003b06 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b08:	2b37      	cmp	r3, #55	; 0x37
 8003b0a:	d901      	bls.n	8003b10 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b0c:	2337      	movs	r3, #55	; 0x37
 8003b0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1e:	2200      	movs	r2, #0
 8003b20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b24:	3304      	adds	r3, #4
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe ff8e 	bl	8002a48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2e:	3318      	adds	r3, #24
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe ff89 	bl	8002a48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4e:	2200      	movs	r2, #0
 8003b50:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	68f9      	ldr	r1, [r7, #12]
 8003b5e:	69b8      	ldr	r0, [r7, #24]
 8003b60:	f001 f9f2 	bl	8004f48 <pxPortInitialiseStack>
 8003b64:	4602      	mov	r2, r0
 8003b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b76:	bf00      	nop
 8003b78:	3720      	adds	r7, #32
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b88:	f001 fb0c 	bl	80051a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b8c:	4b2d      	ldr	r3, [pc, #180]	; (8003c44 <prvAddNewTaskToReadyList+0xc4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	3301      	adds	r3, #1
 8003b92:	4a2c      	ldr	r2, [pc, #176]	; (8003c44 <prvAddNewTaskToReadyList+0xc4>)
 8003b94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b96:	4b2c      	ldr	r3, [pc, #176]	; (8003c48 <prvAddNewTaskToReadyList+0xc8>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d109      	bne.n	8003bb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b9e:	4a2a      	ldr	r2, [pc, #168]	; (8003c48 <prvAddNewTaskToReadyList+0xc8>)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ba4:	4b27      	ldr	r3, [pc, #156]	; (8003c44 <prvAddNewTaskToReadyList+0xc4>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d110      	bne.n	8003bce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003bac:	f000 fbe2 	bl	8004374 <prvInitialiseTaskLists>
 8003bb0:	e00d      	b.n	8003bce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003bb2:	4b26      	ldr	r3, [pc, #152]	; (8003c4c <prvAddNewTaskToReadyList+0xcc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d109      	bne.n	8003bce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bba:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <prvAddNewTaskToReadyList+0xc8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d802      	bhi.n	8003bce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003bc8:	4a1f      	ldr	r2, [pc, #124]	; (8003c48 <prvAddNewTaskToReadyList+0xc8>)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003bce:	4b20      	ldr	r3, [pc, #128]	; (8003c50 <prvAddNewTaskToReadyList+0xd0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	4a1e      	ldr	r2, [pc, #120]	; (8003c50 <prvAddNewTaskToReadyList+0xd0>)
 8003bd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003bd8:	4b1d      	ldr	r3, [pc, #116]	; (8003c50 <prvAddNewTaskToReadyList+0xd0>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be4:	4b1b      	ldr	r3, [pc, #108]	; (8003c54 <prvAddNewTaskToReadyList+0xd4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d903      	bls.n	8003bf4 <prvAddNewTaskToReadyList+0x74>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	4a18      	ldr	r2, [pc, #96]	; (8003c54 <prvAddNewTaskToReadyList+0xd4>)
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4a15      	ldr	r2, [pc, #84]	; (8003c58 <prvAddNewTaskToReadyList+0xd8>)
 8003c02:	441a      	add	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4610      	mov	r0, r2
 8003c0c:	f7fe ff29 	bl	8002a62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003c10:	f001 faf8 	bl	8005204 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003c14:	4b0d      	ldr	r3, [pc, #52]	; (8003c4c <prvAddNewTaskToReadyList+0xcc>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00e      	beq.n	8003c3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c1c:	4b0a      	ldr	r3, [pc, #40]	; (8003c48 <prvAddNewTaskToReadyList+0xc8>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d207      	bcs.n	8003c3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003c2a:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <prvAddNewTaskToReadyList+0xdc>)
 8003c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c3a:	bf00      	nop
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	20000e94 	.word	0x20000e94
 8003c48:	200009c0 	.word	0x200009c0
 8003c4c:	20000ea0 	.word	0x20000ea0
 8003c50:	20000eb0 	.word	0x20000eb0
 8003c54:	20000e9c 	.word	0x20000e9c
 8003c58:	200009c4 	.word	0x200009c4
 8003c5c:	e000ed04 	.word	0xe000ed04

08003c60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c6e:	463a      	mov	r2, r7
 8003c70:	1d39      	adds	r1, r7, #4
 8003c72:	f107 0308 	add.w	r3, r7, #8
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fe fe92 	bl	80029a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c7c:	6839      	ldr	r1, [r7, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	9202      	str	r2, [sp, #8]
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	2300      	movs	r3, #0
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	460a      	mov	r2, r1
 8003c8e:	4921      	ldr	r1, [pc, #132]	; (8003d14 <vTaskStartScheduler+0xb4>)
 8003c90:	4821      	ldr	r0, [pc, #132]	; (8003d18 <vTaskStartScheduler+0xb8>)
 8003c92:	f7ff fe43 	bl	800391c <xTaskCreateStatic>
 8003c96:	4603      	mov	r3, r0
 8003c98:	4a20      	ldr	r2, [pc, #128]	; (8003d1c <vTaskStartScheduler+0xbc>)
 8003c9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c9c:	4b1f      	ldr	r3, [pc, #124]	; (8003d1c <vTaskStartScheduler+0xbc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	e001      	b.n	8003cae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d102      	bne.n	8003cba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003cb4:	f000 fdfa 	bl	80048ac <xTimerCreateTimerTask>
 8003cb8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d116      	bne.n	8003cee <vTaskStartScheduler+0x8e>
	__asm volatile
 8003cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc4:	f383 8811 	msr	BASEPRI, r3
 8003cc8:	f3bf 8f6f 	isb	sy
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	613b      	str	r3, [r7, #16]
}
 8003cd2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cd4:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <vTaskStartScheduler+0xc0>)
 8003cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003cda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cdc:	4b11      	ldr	r3, [pc, #68]	; (8003d24 <vTaskStartScheduler+0xc4>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ce2:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <vTaskStartScheduler+0xc8>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ce8:	f001 f9ba 	bl	8005060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cec:	e00e      	b.n	8003d0c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf4:	d10a      	bne.n	8003d0c <vTaskStartScheduler+0xac>
	__asm volatile
 8003cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfa:	f383 8811 	msr	BASEPRI, r3
 8003cfe:	f3bf 8f6f 	isb	sy
 8003d02:	f3bf 8f4f 	dsb	sy
 8003d06:	60fb      	str	r3, [r7, #12]
}
 8003d08:	bf00      	nop
 8003d0a:	e7fe      	b.n	8003d0a <vTaskStartScheduler+0xaa>
}
 8003d0c:	bf00      	nop
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	08008764 	.word	0x08008764
 8003d18:	08004345 	.word	0x08004345
 8003d1c:	20000eb8 	.word	0x20000eb8
 8003d20:	20000eb4 	.word	0x20000eb4
 8003d24:	20000ea0 	.word	0x20000ea0
 8003d28:	20000e98 	.word	0x20000e98

08003d2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d30:	4b04      	ldr	r3, [pc, #16]	; (8003d44 <vTaskSuspendAll+0x18>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3301      	adds	r3, #1
 8003d36:	4a03      	ldr	r2, [pc, #12]	; (8003d44 <vTaskSuspendAll+0x18>)
 8003d38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d3a:	bf00      	nop
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	20000ebc 	.word	0x20000ebc

08003d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d56:	4b42      	ldr	r3, [pc, #264]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10a      	bne.n	8003d74 <xTaskResumeAll+0x2c>
	__asm volatile
 8003d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d62:	f383 8811 	msr	BASEPRI, r3
 8003d66:	f3bf 8f6f 	isb	sy
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	603b      	str	r3, [r7, #0]
}
 8003d70:	bf00      	nop
 8003d72:	e7fe      	b.n	8003d72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d74:	f001 fa16 	bl	80051a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d78:	4b39      	ldr	r3, [pc, #228]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	4a38      	ldr	r2, [pc, #224]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d82:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d162      	bne.n	8003e50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d8a:	4b36      	ldr	r3, [pc, #216]	; (8003e64 <xTaskResumeAll+0x11c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d05e      	beq.n	8003e50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d92:	e02f      	b.n	8003df4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d94:	4b34      	ldr	r3, [pc, #208]	; (8003e68 <xTaskResumeAll+0x120>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	3318      	adds	r3, #24
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fe febb 	bl	8002b1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3304      	adds	r3, #4
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fe feb6 	bl	8002b1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db4:	4b2d      	ldr	r3, [pc, #180]	; (8003e6c <xTaskResumeAll+0x124>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d903      	bls.n	8003dc4 <xTaskResumeAll+0x7c>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	4a2a      	ldr	r2, [pc, #168]	; (8003e6c <xTaskResumeAll+0x124>)
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dc8:	4613      	mov	r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4a27      	ldr	r2, [pc, #156]	; (8003e70 <xTaskResumeAll+0x128>)
 8003dd2:	441a      	add	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4610      	mov	r0, r2
 8003ddc:	f7fe fe41 	bl	8002a62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	4b23      	ldr	r3, [pc, #140]	; (8003e74 <xTaskResumeAll+0x12c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d302      	bcc.n	8003df4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003dee:	4b22      	ldr	r3, [pc, #136]	; (8003e78 <xTaskResumeAll+0x130>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003df4:	4b1c      	ldr	r3, [pc, #112]	; (8003e68 <xTaskResumeAll+0x120>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1cb      	bne.n	8003d94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e02:	f000 fb55 	bl	80044b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e06:	4b1d      	ldr	r3, [pc, #116]	; (8003e7c <xTaskResumeAll+0x134>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d010      	beq.n	8003e34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e12:	f000 f847 	bl	8003ea4 <xTaskIncrementTick>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003e1c:	4b16      	ldr	r3, [pc, #88]	; (8003e78 <xTaskResumeAll+0x130>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3b01      	subs	r3, #1
 8003e26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f1      	bne.n	8003e12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003e2e:	4b13      	ldr	r3, [pc, #76]	; (8003e7c <xTaskResumeAll+0x134>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e34:	4b10      	ldr	r3, [pc, #64]	; (8003e78 <xTaskResumeAll+0x130>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d009      	beq.n	8003e50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e40:	4b0f      	ldr	r3, [pc, #60]	; (8003e80 <xTaskResumeAll+0x138>)
 8003e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e50:	f001 f9d8 	bl	8005204 <vPortExitCritical>

	return xAlreadyYielded;
 8003e54:	68bb      	ldr	r3, [r7, #8]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20000ebc 	.word	0x20000ebc
 8003e64:	20000e94 	.word	0x20000e94
 8003e68:	20000e54 	.word	0x20000e54
 8003e6c:	20000e9c 	.word	0x20000e9c
 8003e70:	200009c4 	.word	0x200009c4
 8003e74:	200009c0 	.word	0x200009c0
 8003e78:	20000ea8 	.word	0x20000ea8
 8003e7c:	20000ea4 	.word	0x20000ea4
 8003e80:	e000ed04 	.word	0xe000ed04

08003e84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003e8a:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <xTaskGetTickCount+0x1c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e90:	687b      	ldr	r3, [r7, #4]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	20000e98 	.word	0x20000e98

08003ea4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003eae:	4b4f      	ldr	r3, [pc, #316]	; (8003fec <xTaskIncrementTick+0x148>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f040 808f 	bne.w	8003fd6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003eb8:	4b4d      	ldr	r3, [pc, #308]	; (8003ff0 <xTaskIncrementTick+0x14c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ec0:	4a4b      	ldr	r2, [pc, #300]	; (8003ff0 <xTaskIncrementTick+0x14c>)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d120      	bne.n	8003f0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ecc:	4b49      	ldr	r3, [pc, #292]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <xTaskIncrementTick+0x48>
	__asm volatile
 8003ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eda:	f383 8811 	msr	BASEPRI, r3
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	f3bf 8f4f 	dsb	sy
 8003ee6:	603b      	str	r3, [r7, #0]
}
 8003ee8:	bf00      	nop
 8003eea:	e7fe      	b.n	8003eea <xTaskIncrementTick+0x46>
 8003eec:	4b41      	ldr	r3, [pc, #260]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60fb      	str	r3, [r7, #12]
 8003ef2:	4b41      	ldr	r3, [pc, #260]	; (8003ff8 <xTaskIncrementTick+0x154>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a3f      	ldr	r2, [pc, #252]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	4a3f      	ldr	r2, [pc, #252]	; (8003ff8 <xTaskIncrementTick+0x154>)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	4b3e      	ldr	r3, [pc, #248]	; (8003ffc <xTaskIncrementTick+0x158>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	3301      	adds	r3, #1
 8003f06:	4a3d      	ldr	r2, [pc, #244]	; (8003ffc <xTaskIncrementTick+0x158>)
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	f000 fad1 	bl	80044b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f0e:	4b3c      	ldr	r3, [pc, #240]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d349      	bcc.n	8003fac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f18:	4b36      	ldr	r3, [pc, #216]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d104      	bne.n	8003f2c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f22:	4b37      	ldr	r3, [pc, #220]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295
 8003f28:	601a      	str	r2, [r3, #0]
					break;
 8003f2a:	e03f      	b.n	8003fac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f2c:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d203      	bcs.n	8003f4c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f44:	4a2e      	ldr	r2, [pc, #184]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f4a:	e02f      	b.n	8003fac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fe fde3 	bl	8002b1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d004      	beq.n	8003f68 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3318      	adds	r3, #24
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe fdda 	bl	8002b1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6c:	4b25      	ldr	r3, [pc, #148]	; (8004004 <xTaskIncrementTick+0x160>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d903      	bls.n	8003f7c <xTaskIncrementTick+0xd8>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	4a22      	ldr	r2, [pc, #136]	; (8004004 <xTaskIncrementTick+0x160>)
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <xTaskIncrementTick+0x164>)
 8003f8a:	441a      	add	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	4619      	mov	r1, r3
 8003f92:	4610      	mov	r0, r2
 8003f94:	f7fe fd65 	bl	8002a62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	; (800400c <xTaskIncrementTick+0x168>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d3b8      	bcc.n	8003f18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003faa:	e7b5      	b.n	8003f18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fac:	4b17      	ldr	r3, [pc, #92]	; (800400c <xTaskIncrementTick+0x168>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb2:	4915      	ldr	r1, [pc, #84]	; (8004008 <xTaskIncrementTick+0x164>)
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d901      	bls.n	8003fc8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003fc8:	4b11      	ldr	r3, [pc, #68]	; (8004010 <xTaskIncrementTick+0x16c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e004      	b.n	8003fe0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fd6:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <xTaskIncrementTick+0x170>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	3301      	adds	r3, #1
 8003fdc:	4a0d      	ldr	r2, [pc, #52]	; (8004014 <xTaskIncrementTick+0x170>)
 8003fde:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fe0:	697b      	ldr	r3, [r7, #20]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000ebc 	.word	0x20000ebc
 8003ff0:	20000e98 	.word	0x20000e98
 8003ff4:	20000e4c 	.word	0x20000e4c
 8003ff8:	20000e50 	.word	0x20000e50
 8003ffc:	20000eac 	.word	0x20000eac
 8004000:	20000eb4 	.word	0x20000eb4
 8004004:	20000e9c 	.word	0x20000e9c
 8004008:	200009c4 	.word	0x200009c4
 800400c:	200009c0 	.word	0x200009c0
 8004010:	20000ea8 	.word	0x20000ea8
 8004014:	20000ea4 	.word	0x20000ea4

08004018 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800401e:	4b28      	ldr	r3, [pc, #160]	; (80040c0 <vTaskSwitchContext+0xa8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004026:	4b27      	ldr	r3, [pc, #156]	; (80040c4 <vTaskSwitchContext+0xac>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800402c:	e041      	b.n	80040b2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800402e:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <vTaskSwitchContext+0xac>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <vTaskSwitchContext+0xb0>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	e010      	b.n	800405e <vTaskSwitchContext+0x46>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10a      	bne.n	8004058 <vTaskSwitchContext+0x40>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	607b      	str	r3, [r7, #4]
}
 8004054:	bf00      	nop
 8004056:	e7fe      	b.n	8004056 <vTaskSwitchContext+0x3e>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3b01      	subs	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	491b      	ldr	r1, [pc, #108]	; (80040cc <vTaskSwitchContext+0xb4>)
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0e4      	beq.n	800403c <vTaskSwitchContext+0x24>
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4a13      	ldr	r2, [pc, #76]	; (80040cc <vTaskSwitchContext+0xb4>)
 800407e:	4413      	add	r3, r2
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	605a      	str	r2, [r3, #4]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	3308      	adds	r3, #8
 8004094:	429a      	cmp	r2, r3
 8004096:	d104      	bne.n	80040a2 <vTaskSwitchContext+0x8a>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a09      	ldr	r2, [pc, #36]	; (80040d0 <vTaskSwitchContext+0xb8>)
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4a06      	ldr	r2, [pc, #24]	; (80040c8 <vTaskSwitchContext+0xb0>)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6013      	str	r3, [r2, #0]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	20000ebc 	.word	0x20000ebc
 80040c4:	20000ea8 	.word	0x20000ea8
 80040c8:	20000e9c 	.word	0x20000e9c
 80040cc:	200009c4 	.word	0x200009c4
 80040d0:	200009c0 	.word	0x200009c0

080040d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10a      	bne.n	80040fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	60fb      	str	r3, [r7, #12]
}
 80040f6:	bf00      	nop
 80040f8:	e7fe      	b.n	80040f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040fa:	4b07      	ldr	r3, [pc, #28]	; (8004118 <vTaskPlaceOnEventList+0x44>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3318      	adds	r3, #24
 8004100:	4619      	mov	r1, r3
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fe fcd1 	bl	8002aaa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004108:	2101      	movs	r1, #1
 800410a:	6838      	ldr	r0, [r7, #0]
 800410c:	f000 fb7a 	bl	8004804 <prvAddCurrentTaskToDelayedList>
}
 8004110:	bf00      	nop
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	200009c0 	.word	0x200009c0

0800411c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004132:	f383 8811 	msr	BASEPRI, r3
 8004136:	f3bf 8f6f 	isb	sy
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	617b      	str	r3, [r7, #20]
}
 8004140:	bf00      	nop
 8004142:	e7fe      	b.n	8004142 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004144:	4b0a      	ldr	r3, [pc, #40]	; (8004170 <vTaskPlaceOnEventListRestricted+0x54>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3318      	adds	r3, #24
 800414a:	4619      	mov	r1, r3
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7fe fc88 	bl	8002a62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d002      	beq.n	800415e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004158:	f04f 33ff 	mov.w	r3, #4294967295
 800415c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	68b8      	ldr	r0, [r7, #8]
 8004162:	f000 fb4f 	bl	8004804 <prvAddCurrentTaskToDelayedList>
	}
 8004166:	bf00      	nop
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	200009c0 	.word	0x200009c0

08004174 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10a      	bne.n	80041a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800418a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418e:	f383 8811 	msr	BASEPRI, r3
 8004192:	f3bf 8f6f 	isb	sy
 8004196:	f3bf 8f4f 	dsb	sy
 800419a:	60fb      	str	r3, [r7, #12]
}
 800419c:	bf00      	nop
 800419e:	e7fe      	b.n	800419e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	3318      	adds	r3, #24
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fe fcb9 	bl	8002b1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041aa:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <xTaskRemoveFromEventList+0xb0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11d      	bne.n	80041ee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	3304      	adds	r3, #4
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fcb0 	bl	8002b1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041c0:	4b19      	ldr	r3, [pc, #100]	; (8004228 <xTaskRemoveFromEventList+0xb4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d903      	bls.n	80041d0 <xTaskRemoveFromEventList+0x5c>
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	4a16      	ldr	r2, [pc, #88]	; (8004228 <xTaskRemoveFromEventList+0xb4>)
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4a13      	ldr	r2, [pc, #76]	; (800422c <xTaskRemoveFromEventList+0xb8>)
 80041de:	441a      	add	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	3304      	adds	r3, #4
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f7fe fc3b 	bl	8002a62 <vListInsertEnd>
 80041ec:	e005      	b.n	80041fa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	3318      	adds	r3, #24
 80041f2:	4619      	mov	r1, r3
 80041f4:	480e      	ldr	r0, [pc, #56]	; (8004230 <xTaskRemoveFromEventList+0xbc>)
 80041f6:	f7fe fc34 	bl	8002a62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fe:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <xTaskRemoveFromEventList+0xc0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004204:	429a      	cmp	r2, r3
 8004206:	d905      	bls.n	8004214 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004208:	2301      	movs	r3, #1
 800420a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800420c:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <xTaskRemoveFromEventList+0xc4>)
 800420e:	2201      	movs	r2, #1
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	e001      	b.n	8004218 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004218:	697b      	ldr	r3, [r7, #20]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000ebc 	.word	0x20000ebc
 8004228:	20000e9c 	.word	0x20000e9c
 800422c:	200009c4 	.word	0x200009c4
 8004230:	20000e54 	.word	0x20000e54
 8004234:	200009c0 	.word	0x200009c0
 8004238:	20000ea8 	.word	0x20000ea8

0800423c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004244:	4b06      	ldr	r3, [pc, #24]	; (8004260 <vTaskInternalSetTimeOutState+0x24>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800424c:	4b05      	ldr	r3, [pc, #20]	; (8004264 <vTaskInternalSetTimeOutState+0x28>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	605a      	str	r2, [r3, #4]
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	20000eac 	.word	0x20000eac
 8004264:	20000e98 	.word	0x20000e98

08004268 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427c:	f383 8811 	msr	BASEPRI, r3
 8004280:	f3bf 8f6f 	isb	sy
 8004284:	f3bf 8f4f 	dsb	sy
 8004288:	613b      	str	r3, [r7, #16]
}
 800428a:	bf00      	nop
 800428c:	e7fe      	b.n	800428c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10a      	bne.n	80042aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	60fb      	str	r3, [r7, #12]
}
 80042a6:	bf00      	nop
 80042a8:	e7fe      	b.n	80042a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80042aa:	f000 ff7b 	bl	80051a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80042ae:	4b1d      	ldr	r3, [pc, #116]	; (8004324 <xTaskCheckForTimeOut+0xbc>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c6:	d102      	bne.n	80042ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61fb      	str	r3, [r7, #28]
 80042cc:	e023      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b15      	ldr	r3, [pc, #84]	; (8004328 <xTaskCheckForTimeOut+0xc0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d007      	beq.n	80042ea <xTaskCheckForTimeOut+0x82>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d302      	bcc.n	80042ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	61fb      	str	r3, [r7, #28]
 80042e8:	e015      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d20b      	bcs.n	800430c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad2      	subs	r2, r2, r3
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7ff ff9b 	bl	800423c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004306:	2300      	movs	r3, #0
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e004      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004312:	2301      	movs	r3, #1
 8004314:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004316:	f000 ff75 	bl	8005204 <vPortExitCritical>

	return xReturn;
 800431a:	69fb      	ldr	r3, [r7, #28]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	20000e98 	.word	0x20000e98
 8004328:	20000eac 	.word	0x20000eac

0800432c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <vTaskMissedYield+0x14>)
 8004332:	2201      	movs	r2, #1
 8004334:	601a      	str	r2, [r3, #0]
}
 8004336:	bf00      	nop
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	20000ea8 	.word	0x20000ea8

08004344 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800434c:	f000 f852 	bl	80043f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004350:	4b06      	ldr	r3, [pc, #24]	; (800436c <prvIdleTask+0x28>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d9f9      	bls.n	800434c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <prvIdleTask+0x2c>)
 800435a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004368:	e7f0      	b.n	800434c <prvIdleTask+0x8>
 800436a:	bf00      	nop
 800436c:	200009c4 	.word	0x200009c4
 8004370:	e000ed04 	.word	0xe000ed04

08004374 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	e00c      	b.n	800439a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4a12      	ldr	r2, [pc, #72]	; (80043d4 <prvInitialiseTaskLists+0x60>)
 800438c:	4413      	add	r3, r2
 800438e:	4618      	mov	r0, r3
 8004390:	f7fe fb3a 	bl	8002a08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3301      	adds	r3, #1
 8004398:	607b      	str	r3, [r7, #4]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b37      	cmp	r3, #55	; 0x37
 800439e:	d9ef      	bls.n	8004380 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80043a0:	480d      	ldr	r0, [pc, #52]	; (80043d8 <prvInitialiseTaskLists+0x64>)
 80043a2:	f7fe fb31 	bl	8002a08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80043a6:	480d      	ldr	r0, [pc, #52]	; (80043dc <prvInitialiseTaskLists+0x68>)
 80043a8:	f7fe fb2e 	bl	8002a08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80043ac:	480c      	ldr	r0, [pc, #48]	; (80043e0 <prvInitialiseTaskLists+0x6c>)
 80043ae:	f7fe fb2b 	bl	8002a08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80043b2:	480c      	ldr	r0, [pc, #48]	; (80043e4 <prvInitialiseTaskLists+0x70>)
 80043b4:	f7fe fb28 	bl	8002a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80043b8:	480b      	ldr	r0, [pc, #44]	; (80043e8 <prvInitialiseTaskLists+0x74>)
 80043ba:	f7fe fb25 	bl	8002a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <prvInitialiseTaskLists+0x78>)
 80043c0:	4a05      	ldr	r2, [pc, #20]	; (80043d8 <prvInitialiseTaskLists+0x64>)
 80043c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043c4:	4b0a      	ldr	r3, [pc, #40]	; (80043f0 <prvInitialiseTaskLists+0x7c>)
 80043c6:	4a05      	ldr	r2, [pc, #20]	; (80043dc <prvInitialiseTaskLists+0x68>)
 80043c8:	601a      	str	r2, [r3, #0]
}
 80043ca:	bf00      	nop
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	200009c4 	.word	0x200009c4
 80043d8:	20000e24 	.word	0x20000e24
 80043dc:	20000e38 	.word	0x20000e38
 80043e0:	20000e54 	.word	0x20000e54
 80043e4:	20000e68 	.word	0x20000e68
 80043e8:	20000e80 	.word	0x20000e80
 80043ec:	20000e4c 	.word	0x20000e4c
 80043f0:	20000e50 	.word	0x20000e50

080043f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043fa:	e019      	b.n	8004430 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043fc:	f000 fed2 	bl	80051a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004400:	4b10      	ldr	r3, [pc, #64]	; (8004444 <prvCheckTasksWaitingTermination+0x50>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	4618      	mov	r0, r3
 800440e:	f7fe fb85 	bl	8002b1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004412:	4b0d      	ldr	r3, [pc, #52]	; (8004448 <prvCheckTasksWaitingTermination+0x54>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3b01      	subs	r3, #1
 8004418:	4a0b      	ldr	r2, [pc, #44]	; (8004448 <prvCheckTasksWaitingTermination+0x54>)
 800441a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800441c:	4b0b      	ldr	r3, [pc, #44]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	3b01      	subs	r3, #1
 8004422:	4a0a      	ldr	r2, [pc, #40]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 8004424:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004426:	f000 feed 	bl	8005204 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f810 	bl	8004450 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004430:	4b06      	ldr	r3, [pc, #24]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e1      	bne.n	80043fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004438:	bf00      	nop
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20000e68 	.word	0x20000e68
 8004448:	20000e94 	.word	0x20000e94
 800444c:	20000e7c 	.word	0x20000e7c

08004450 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800445e:	2b00      	cmp	r3, #0
 8004460:	d108      	bne.n	8004474 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004466:	4618      	mov	r0, r3
 8004468:	f001 f88a 	bl	8005580 <vPortFree>
				vPortFree( pxTCB );
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f001 f887 	bl	8005580 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004472:	e018      	b.n	80044a6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800447a:	2b01      	cmp	r3, #1
 800447c:	d103      	bne.n	8004486 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f001 f87e 	bl	8005580 <vPortFree>
	}
 8004484:	e00f      	b.n	80044a6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800448c:	2b02      	cmp	r3, #2
 800448e:	d00a      	beq.n	80044a6 <prvDeleteTCB+0x56>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <prvDeleteTCB+0x54>
	}
 80044a6:	bf00      	nop
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044b6:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <prvResetNextTaskUnblockTime+0x38>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d104      	bne.n	80044ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044c0:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <prvResetNextTaskUnblockTime+0x3c>)
 80044c2:	f04f 32ff 	mov.w	r2, #4294967295
 80044c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044c8:	e008      	b.n	80044dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ca:	4b07      	ldr	r3, [pc, #28]	; (80044e8 <prvResetNextTaskUnblockTime+0x38>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	4a04      	ldr	r2, [pc, #16]	; (80044ec <prvResetNextTaskUnblockTime+0x3c>)
 80044da:	6013      	str	r3, [r2, #0]
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	20000e4c 	.word	0x20000e4c
 80044ec:	20000eb4 	.word	0x20000eb4

080044f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <xTaskGetSchedulerState+0x34>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80044fe:	2301      	movs	r3, #1
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	e008      	b.n	8004516 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004504:	4b08      	ldr	r3, [pc, #32]	; (8004528 <xTaskGetSchedulerState+0x38>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d102      	bne.n	8004512 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800450c:	2302      	movs	r3, #2
 800450e:	607b      	str	r3, [r7, #4]
 8004510:	e001      	b.n	8004516 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004516:	687b      	ldr	r3, [r7, #4]
	}
 8004518:	4618      	mov	r0, r3
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	20000ea0 	.word	0x20000ea0
 8004528:	20000ebc 	.word	0x20000ebc

0800452c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004538:	2300      	movs	r3, #0
 800453a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d051      	beq.n	80045e6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004546:	4b2a      	ldr	r3, [pc, #168]	; (80045f0 <xTaskPriorityInherit+0xc4>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454c:	429a      	cmp	r2, r3
 800454e:	d241      	bcs.n	80045d4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	2b00      	cmp	r3, #0
 8004556:	db06      	blt.n	8004566 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004558:	4b25      	ldr	r3, [pc, #148]	; (80045f0 <xTaskPriorityInherit+0xc4>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	6959      	ldr	r1, [r3, #20]
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4a1f      	ldr	r2, [pc, #124]	; (80045f4 <xTaskPriorityInherit+0xc8>)
 8004578:	4413      	add	r3, r2
 800457a:	4299      	cmp	r1, r3
 800457c:	d122      	bne.n	80045c4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	3304      	adds	r3, #4
 8004582:	4618      	mov	r0, r3
 8004584:	f7fe faca 	bl	8002b1c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004588:	4b19      	ldr	r3, [pc, #100]	; (80045f0 <xTaskPriorityInherit+0xc4>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004596:	4b18      	ldr	r3, [pc, #96]	; (80045f8 <xTaskPriorityInherit+0xcc>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d903      	bls.n	80045a6 <xTaskPriorityInherit+0x7a>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a2:	4a15      	ldr	r2, [pc, #84]	; (80045f8 <xTaskPriorityInherit+0xcc>)
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045aa:	4613      	mov	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	4a10      	ldr	r2, [pc, #64]	; (80045f4 <xTaskPriorityInherit+0xc8>)
 80045b4:	441a      	add	r2, r3
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	3304      	adds	r3, #4
 80045ba:	4619      	mov	r1, r3
 80045bc:	4610      	mov	r0, r2
 80045be:	f7fe fa50 	bl	8002a62 <vListInsertEnd>
 80045c2:	e004      	b.n	80045ce <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80045c4:	4b0a      	ldr	r3, [pc, #40]	; (80045f0 <xTaskPriorityInherit+0xc4>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80045ce:	2301      	movs	r3, #1
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	e008      	b.n	80045e6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045d8:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <xTaskPriorityInherit+0xc4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045de:	429a      	cmp	r2, r3
 80045e0:	d201      	bcs.n	80045e6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80045e2:	2301      	movs	r3, #1
 80045e4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045e6:	68fb      	ldr	r3, [r7, #12]
	}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	200009c0 	.word	0x200009c0
 80045f4:	200009c4 	.word	0x200009c4
 80045f8:	20000e9c 	.word	0x20000e9c

080045fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d056      	beq.n	80046c0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004612:	4b2e      	ldr	r3, [pc, #184]	; (80046cc <xTaskPriorityDisinherit+0xd0>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	429a      	cmp	r2, r3
 800461a:	d00a      	beq.n	8004632 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	60fb      	str	r3, [r7, #12]
}
 800462e:	bf00      	nop
 8004630:	e7fe      	b.n	8004630 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10a      	bne.n	8004650 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	60bb      	str	r3, [r7, #8]
}
 800464c:	bf00      	nop
 800464e:	e7fe      	b.n	800464e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004654:	1e5a      	subs	r2, r3, #1
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004662:	429a      	cmp	r2, r3
 8004664:	d02c      	beq.n	80046c0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800466a:	2b00      	cmp	r3, #0
 800466c:	d128      	bne.n	80046c0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	3304      	adds	r3, #4
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fa52 	bl	8002b1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004690:	4b0f      	ldr	r3, [pc, #60]	; (80046d0 <xTaskPriorityDisinherit+0xd4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d903      	bls.n	80046a0 <xTaskPriorityDisinherit+0xa4>
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	4a0c      	ldr	r2, [pc, #48]	; (80046d0 <xTaskPriorityDisinherit+0xd4>)
 800469e:	6013      	str	r3, [r2, #0]
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	4a09      	ldr	r2, [pc, #36]	; (80046d4 <xTaskPriorityDisinherit+0xd8>)
 80046ae:	441a      	add	r2, r3
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f7fe f9d3 	bl	8002a62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80046bc:	2301      	movs	r3, #1
 80046be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80046c0:	697b      	ldr	r3, [r7, #20]
	}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3718      	adds	r7, #24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	200009c0 	.word	0x200009c0
 80046d0:	20000e9c 	.word	0x20000e9c
 80046d4:	200009c4 	.word	0x200009c4

080046d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80046e6:	2301      	movs	r3, #1
 80046e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d06a      	beq.n	80047c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10a      	bne.n	800470e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80046f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046fc:	f383 8811 	msr	BASEPRI, r3
 8004700:	f3bf 8f6f 	isb	sy
 8004704:	f3bf 8f4f 	dsb	sy
 8004708:	60fb      	str	r3, [r7, #12]
}
 800470a:	bf00      	nop
 800470c:	e7fe      	b.n	800470c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	429a      	cmp	r2, r3
 8004716:	d902      	bls.n	800471e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	e002      	b.n	8004724 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004722:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	69fa      	ldr	r2, [r7, #28]
 800472a:	429a      	cmp	r2, r3
 800472c:	d04b      	beq.n	80047c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	429a      	cmp	r2, r3
 8004736:	d146      	bne.n	80047c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004738:	4b25      	ldr	r3, [pc, #148]	; (80047d0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	429a      	cmp	r2, r3
 8004740:	d10a      	bne.n	8004758 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	60bb      	str	r3, [r7, #8]
}
 8004754:	bf00      	nop
 8004756:	e7fe      	b.n	8004756 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	2b00      	cmp	r3, #0
 800476a:	db04      	blt.n	8004776 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	6959      	ldr	r1, [r3, #20]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4a13      	ldr	r2, [pc, #76]	; (80047d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004786:	4413      	add	r3, r2
 8004788:	4299      	cmp	r1, r3
 800478a:	d11c      	bne.n	80047c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	3304      	adds	r3, #4
 8004790:	4618      	mov	r0, r3
 8004792:	f7fe f9c3 	bl	8002b1c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800479a:	4b0f      	ldr	r3, [pc, #60]	; (80047d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d903      	bls.n	80047aa <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a6:	4a0c      	ldr	r2, [pc, #48]	; (80047d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4a07      	ldr	r2, [pc, #28]	; (80047d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80047b8:	441a      	add	r2, r3
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	3304      	adds	r3, #4
 80047be:	4619      	mov	r1, r3
 80047c0:	4610      	mov	r0, r2
 80047c2:	f7fe f94e 	bl	8002a62 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047c6:	bf00      	nop
 80047c8:	3720      	adds	r7, #32
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	200009c0 	.word	0x200009c0
 80047d4:	200009c4 	.word	0x200009c4
 80047d8:	20000e9c 	.word	0x20000e9c

080047dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80047e0:	4b07      	ldr	r3, [pc, #28]	; (8004800 <pvTaskIncrementMutexHeldCount+0x24>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d004      	beq.n	80047f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80047e8:	4b05      	ldr	r3, [pc, #20]	; (8004800 <pvTaskIncrementMutexHeldCount+0x24>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047ee:	3201      	adds	r2, #1
 80047f0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80047f2:	4b03      	ldr	r3, [pc, #12]	; (8004800 <pvTaskIncrementMutexHeldCount+0x24>)
 80047f4:	681b      	ldr	r3, [r3, #0]
	}
 80047f6:	4618      	mov	r0, r3
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr
 8004800:	200009c0 	.word	0x200009c0

08004804 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800480e:	4b21      	ldr	r3, [pc, #132]	; (8004894 <prvAddCurrentTaskToDelayedList+0x90>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004814:	4b20      	ldr	r3, [pc, #128]	; (8004898 <prvAddCurrentTaskToDelayedList+0x94>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3304      	adds	r3, #4
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe f97e 	bl	8002b1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004826:	d10a      	bne.n	800483e <prvAddCurrentTaskToDelayedList+0x3a>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800482e:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <prvAddCurrentTaskToDelayedList+0x94>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3304      	adds	r3, #4
 8004834:	4619      	mov	r1, r3
 8004836:	4819      	ldr	r0, [pc, #100]	; (800489c <prvAddCurrentTaskToDelayedList+0x98>)
 8004838:	f7fe f913 	bl	8002a62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800483c:	e026      	b.n	800488c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4413      	add	r3, r2
 8004844:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004846:	4b14      	ldr	r3, [pc, #80]	; (8004898 <prvAddCurrentTaskToDelayedList+0x94>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	429a      	cmp	r2, r3
 8004854:	d209      	bcs.n	800486a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004856:	4b12      	ldr	r3, [pc, #72]	; (80048a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <prvAddCurrentTaskToDelayedList+0x94>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3304      	adds	r3, #4
 8004860:	4619      	mov	r1, r3
 8004862:	4610      	mov	r0, r2
 8004864:	f7fe f921 	bl	8002aaa <vListInsert>
}
 8004868:	e010      	b.n	800488c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800486a:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	4b0a      	ldr	r3, [pc, #40]	; (8004898 <prvAddCurrentTaskToDelayedList+0x94>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3304      	adds	r3, #4
 8004874:	4619      	mov	r1, r3
 8004876:	4610      	mov	r0, r2
 8004878:	f7fe f917 	bl	8002aaa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800487c:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	429a      	cmp	r2, r3
 8004884:	d202      	bcs.n	800488c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004886:	4a08      	ldr	r2, [pc, #32]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	6013      	str	r3, [r2, #0]
}
 800488c:	bf00      	nop
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	20000e98 	.word	0x20000e98
 8004898:	200009c0 	.word	0x200009c0
 800489c:	20000e80 	.word	0x20000e80
 80048a0:	20000e50 	.word	0x20000e50
 80048a4:	20000e4c 	.word	0x20000e4c
 80048a8:	20000eb4 	.word	0x20000eb4

080048ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08a      	sub	sp, #40	; 0x28
 80048b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80048b6:	f000 fb07 	bl	8004ec8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80048ba:	4b1c      	ldr	r3, [pc, #112]	; (800492c <xTimerCreateTimerTask+0x80>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d021      	beq.n	8004906 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80048ca:	1d3a      	adds	r2, r7, #4
 80048cc:	f107 0108 	add.w	r1, r7, #8
 80048d0:	f107 030c 	add.w	r3, r7, #12
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fe f87d 	bl	80029d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	9202      	str	r2, [sp, #8]
 80048e2:	9301      	str	r3, [sp, #4]
 80048e4:	2302      	movs	r3, #2
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	2300      	movs	r3, #0
 80048ea:	460a      	mov	r2, r1
 80048ec:	4910      	ldr	r1, [pc, #64]	; (8004930 <xTimerCreateTimerTask+0x84>)
 80048ee:	4811      	ldr	r0, [pc, #68]	; (8004934 <xTimerCreateTimerTask+0x88>)
 80048f0:	f7ff f814 	bl	800391c <xTaskCreateStatic>
 80048f4:	4603      	mov	r3, r0
 80048f6:	4a10      	ldr	r2, [pc, #64]	; (8004938 <xTimerCreateTimerTask+0x8c>)
 80048f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048fa:	4b0f      	ldr	r3, [pc, #60]	; (8004938 <xTimerCreateTimerTask+0x8c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004902:	2301      	movs	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10a      	bne.n	8004922 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	613b      	str	r3, [r7, #16]
}
 800491e:	bf00      	nop
 8004920:	e7fe      	b.n	8004920 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004922:	697b      	ldr	r3, [r7, #20]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	20000ef0 	.word	0x20000ef0
 8004930:	0800876c 	.word	0x0800876c
 8004934:	08004a71 	.word	0x08004a71
 8004938:	20000ef4 	.word	0x20000ef4

0800493c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08a      	sub	sp, #40	; 0x28
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800494a:	2300      	movs	r3, #0
 800494c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10a      	bne.n	800496a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	623b      	str	r3, [r7, #32]
}
 8004966:	bf00      	nop
 8004968:	e7fe      	b.n	8004968 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800496a:	4b1a      	ldr	r3, [pc, #104]	; (80049d4 <xTimerGenericCommand+0x98>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02a      	beq.n	80049c8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2b05      	cmp	r3, #5
 8004982:	dc18      	bgt.n	80049b6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004984:	f7ff fdb4 	bl	80044f0 <xTaskGetSchedulerState>
 8004988:	4603      	mov	r3, r0
 800498a:	2b02      	cmp	r3, #2
 800498c:	d109      	bne.n	80049a2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800498e:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <xTimerGenericCommand+0x98>)
 8004990:	6818      	ldr	r0, [r3, #0]
 8004992:	f107 0110 	add.w	r1, r7, #16
 8004996:	2300      	movs	r3, #0
 8004998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800499a:	f7fe fa27 	bl	8002dec <xQueueGenericSend>
 800499e:	6278      	str	r0, [r7, #36]	; 0x24
 80049a0:	e012      	b.n	80049c8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80049a2:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <xTimerGenericCommand+0x98>)
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	f107 0110 	add.w	r1, r7, #16
 80049aa:	2300      	movs	r3, #0
 80049ac:	2200      	movs	r2, #0
 80049ae:	f7fe fa1d 	bl	8002dec <xQueueGenericSend>
 80049b2:	6278      	str	r0, [r7, #36]	; 0x24
 80049b4:	e008      	b.n	80049c8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80049b6:	4b07      	ldr	r3, [pc, #28]	; (80049d4 <xTimerGenericCommand+0x98>)
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	f107 0110 	add.w	r1, r7, #16
 80049be:	2300      	movs	r3, #0
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	f7fe fb11 	bl	8002fe8 <xQueueGenericSendFromISR>
 80049c6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3728      	adds	r7, #40	; 0x28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000ef0 	.word	0x20000ef0

080049d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af02      	add	r7, sp, #8
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049e2:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <prvProcessExpiredTimer+0x94>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	3304      	adds	r3, #4
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fe f893 	bl	8002b1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d022      	beq.n	8004a4a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	699a      	ldr	r2, [r3, #24]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	18d1      	adds	r1, r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	6978      	ldr	r0, [r7, #20]
 8004a12:	f000 f8d1 	bl	8004bb8 <prvInsertTimerInActiveList>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d01f      	beq.n	8004a5c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	2300      	movs	r3, #0
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	2100      	movs	r1, #0
 8004a26:	6978      	ldr	r0, [r7, #20]
 8004a28:	f7ff ff88 	bl	800493c <xTimerGenericCommand>
 8004a2c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d113      	bne.n	8004a5c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a38:	f383 8811 	msr	BASEPRI, r3
 8004a3c:	f3bf 8f6f 	isb	sy
 8004a40:	f3bf 8f4f 	dsb	sy
 8004a44:	60fb      	str	r3, [r7, #12]
}
 8004a46:	bf00      	nop
 8004a48:	e7fe      	b.n	8004a48 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a50:	f023 0301 	bic.w	r3, r3, #1
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	6978      	ldr	r0, [r7, #20]
 8004a62:	4798      	blx	r3
}
 8004a64:	bf00      	nop
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	20000ee8 	.word	0x20000ee8

08004a70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a78:	f107 0308 	add.w	r3, r7, #8
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 f857 	bl	8004b30 <prvGetNextExpireTime>
 8004a82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	4619      	mov	r1, r3
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 f803 	bl	8004a94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a8e:	f000 f8d5 	bl	8004c3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a92:	e7f1      	b.n	8004a78 <prvTimerTask+0x8>

08004a94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a9e:	f7ff f945 	bl	8003d2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004aa2:	f107 0308 	add.w	r3, r7, #8
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f866 	bl	8004b78 <prvSampleTimeNow>
 8004aac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d130      	bne.n	8004b16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10a      	bne.n	8004ad0 <prvProcessTimerOrBlockTask+0x3c>
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d806      	bhi.n	8004ad0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004ac2:	f7ff f941 	bl	8003d48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ac6:	68f9      	ldr	r1, [r7, #12]
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f7ff ff85 	bl	80049d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004ace:	e024      	b.n	8004b1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d008      	beq.n	8004ae8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004ad6:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <prvProcessTimerOrBlockTask+0x90>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <prvProcessTimerOrBlockTask+0x50>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <prvProcessTimerOrBlockTask+0x52>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ae8:	4b0f      	ldr	r3, [pc, #60]	; (8004b28 <prvProcessTimerOrBlockTask+0x94>)
 8004aea:	6818      	ldr	r0, [r3, #0]
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	4619      	mov	r1, r3
 8004af6:	f7fe fedd 	bl	80038b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004afa:	f7ff f925 	bl	8003d48 <xTaskResumeAll>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10a      	bne.n	8004b1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004b04:	4b09      	ldr	r3, [pc, #36]	; (8004b2c <prvProcessTimerOrBlockTask+0x98>)
 8004b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	f3bf 8f4f 	dsb	sy
 8004b10:	f3bf 8f6f 	isb	sy
}
 8004b14:	e001      	b.n	8004b1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004b16:	f7ff f917 	bl	8003d48 <xTaskResumeAll>
}
 8004b1a:	bf00      	nop
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20000eec 	.word	0x20000eec
 8004b28:	20000ef0 	.word	0x20000ef0
 8004b2c:	e000ed04 	.word	0xe000ed04

08004b30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004b38:	4b0e      	ldr	r3, [pc, #56]	; (8004b74 <prvGetNextExpireTime+0x44>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <prvGetNextExpireTime+0x16>
 8004b42:	2201      	movs	r2, #1
 8004b44:	e000      	b.n	8004b48 <prvGetNextExpireTime+0x18>
 8004b46:	2200      	movs	r2, #0
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d105      	bne.n	8004b60 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b54:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <prvGetNextExpireTime+0x44>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	60fb      	str	r3, [r7, #12]
 8004b5e:	e001      	b.n	8004b64 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b64:	68fb      	ldr	r3, [r7, #12]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20000ee8 	.word	0x20000ee8

08004b78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b80:	f7ff f980 	bl	8003e84 <xTaskGetTickCount>
 8004b84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b86:	4b0b      	ldr	r3, [pc, #44]	; (8004bb4 <prvSampleTimeNow+0x3c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d205      	bcs.n	8004b9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b90:	f000 f936 	bl	8004e00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	e002      	b.n	8004ba2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004ba2:	4a04      	ldr	r2, [pc, #16]	; (8004bb4 <prvSampleTimeNow+0x3c>)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	20000ef8 	.word	0x20000ef8

08004bb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b086      	sub	sp, #24
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d812      	bhi.n	8004c04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	1ad2      	subs	r2, r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d302      	bcc.n	8004bf2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004bec:	2301      	movs	r3, #1
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	e01b      	b.n	8004c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004bf2:	4b10      	ldr	r3, [pc, #64]	; (8004c34 <prvInsertTimerInActiveList+0x7c>)
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3304      	adds	r3, #4
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4610      	mov	r0, r2
 8004bfe:	f7fd ff54 	bl	8002aaa <vListInsert>
 8004c02:	e012      	b.n	8004c2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d206      	bcs.n	8004c1a <prvInsertTimerInActiveList+0x62>
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d302      	bcc.n	8004c1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e007      	b.n	8004c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c1a:	4b07      	ldr	r3, [pc, #28]	; (8004c38 <prvInsertTimerInActiveList+0x80>)
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	3304      	adds	r3, #4
 8004c22:	4619      	mov	r1, r3
 8004c24:	4610      	mov	r0, r2
 8004c26:	f7fd ff40 	bl	8002aaa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004c2a:	697b      	ldr	r3, [r7, #20]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	20000eec 	.word	0x20000eec
 8004c38:	20000ee8 	.word	0x20000ee8

08004c3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08e      	sub	sp, #56	; 0x38
 8004c40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c42:	e0ca      	b.n	8004dda <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	da18      	bge.n	8004c7c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004c4a:	1d3b      	adds	r3, r7, #4
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10a      	bne.n	8004c6c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	61fb      	str	r3, [r7, #28]
}
 8004c68:	bf00      	nop
 8004c6a:	e7fe      	b.n	8004c6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c72:	6850      	ldr	r0, [r2, #4]
 8004c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c76:	6892      	ldr	r2, [r2, #8]
 8004c78:	4611      	mov	r1, r2
 8004c7a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f2c0 80ab 	blt.w	8004dda <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d004      	beq.n	8004c9a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c92:	3304      	adds	r3, #4
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7fd ff41 	bl	8002b1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c9a:	463b      	mov	r3, r7
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff ff6b 	bl	8004b78 <prvSampleTimeNow>
 8004ca2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b09      	cmp	r3, #9
 8004ca8:	f200 8096 	bhi.w	8004dd8 <prvProcessReceivedCommands+0x19c>
 8004cac:	a201      	add	r2, pc, #4	; (adr r2, 8004cb4 <prvProcessReceivedCommands+0x78>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004cdd 	.word	0x08004cdd
 8004cb8:	08004cdd 	.word	0x08004cdd
 8004cbc:	08004cdd 	.word	0x08004cdd
 8004cc0:	08004d51 	.word	0x08004d51
 8004cc4:	08004d65 	.word	0x08004d65
 8004cc8:	08004daf 	.word	0x08004daf
 8004ccc:	08004cdd 	.word	0x08004cdd
 8004cd0:	08004cdd 	.word	0x08004cdd
 8004cd4:	08004d51 	.word	0x08004d51
 8004cd8:	08004d65 	.word	0x08004d65
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	18d1      	adds	r1, r2, r3
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfc:	f7ff ff5c 	bl	8004bb8 <prvInsertTimerInActiveList>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d069      	beq.n	8004dda <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d0c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d05e      	beq.n	8004dda <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	441a      	add	r2, r3
 8004d24:	2300      	movs	r3, #0
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	2300      	movs	r3, #0
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d2e:	f7ff fe05 	bl	800493c <xTimerGenericCommand>
 8004d32:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d14f      	bne.n	8004dda <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	61bb      	str	r3, [r7, #24]
}
 8004d4c:	bf00      	nop
 8004d4e:	e7fe      	b.n	8004d4e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d56:	f023 0301 	bic.w	r3, r3, #1
 8004d5a:	b2da      	uxtb	r2, r3
 8004d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004d62:	e03a      	b.n	8004dda <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d6a:	f043 0301 	orr.w	r3, r3, #1
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10a      	bne.n	8004d9a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	617b      	str	r3, [r7, #20]
}
 8004d96:	bf00      	nop
 8004d98:	e7fe      	b.n	8004d98 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9c:	699a      	ldr	r2, [r3, #24]
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	18d1      	adds	r1, r2, r3
 8004da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004da8:	f7ff ff06 	bl	8004bb8 <prvInsertTimerInActiveList>
					break;
 8004dac:	e015      	b.n	8004dda <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d103      	bne.n	8004dc4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dbe:	f000 fbdf 	bl	8005580 <vPortFree>
 8004dc2:	e00a      	b.n	8004dda <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004dd6:	e000      	b.n	8004dda <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004dd8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004dda:	4b08      	ldr	r3, [pc, #32]	; (8004dfc <prvProcessReceivedCommands+0x1c0>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	1d39      	adds	r1, r7, #4
 8004de0:	2200      	movs	r2, #0
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fe fa28 	bl	8003238 <xQueueReceive>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f47f af2a 	bne.w	8004c44 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	3730      	adds	r7, #48	; 0x30
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	20000ef0 	.word	0x20000ef0

08004e00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b088      	sub	sp, #32
 8004e04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e06:	e048      	b.n	8004e9a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e08:	4b2d      	ldr	r3, [pc, #180]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e12:	4b2b      	ldr	r3, [pc, #172]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7fd fe7b 	bl	8002b1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e34:	f003 0304 	and.w	r3, r3, #4
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d02e      	beq.n	8004e9a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4413      	add	r3, r2
 8004e44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d90e      	bls.n	8004e6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e5a:	4b19      	ldr	r3, [pc, #100]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	3304      	adds	r3, #4
 8004e62:	4619      	mov	r1, r3
 8004e64:	4610      	mov	r0, r2
 8004e66:	f7fd fe20 	bl	8002aaa <vListInsert>
 8004e6a:	e016      	b.n	8004e9a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	2300      	movs	r3, #0
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	2100      	movs	r1, #0
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7ff fd60 	bl	800493c <xTimerGenericCommand>
 8004e7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10a      	bne.n	8004e9a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	603b      	str	r3, [r7, #0]
}
 8004e96:	bf00      	nop
 8004e98:	e7fe      	b.n	8004e98 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e9a:	4b09      	ldr	r3, [pc, #36]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1b1      	bne.n	8004e08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004ea4:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004eaa:	4b06      	ldr	r3, [pc, #24]	; (8004ec4 <prvSwitchTimerLists+0xc4>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <prvSwitchTimerLists+0xc0>)
 8004eb0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004eb2:	4a04      	ldr	r2, [pc, #16]	; (8004ec4 <prvSwitchTimerLists+0xc4>)
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	6013      	str	r3, [r2, #0]
}
 8004eb8:	bf00      	nop
 8004eba:	3718      	adds	r7, #24
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	20000ee8 	.word	0x20000ee8
 8004ec4:	20000eec 	.word	0x20000eec

08004ec8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004ece:	f000 f969 	bl	80051a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004ed2:	4b15      	ldr	r3, [pc, #84]	; (8004f28 <prvCheckForValidListAndQueue+0x60>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d120      	bne.n	8004f1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004eda:	4814      	ldr	r0, [pc, #80]	; (8004f2c <prvCheckForValidListAndQueue+0x64>)
 8004edc:	f7fd fd94 	bl	8002a08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ee0:	4813      	ldr	r0, [pc, #76]	; (8004f30 <prvCheckForValidListAndQueue+0x68>)
 8004ee2:	f7fd fd91 	bl	8002a08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ee6:	4b13      	ldr	r3, [pc, #76]	; (8004f34 <prvCheckForValidListAndQueue+0x6c>)
 8004ee8:	4a10      	ldr	r2, [pc, #64]	; (8004f2c <prvCheckForValidListAndQueue+0x64>)
 8004eea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004eec:	4b12      	ldr	r3, [pc, #72]	; (8004f38 <prvCheckForValidListAndQueue+0x70>)
 8004eee:	4a10      	ldr	r2, [pc, #64]	; (8004f30 <prvCheckForValidListAndQueue+0x68>)
 8004ef0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	4b11      	ldr	r3, [pc, #68]	; (8004f3c <prvCheckForValidListAndQueue+0x74>)
 8004ef8:	4a11      	ldr	r2, [pc, #68]	; (8004f40 <prvCheckForValidListAndQueue+0x78>)
 8004efa:	2110      	movs	r1, #16
 8004efc:	200a      	movs	r0, #10
 8004efe:	f7fd fe9f 	bl	8002c40 <xQueueGenericCreateStatic>
 8004f02:	4603      	mov	r3, r0
 8004f04:	4a08      	ldr	r2, [pc, #32]	; (8004f28 <prvCheckForValidListAndQueue+0x60>)
 8004f06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004f08:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <prvCheckForValidListAndQueue+0x60>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f10:	4b05      	ldr	r3, [pc, #20]	; (8004f28 <prvCheckForValidListAndQueue+0x60>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	490b      	ldr	r1, [pc, #44]	; (8004f44 <prvCheckForValidListAndQueue+0x7c>)
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7fe fca2 	bl	8003860 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f1c:	f000 f972 	bl	8005204 <vPortExitCritical>
}
 8004f20:	bf00      	nop
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	20000ef0 	.word	0x20000ef0
 8004f2c:	20000ec0 	.word	0x20000ec0
 8004f30:	20000ed4 	.word	0x20000ed4
 8004f34:	20000ee8 	.word	0x20000ee8
 8004f38:	20000eec 	.word	0x20000eec
 8004f3c:	20000f9c 	.word	0x20000f9c
 8004f40:	20000efc 	.word	0x20000efc
 8004f44:	08008774 	.word	0x08008774

08004f48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	3b04      	subs	r3, #4
 8004f58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3b04      	subs	r3, #4
 8004f66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f023 0201 	bic.w	r2, r3, #1
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	3b04      	subs	r3, #4
 8004f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f78:	4a0c      	ldr	r2, [pc, #48]	; (8004fac <pxPortInitialiseStack+0x64>)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3b14      	subs	r3, #20
 8004f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	3b04      	subs	r3, #4
 8004f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f06f 0202 	mvn.w	r2, #2
 8004f96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	3b20      	subs	r3, #32
 8004f9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr
 8004fac:	08004fb1 	.word	0x08004fb1

08004fb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004fba:	4b12      	ldr	r3, [pc, #72]	; (8005004 <prvTaskExitError+0x54>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc2:	d00a      	beq.n	8004fda <prvTaskExitError+0x2a>
	__asm volatile
 8004fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc8:	f383 8811 	msr	BASEPRI, r3
 8004fcc:	f3bf 8f6f 	isb	sy
 8004fd0:	f3bf 8f4f 	dsb	sy
 8004fd4:	60fb      	str	r3, [r7, #12]
}
 8004fd6:	bf00      	nop
 8004fd8:	e7fe      	b.n	8004fd8 <prvTaskExitError+0x28>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	60bb      	str	r3, [r7, #8]
}
 8004fec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004fee:	bf00      	nop
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0fc      	beq.n	8004ff0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ff6:	bf00      	nop
 8004ff8:	bf00      	nop
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	20000024 	.word	0x20000024
	...

08005010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005010:	4b07      	ldr	r3, [pc, #28]	; (8005030 <pxCurrentTCBConst2>)
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	6808      	ldr	r0, [r1, #0]
 8005016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800501a:	f380 8809 	msr	PSP, r0
 800501e:	f3bf 8f6f 	isb	sy
 8005022:	f04f 0000 	mov.w	r0, #0
 8005026:	f380 8811 	msr	BASEPRI, r0
 800502a:	4770      	bx	lr
 800502c:	f3af 8000 	nop.w

08005030 <pxCurrentTCBConst2>:
 8005030:	200009c0 	.word	0x200009c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop

08005038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005038:	4808      	ldr	r0, [pc, #32]	; (800505c <prvPortStartFirstTask+0x24>)
 800503a:	6800      	ldr	r0, [r0, #0]
 800503c:	6800      	ldr	r0, [r0, #0]
 800503e:	f380 8808 	msr	MSP, r0
 8005042:	f04f 0000 	mov.w	r0, #0
 8005046:	f380 8814 	msr	CONTROL, r0
 800504a:	b662      	cpsie	i
 800504c:	b661      	cpsie	f
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	f3bf 8f6f 	isb	sy
 8005056:	df00      	svc	0
 8005058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800505a:	bf00      	nop
 800505c:	e000ed08 	.word	0xe000ed08

08005060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005066:	4b46      	ldr	r3, [pc, #280]	; (8005180 <xPortStartScheduler+0x120>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a46      	ldr	r2, [pc, #280]	; (8005184 <xPortStartScheduler+0x124>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d10a      	bne.n	8005086 <xPortStartScheduler+0x26>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	613b      	str	r3, [r7, #16]
}
 8005082:	bf00      	nop
 8005084:	e7fe      	b.n	8005084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005086:	4b3e      	ldr	r3, [pc, #248]	; (8005180 <xPortStartScheduler+0x120>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a3f      	ldr	r2, [pc, #252]	; (8005188 <xPortStartScheduler+0x128>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10a      	bne.n	80050a6 <xPortStartScheduler+0x46>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	60fb      	str	r3, [r7, #12]
}
 80050a2:	bf00      	nop
 80050a4:	e7fe      	b.n	80050a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050a6:	4b39      	ldr	r3, [pc, #228]	; (800518c <xPortStartScheduler+0x12c>)
 80050a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	22ff      	movs	r2, #255	; 0xff
 80050b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	4b31      	ldr	r3, [pc, #196]	; (8005190 <xPortStartScheduler+0x130>)
 80050cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050ce:	4b31      	ldr	r3, [pc, #196]	; (8005194 <xPortStartScheduler+0x134>)
 80050d0:	2207      	movs	r2, #7
 80050d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050d4:	e009      	b.n	80050ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80050d6:	4b2f      	ldr	r3, [pc, #188]	; (8005194 <xPortStartScheduler+0x134>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	3b01      	subs	r3, #1
 80050dc:	4a2d      	ldr	r2, [pc, #180]	; (8005194 <xPortStartScheduler+0x134>)
 80050de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050ea:	78fb      	ldrb	r3, [r7, #3]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f2:	2b80      	cmp	r3, #128	; 0x80
 80050f4:	d0ef      	beq.n	80050d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80050f6:	4b27      	ldr	r3, [pc, #156]	; (8005194 <xPortStartScheduler+0x134>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f1c3 0307 	rsb	r3, r3, #7
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d00a      	beq.n	8005118 <xPortStartScheduler+0xb8>
	__asm volatile
 8005102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	60bb      	str	r3, [r7, #8]
}
 8005114:	bf00      	nop
 8005116:	e7fe      	b.n	8005116 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005118:	4b1e      	ldr	r3, [pc, #120]	; (8005194 <xPortStartScheduler+0x134>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	021b      	lsls	r3, r3, #8
 800511e:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <xPortStartScheduler+0x134>)
 8005120:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005122:	4b1c      	ldr	r3, [pc, #112]	; (8005194 <xPortStartScheduler+0x134>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800512a:	4a1a      	ldr	r2, [pc, #104]	; (8005194 <xPortStartScheduler+0x134>)
 800512c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	b2da      	uxtb	r2, r3
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005136:	4b18      	ldr	r3, [pc, #96]	; (8005198 <xPortStartScheduler+0x138>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a17      	ldr	r2, [pc, #92]	; (8005198 <xPortStartScheduler+0x138>)
 800513c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005140:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005142:	4b15      	ldr	r3, [pc, #84]	; (8005198 <xPortStartScheduler+0x138>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a14      	ldr	r2, [pc, #80]	; (8005198 <xPortStartScheduler+0x138>)
 8005148:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800514c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800514e:	f000 f8dd 	bl	800530c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005152:	4b12      	ldr	r3, [pc, #72]	; (800519c <xPortStartScheduler+0x13c>)
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005158:	f000 f8fc 	bl	8005354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800515c:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <xPortStartScheduler+0x140>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a0f      	ldr	r2, [pc, #60]	; (80051a0 <xPortStartScheduler+0x140>)
 8005162:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005166:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005168:	f7ff ff66 	bl	8005038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800516c:	f7fe ff54 	bl	8004018 <vTaskSwitchContext>
	prvTaskExitError();
 8005170:	f7ff ff1e 	bl	8004fb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	e000ed00 	.word	0xe000ed00
 8005184:	410fc271 	.word	0x410fc271
 8005188:	410fc270 	.word	0x410fc270
 800518c:	e000e400 	.word	0xe000e400
 8005190:	20000fec 	.word	0x20000fec
 8005194:	20000ff0 	.word	0x20000ff0
 8005198:	e000ed20 	.word	0xe000ed20
 800519c:	20000024 	.word	0x20000024
 80051a0:	e000ef34 	.word	0xe000ef34

080051a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
	__asm volatile
 80051aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ae:	f383 8811 	msr	BASEPRI, r3
 80051b2:	f3bf 8f6f 	isb	sy
 80051b6:	f3bf 8f4f 	dsb	sy
 80051ba:	607b      	str	r3, [r7, #4]
}
 80051bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051be:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <vPortEnterCritical+0x58>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3301      	adds	r3, #1
 80051c4:	4a0d      	ldr	r2, [pc, #52]	; (80051fc <vPortEnterCritical+0x58>)
 80051c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80051c8:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <vPortEnterCritical+0x58>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d10f      	bne.n	80051f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80051d0:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <vPortEnterCritical+0x5c>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00a      	beq.n	80051f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80051da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051de:	f383 8811 	msr	BASEPRI, r3
 80051e2:	f3bf 8f6f 	isb	sy
 80051e6:	f3bf 8f4f 	dsb	sy
 80051ea:	603b      	str	r3, [r7, #0]
}
 80051ec:	bf00      	nop
 80051ee:	e7fe      	b.n	80051ee <vPortEnterCritical+0x4a>
	}
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	20000024 	.word	0x20000024
 8005200:	e000ed04 	.word	0xe000ed04

08005204 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800520a:	4b12      	ldr	r3, [pc, #72]	; (8005254 <vPortExitCritical+0x50>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10a      	bne.n	8005228 <vPortExitCritical+0x24>
	__asm volatile
 8005212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	607b      	str	r3, [r7, #4]
}
 8005224:	bf00      	nop
 8005226:	e7fe      	b.n	8005226 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005228:	4b0a      	ldr	r3, [pc, #40]	; (8005254 <vPortExitCritical+0x50>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	3b01      	subs	r3, #1
 800522e:	4a09      	ldr	r2, [pc, #36]	; (8005254 <vPortExitCritical+0x50>)
 8005230:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005232:	4b08      	ldr	r3, [pc, #32]	; (8005254 <vPortExitCritical+0x50>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d105      	bne.n	8005246 <vPortExitCritical+0x42>
 800523a:	2300      	movs	r3, #0
 800523c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	f383 8811 	msr	BASEPRI, r3
}
 8005244:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20000024 	.word	0x20000024
	...

08005260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005260:	f3ef 8009 	mrs	r0, PSP
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	4b15      	ldr	r3, [pc, #84]	; (80052c0 <pxCurrentTCBConst>)
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	f01e 0f10 	tst.w	lr, #16
 8005270:	bf08      	it	eq
 8005272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527a:	6010      	str	r0, [r2, #0]
 800527c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005280:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005284:	f380 8811 	msr	BASEPRI, r0
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	f3bf 8f6f 	isb	sy
 8005290:	f7fe fec2 	bl	8004018 <vTaskSwitchContext>
 8005294:	f04f 0000 	mov.w	r0, #0
 8005298:	f380 8811 	msr	BASEPRI, r0
 800529c:	bc09      	pop	{r0, r3}
 800529e:	6819      	ldr	r1, [r3, #0]
 80052a0:	6808      	ldr	r0, [r1, #0]
 80052a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a6:	f01e 0f10 	tst.w	lr, #16
 80052aa:	bf08      	it	eq
 80052ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052b0:	f380 8809 	msr	PSP, r0
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	f3af 8000 	nop.w

080052c0 <pxCurrentTCBConst>:
 80052c0:	200009c0 	.word	0x200009c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052c4:	bf00      	nop
 80052c6:	bf00      	nop

080052c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
	__asm volatile
 80052ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d2:	f383 8811 	msr	BASEPRI, r3
 80052d6:	f3bf 8f6f 	isb	sy
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	607b      	str	r3, [r7, #4]
}
 80052e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80052e2:	f7fe fddf 	bl	8003ea4 <xTaskIncrementTick>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052ec:	4b06      	ldr	r3, [pc, #24]	; (8005308 <xPortSysTickHandler+0x40>)
 80052ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	2300      	movs	r3, #0
 80052f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	f383 8811 	msr	BASEPRI, r3
}
 80052fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005300:	bf00      	nop
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	e000ed04 	.word	0xe000ed04

0800530c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005310:	4b0b      	ldr	r3, [pc, #44]	; (8005340 <vPortSetupTimerInterrupt+0x34>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005316:	4b0b      	ldr	r3, [pc, #44]	; (8005344 <vPortSetupTimerInterrupt+0x38>)
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800531c:	4b0a      	ldr	r3, [pc, #40]	; (8005348 <vPortSetupTimerInterrupt+0x3c>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a0a      	ldr	r2, [pc, #40]	; (800534c <vPortSetupTimerInterrupt+0x40>)
 8005322:	fba2 2303 	umull	r2, r3, r2, r3
 8005326:	099b      	lsrs	r3, r3, #6
 8005328:	4a09      	ldr	r2, [pc, #36]	; (8005350 <vPortSetupTimerInterrupt+0x44>)
 800532a:	3b01      	subs	r3, #1
 800532c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800532e:	4b04      	ldr	r3, [pc, #16]	; (8005340 <vPortSetupTimerInterrupt+0x34>)
 8005330:	2207      	movs	r2, #7
 8005332:	601a      	str	r2, [r3, #0]
}
 8005334:	bf00      	nop
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	e000e010 	.word	0xe000e010
 8005344:	e000e018 	.word	0xe000e018
 8005348:	20000000 	.word	0x20000000
 800534c:	10624dd3 	.word	0x10624dd3
 8005350:	e000e014 	.word	0xe000e014

08005354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005354:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005364 <vPortEnableVFP+0x10>
 8005358:	6801      	ldr	r1, [r0, #0]
 800535a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800535e:	6001      	str	r1, [r0, #0]
 8005360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005362:	bf00      	nop
 8005364:	e000ed88 	.word	0xe000ed88

08005368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800536e:	f3ef 8305 	mrs	r3, IPSR
 8005372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2b0f      	cmp	r3, #15
 8005378:	d914      	bls.n	80053a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800537a:	4a17      	ldr	r2, [pc, #92]	; (80053d8 <vPortValidateInterruptPriority+0x70>)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4413      	add	r3, r2
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005384:	4b15      	ldr	r3, [pc, #84]	; (80053dc <vPortValidateInterruptPriority+0x74>)
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	7afa      	ldrb	r2, [r7, #11]
 800538a:	429a      	cmp	r2, r3
 800538c:	d20a      	bcs.n	80053a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	607b      	str	r3, [r7, #4]
}
 80053a0:	bf00      	nop
 80053a2:	e7fe      	b.n	80053a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80053a4:	4b0e      	ldr	r3, [pc, #56]	; (80053e0 <vPortValidateInterruptPriority+0x78>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80053ac:	4b0d      	ldr	r3, [pc, #52]	; (80053e4 <vPortValidateInterruptPriority+0x7c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d90a      	bls.n	80053ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80053b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	603b      	str	r3, [r7, #0]
}
 80053c6:	bf00      	nop
 80053c8:	e7fe      	b.n	80053c8 <vPortValidateInterruptPriority+0x60>
	}
 80053ca:	bf00      	nop
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	e000e3f0 	.word	0xe000e3f0
 80053dc:	20000fec 	.word	0x20000fec
 80053e0:	e000ed0c 	.word	0xe000ed0c
 80053e4:	20000ff0 	.word	0x20000ff0

080053e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b08a      	sub	sp, #40	; 0x28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053f0:	2300      	movs	r3, #0
 80053f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053f4:	f7fe fc9a 	bl	8003d2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053f8:	4b5b      	ldr	r3, [pc, #364]	; (8005568 <pvPortMalloc+0x180>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005400:	f000 f920 	bl	8005644 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005404:	4b59      	ldr	r3, [pc, #356]	; (800556c <pvPortMalloc+0x184>)
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4013      	ands	r3, r2
 800540c:	2b00      	cmp	r3, #0
 800540e:	f040 8093 	bne.w	8005538 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d01d      	beq.n	8005454 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005418:	2208      	movs	r2, #8
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	2b00      	cmp	r3, #0
 8005428:	d014      	beq.n	8005454 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f023 0307 	bic.w	r3, r3, #7
 8005430:	3308      	adds	r3, #8
 8005432:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f003 0307 	and.w	r3, r3, #7
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <pvPortMalloc+0x6c>
	__asm volatile
 800543e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005442:	f383 8811 	msr	BASEPRI, r3
 8005446:	f3bf 8f6f 	isb	sy
 800544a:	f3bf 8f4f 	dsb	sy
 800544e:	617b      	str	r3, [r7, #20]
}
 8005450:	bf00      	nop
 8005452:	e7fe      	b.n	8005452 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d06e      	beq.n	8005538 <pvPortMalloc+0x150>
 800545a:	4b45      	ldr	r3, [pc, #276]	; (8005570 <pvPortMalloc+0x188>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	429a      	cmp	r2, r3
 8005462:	d869      	bhi.n	8005538 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005464:	4b43      	ldr	r3, [pc, #268]	; (8005574 <pvPortMalloc+0x18c>)
 8005466:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005468:	4b42      	ldr	r3, [pc, #264]	; (8005574 <pvPortMalloc+0x18c>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800546e:	e004      	b.n	800547a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	429a      	cmp	r2, r3
 8005482:	d903      	bls.n	800548c <pvPortMalloc+0xa4>
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1f1      	bne.n	8005470 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800548c:	4b36      	ldr	r3, [pc, #216]	; (8005568 <pvPortMalloc+0x180>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005492:	429a      	cmp	r2, r3
 8005494:	d050      	beq.n	8005538 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2208      	movs	r2, #8
 800549c:	4413      	add	r3, r2
 800549e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	1ad2      	subs	r2, r2, r3
 80054b0:	2308      	movs	r3, #8
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d91f      	bls.n	80054f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4413      	add	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f003 0307 	and.w	r3, r3, #7
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <pvPortMalloc+0xf8>
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	613b      	str	r3, [r7, #16]
}
 80054dc:	bf00      	nop
 80054de:	e7fe      	b.n	80054de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	1ad2      	subs	r2, r2, r3
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054f2:	69b8      	ldr	r0, [r7, #24]
 80054f4:	f000 f908 	bl	8005708 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054f8:	4b1d      	ldr	r3, [pc, #116]	; (8005570 <pvPortMalloc+0x188>)
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	4a1b      	ldr	r2, [pc, #108]	; (8005570 <pvPortMalloc+0x188>)
 8005504:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005506:	4b1a      	ldr	r3, [pc, #104]	; (8005570 <pvPortMalloc+0x188>)
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <pvPortMalloc+0x190>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d203      	bcs.n	800551a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005512:	4b17      	ldr	r3, [pc, #92]	; (8005570 <pvPortMalloc+0x188>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a18      	ldr	r2, [pc, #96]	; (8005578 <pvPortMalloc+0x190>)
 8005518:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	4b13      	ldr	r3, [pc, #76]	; (800556c <pvPortMalloc+0x184>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	431a      	orrs	r2, r3
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800552e:	4b13      	ldr	r3, [pc, #76]	; (800557c <pvPortMalloc+0x194>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3301      	adds	r3, #1
 8005534:	4a11      	ldr	r2, [pc, #68]	; (800557c <pvPortMalloc+0x194>)
 8005536:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005538:	f7fe fc06 	bl	8003d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <pvPortMalloc+0x174>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	60fb      	str	r3, [r7, #12]
}
 8005558:	bf00      	nop
 800555a:	e7fe      	b.n	800555a <pvPortMalloc+0x172>
	return pvReturn;
 800555c:	69fb      	ldr	r3, [r7, #28]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3728      	adds	r7, #40	; 0x28
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20004bfc 	.word	0x20004bfc
 800556c:	20004c10 	.word	0x20004c10
 8005570:	20004c00 	.word	0x20004c00
 8005574:	20004bf4 	.word	0x20004bf4
 8005578:	20004c04 	.word	0x20004c04
 800557c:	20004c08 	.word	0x20004c08

08005580 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d04d      	beq.n	800562e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005592:	2308      	movs	r3, #8
 8005594:	425b      	negs	r3, r3
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	4413      	add	r3, r2
 800559a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	4b24      	ldr	r3, [pc, #144]	; (8005638 <vPortFree+0xb8>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4013      	ands	r3, r2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10a      	bne.n	80055c4 <vPortFree+0x44>
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b2:	f383 8811 	msr	BASEPRI, r3
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	60fb      	str	r3, [r7, #12]
}
 80055c0:	bf00      	nop
 80055c2:	e7fe      	b.n	80055c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <vPortFree+0x62>
	__asm volatile
 80055cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	60bb      	str	r3, [r7, #8]
}
 80055de:	bf00      	nop
 80055e0:	e7fe      	b.n	80055e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	4b14      	ldr	r3, [pc, #80]	; (8005638 <vPortFree+0xb8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4013      	ands	r3, r2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01e      	beq.n	800562e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d11a      	bne.n	800562e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	4b0e      	ldr	r3, [pc, #56]	; (8005638 <vPortFree+0xb8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	43db      	mvns	r3, r3
 8005602:	401a      	ands	r2, r3
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005608:	f7fe fb90 	bl	8003d2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	4b0a      	ldr	r3, [pc, #40]	; (800563c <vPortFree+0xbc>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4413      	add	r3, r2
 8005616:	4a09      	ldr	r2, [pc, #36]	; (800563c <vPortFree+0xbc>)
 8005618:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800561a:	6938      	ldr	r0, [r7, #16]
 800561c:	f000 f874 	bl	8005708 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005620:	4b07      	ldr	r3, [pc, #28]	; (8005640 <vPortFree+0xc0>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	4a06      	ldr	r2, [pc, #24]	; (8005640 <vPortFree+0xc0>)
 8005628:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800562a:	f7fe fb8d 	bl	8003d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800562e:	bf00      	nop
 8005630:	3718      	adds	r7, #24
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20004c10 	.word	0x20004c10
 800563c:	20004c00 	.word	0x20004c00
 8005640:	20004c0c 	.word	0x20004c0c

08005644 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800564a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800564e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005650:	4b27      	ldr	r3, [pc, #156]	; (80056f0 <prvHeapInit+0xac>)
 8005652:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00c      	beq.n	8005678 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	3307      	adds	r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0307 	bic.w	r3, r3, #7
 800566a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	4a1f      	ldr	r2, [pc, #124]	; (80056f0 <prvHeapInit+0xac>)
 8005674:	4413      	add	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800567c:	4a1d      	ldr	r2, [pc, #116]	; (80056f4 <prvHeapInit+0xb0>)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005682:	4b1c      	ldr	r3, [pc, #112]	; (80056f4 <prvHeapInit+0xb0>)
 8005684:	2200      	movs	r2, #0
 8005686:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	4413      	add	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005690:	2208      	movs	r2, #8
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	1a9b      	subs	r3, r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0307 	bic.w	r3, r3, #7
 800569e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4a15      	ldr	r2, [pc, #84]	; (80056f8 <prvHeapInit+0xb4>)
 80056a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80056a6:	4b14      	ldr	r3, [pc, #80]	; (80056f8 <prvHeapInit+0xb4>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2200      	movs	r2, #0
 80056ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80056ae:	4b12      	ldr	r3, [pc, #72]	; (80056f8 <prvHeapInit+0xb4>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	1ad2      	subs	r2, r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80056c4:	4b0c      	ldr	r3, [pc, #48]	; (80056f8 <prvHeapInit+0xb4>)
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	4a0a      	ldr	r2, [pc, #40]	; (80056fc <prvHeapInit+0xb8>)
 80056d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	4a09      	ldr	r2, [pc, #36]	; (8005700 <prvHeapInit+0xbc>)
 80056da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056dc:	4b09      	ldr	r3, [pc, #36]	; (8005704 <prvHeapInit+0xc0>)
 80056de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80056e2:	601a      	str	r2, [r3, #0]
}
 80056e4:	bf00      	nop
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	20000ff4 	.word	0x20000ff4
 80056f4:	20004bf4 	.word	0x20004bf4
 80056f8:	20004bfc 	.word	0x20004bfc
 80056fc:	20004c04 	.word	0x20004c04
 8005700:	20004c00 	.word	0x20004c00
 8005704:	20004c10 	.word	0x20004c10

08005708 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005710:	4b28      	ldr	r3, [pc, #160]	; (80057b4 <prvInsertBlockIntoFreeList+0xac>)
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	e002      	b.n	800571c <prvInsertBlockIntoFreeList+0x14>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	429a      	cmp	r2, r3
 8005724:	d8f7      	bhi.n	8005716 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	4413      	add	r3, r2
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	429a      	cmp	r2, r3
 8005736:	d108      	bne.n	800574a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	441a      	add	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	441a      	add	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	429a      	cmp	r2, r3
 800575c:	d118      	bne.n	8005790 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	4b15      	ldr	r3, [pc, #84]	; (80057b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	429a      	cmp	r2, r3
 8005768:	d00d      	beq.n	8005786 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	441a      	add	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	e008      	b.n	8005798 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005786:	4b0c      	ldr	r3, [pc, #48]	; (80057b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	601a      	str	r2, [r3, #0]
 800578e:	e003      	b.n	8005798 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	429a      	cmp	r2, r3
 800579e:	d002      	beq.n	80057a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057a6:	bf00      	nop
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	20004bf4 	.word	0x20004bf4
 80057b8:	20004bfc 	.word	0x20004bfc

080057bc <CommandLineParser>:
#include "CLI_Interface.h"

FIFO_Buffer Command_Line_Buffer;

static void CommandLineParser()
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	af00      	add	r7, sp, #0
	if(strcmp("xaxis\r", Command_Line_Buffer.buffer) == 0){
 80057c0:	4915      	ldr	r1, [pc, #84]	; (8005818 <CommandLineParser+0x5c>)
 80057c2:	4816      	ldr	r0, [pc, #88]	; (800581c <CommandLineParser+0x60>)
 80057c4:	f7fa fd0c 	bl	80001e0 <strcmp>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d106      	bne.n	80057dc <CommandLineParser+0x20>
		axis_to_display = x_axis;
 80057ce:	4b14      	ldr	r3, [pc, #80]	; (8005820 <CommandLineParser+0x64>)
 80057d0:	2201      	movs	r2, #1
 80057d2:	701a      	strb	r2, [r3, #0]
		ClearBuffer(&Command_Line_Buffer);}
 80057d4:	4810      	ldr	r0, [pc, #64]	; (8005818 <CommandLineParser+0x5c>)
 80057d6:	f7fb fa11 	bl	8000bfc <ClearBuffer>
		ClearBuffer(&Command_Line_Buffer);}

	else if(strcmp("zaxis\r", Command_Line_Buffer.buffer) == 0){
		axis_to_display = z_axis;
		ClearBuffer(&Command_Line_Buffer);}
}
 80057da:	e01a      	b.n	8005812 <CommandLineParser+0x56>
	else if(strcmp("yaxis\r", Command_Line_Buffer.buffer) == 0){
 80057dc:	490e      	ldr	r1, [pc, #56]	; (8005818 <CommandLineParser+0x5c>)
 80057de:	4811      	ldr	r0, [pc, #68]	; (8005824 <CommandLineParser+0x68>)
 80057e0:	f7fa fcfe 	bl	80001e0 <strcmp>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d106      	bne.n	80057f8 <CommandLineParser+0x3c>
		axis_to_display = y_axis;
 80057ea:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <CommandLineParser+0x64>)
 80057ec:	2202      	movs	r2, #2
 80057ee:	701a      	strb	r2, [r3, #0]
		ClearBuffer(&Command_Line_Buffer);}
 80057f0:	4809      	ldr	r0, [pc, #36]	; (8005818 <CommandLineParser+0x5c>)
 80057f2:	f7fb fa03 	bl	8000bfc <ClearBuffer>
}
 80057f6:	e00c      	b.n	8005812 <CommandLineParser+0x56>
	else if(strcmp("zaxis\r", Command_Line_Buffer.buffer) == 0){
 80057f8:	4907      	ldr	r1, [pc, #28]	; (8005818 <CommandLineParser+0x5c>)
 80057fa:	480b      	ldr	r0, [pc, #44]	; (8005828 <CommandLineParser+0x6c>)
 80057fc:	f7fa fcf0 	bl	80001e0 <strcmp>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d105      	bne.n	8005812 <CommandLineParser+0x56>
		axis_to_display = z_axis;
 8005806:	4b06      	ldr	r3, [pc, #24]	; (8005820 <CommandLineParser+0x64>)
 8005808:	2203      	movs	r2, #3
 800580a:	701a      	strb	r2, [r3, #0]
		ClearBuffer(&Command_Line_Buffer);}
 800580c:	4802      	ldr	r0, [pc, #8]	; (8005818 <CommandLineParser+0x5c>)
 800580e:	f7fb f9f5 	bl	8000bfc <ClearBuffer>
}
 8005812:	bf00      	nop
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	20004c14 	.word	0x20004c14
 800581c:	0800877c 	.word	0x0800877c
 8005820:	200002c0 	.word	0x200002c0
 8005824:	08008784 	.word	0x08008784
 8005828:	0800878c 	.word	0x0800878c

0800582c <CommandLineRead>:


void CommandLineRead(void *pvParameters)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	axis_to_display = no_axis;
 8005834:	4b08      	ldr	r3, [pc, #32]	; (8005858 <CommandLineRead+0x2c>)
 8005836:	2200      	movs	r2, #0
 8005838:	701a      	strb	r2, [r3, #0]

	while(1)
	{
		cli_interface++;
 800583a:	4b08      	ldr	r3, [pc, #32]	; (800585c <CommandLineRead+0x30>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3301      	adds	r3, #1
 8005840:	4a06      	ldr	r2, [pc, #24]	; (800585c <CommandLineRead+0x30>)
 8005842:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(read_uart, portMAX_DELAY);
 8005844:	4b06      	ldr	r3, [pc, #24]	; (8005860 <CommandLineRead+0x34>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f04f 31ff 	mov.w	r1, #4294967295
 800584c:	4618      	mov	r0, r3
 800584e:	f7fd fdd3 	bl	80033f8 <xQueueSemaphoreTake>

		CommandLineParser();
 8005852:	f7ff ffb3 	bl	80057bc <CommandLineParser>
		cli_interface++;
 8005856:	e7f0      	b.n	800583a <CommandLineRead+0xe>
 8005858:	200002c0 	.word	0x200002c0
 800585c:	200002b8 	.word	0x200002b8
 8005860:	200002a4 	.word	0x200002a4

08005864 <USART2_IRQHandler>:

/*
 * @Brief	Interrupt Service Routine
 */
void USART2_IRQHandler(void)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
	if((USART2->SR) && (UART_SR_RXNE_Mask))
 800586a:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <USART2_IRQHandler+0x54>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d01e      	beq.n	80058b0 <USART2_IRQHandler+0x4c>
	{
		//Push value form UART RX Buffer into FIFIO Buffer
		if(Push(&Command_Line_Buffer, ReadByte(&UART2)))
 8005872:	4812      	ldr	r0, [pc, #72]	; (80058bc <USART2_IRQHandler+0x58>)
 8005874:	f7fd f83c 	bl	80028f0 <ReadByte>
 8005878:	4603      	mov	r3, r0
 800587a:	4619      	mov	r1, r3
 800587c:	4810      	ldr	r0, [pc, #64]	; (80058c0 <USART2_IRQHandler+0x5c>)
 800587e:	f7fb f9df 	bl	8000c40 <Push>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d013      	beq.n	80058b0 <USART2_IRQHandler+0x4c>
		{
			BaseType_t xHigherPriorityTaskWoken = pdTRUE;
 8005888:	2301      	movs	r3, #1
 800588a:	607b      	str	r3, [r7, #4]

			xSemaphoreGiveFromISR(read_uart, &xHigherPriorityTaskWoken);
 800588c:	4b0d      	ldr	r3, [pc, #52]	; (80058c4 <USART2_IRQHandler+0x60>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	1d3a      	adds	r2, r7, #4
 8005892:	4611      	mov	r1, r2
 8005894:	4618      	mov	r0, r3
 8005896:	f7fd fc42 	bl	800311e <xQueueGiveFromISR>

			//Causes a context switch for the CPU
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <USART2_IRQHandler+0x4c>
 80058a0:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <USART2_IRQHandler+0x64>)
 80058a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	f3bf 8f4f 	dsb	sy
 80058ac:	f3bf 8f6f 	isb	sy
		}
	}

}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40004400 	.word	0x40004400
 80058bc:	20000284 	.word	0x20000284
 80058c0:	20004c14 	.word	0x20004c14
 80058c4:	200002a4 	.word	0x200002a4
 80058c8:	e000ed04 	.word	0xe000ed04

080058cc <InitFIRFilter>:

/*
 * @Brief	Used to initialize the FIR filter by setting default values to 0.
 */
static void InitFIRFilter(FIR_LowPass_Filter *filter)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
	//Clear the FIFO buffers
	for(int index = 0; index <= FIR_FILTER_ORDER; index++)
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	e009      	b.n	80058ee <InitFIRFilter+0x22>
	{
		filter->moving_avg_buffer[index] = 0.0f;
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	4413      	add	r3, r2
 80058e2:	f04f 0200 	mov.w	r2, #0
 80058e6:	601a      	str	r2, [r3, #0]
	for(int index = 0; index <= FIR_FILTER_ORDER; index++)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3301      	adds	r3, #1
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	ddf2      	ble.n	80058da <InitFIRFilter+0xe>
	}

	//Ensure the head of the FIFO is starting at index 0
	filter->input_front = 0;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	//Set the initial output to 0
	filter->output = 0.0f;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	649a      	str	r2, [r3, #72]	; 0x48

}
 8005904:	bf00      	nop
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <FIRFilterComputation>:
 * @Note	This filter (unlike the IIR) was implemented linearly based off the convolution sum formula.
 *
 * @Note	This filter is based off a low pass FIR filter with a Hanning window applied.
 */
static void FIRFilterComputation(FIR_LowPass_Filter *filter, AccelerometerData *input)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
	uint8_t indexCounter;

	//Store the current input in the FIFO
	filter->moving_avg_buffer[filter->input_front] = input->value;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005920:	4618      	mov	r0, r3
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	6879      	ldr	r1, [r7, #4]
 8005928:	0083      	lsls	r3, r0, #2
 800592a:	440b      	add	r3, r1
 800592c:	601a      	str	r2, [r3, #0]

	//Increment the head of the FIFO and ensure it wraps around forming a circular buffer
	filter->input_front = (filter->input_front + 1) % (FIR_FILTER_ORDER + 1);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	4b24      	ldr	r3, [pc, #144]	; (80059c8 <FIRFilterComputation+0xb8>)
 8005938:	fb83 1302 	smull	r1, r3, r3, r2
 800593c:	10d9      	asrs	r1, r3, #3
 800593e:	17d3      	asrs	r3, r2, #31
 8005940:	1ac9      	subs	r1, r1, r3
 8005942:	460b      	mov	r3, r1
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	440b      	add	r3, r1
 8005948:	1ad1      	subs	r1, r2, r3
 800594a:	b2ca      	uxtb	r2, r1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	indexCounter = filter->input_front;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005958:	73fb      	strb	r3, [r7, #15]
	filter->output = 0.0f;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	649a      	str	r2, [r3, #72]	; 0x48

	//Convolution of input values and coefficients
	for(int i = 0; i <= FIR_FILTER_ORDER; i++)
 8005962:	2300      	movs	r3, #0
 8005964:	60bb      	str	r3, [r7, #8]
 8005966:	e021      	b.n	80059ac <FIRFilterComputation+0x9c>
	{
		//Retrieve the input values from the FIFO Buffer
		if(indexCounter == 0)
 8005968:	7bfb      	ldrb	r3, [r7, #15]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d102      	bne.n	8005974 <FIRFilterComputation+0x64>
		{
			indexCounter = FIR_FILTER_ORDER;
 800596e:	2310      	movs	r3, #16
 8005970:	73fb      	strb	r3, [r7, #15]
 8005972:	e002      	b.n	800597a <FIRFilterComputation+0x6a>
		}
		else
		{
			indexCounter--;
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	3b01      	subs	r3, #1
 8005978:	73fb      	strb	r3, [r7, #15]
		}

		//Multiply value by the filter coefficient
		filter->output += (filter->moving_avg_buffer[indexCounter]) * (FIR_FILTER_COEFFICIENTS[i]);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	edd3 6a00 	vldr	s13, [r3]
 800598c:	4a0f      	ldr	r2, [pc, #60]	; (80059cc <FIRFilterComputation+0xbc>)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4413      	add	r3, r2
 8005994:	edd3 7a00 	vldr	s15, [r3]
 8005998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800599c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	for(int i = 0; i <= FIR_FILTER_ORDER; i++)
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	3301      	adds	r3, #1
 80059aa:	60bb      	str	r3, [r7, #8]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2b10      	cmp	r3, #16
 80059b0:	ddda      	ble.n	8005968 <FIRFilterComputation+0x58>
	}

	input->value = filter->output;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	605a      	str	r2, [r3, #4]
}
 80059ba:	bf00      	nop
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	78787879 	.word	0x78787879
 80059cc:	20000028 	.word	0x20000028

080059d0 <DataProcessing>:

void DataProcessing(void *pvParameters)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b0c0      	sub	sp, #256	; 0x100
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
	AccelerometerData rec_data;
	FIR_LowPass_Filter x_lowpass, y_lowpass, z_lowpass;
	float input = 0.0, output = 0;
 80059d8:	f04f 0300 	mov.w	r3, #0
 80059dc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80059e0:	f04f 0300 	mov.w	r3, #0
 80059e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	/*IIR_LowPass_Filter cascade1, cascade2, cascade3;
	InitCascade(&cascade1, NUMERATOR_CASCADE1_COEFFICIENTS, DENOMINATOR_CASCADE1_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE1);
	InitCascade(&cascade2, NUMERATOR_CASCADE2_COEFFICIENTS, DENOMINATOR_CASCADE2_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE2);
	InitCascade(&cascade3, NUMERATOR_CASCADE3_COEFFICIENTS, DENOMINATOR_CASCADE3_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE3);*/

	InitFIRFilter(&x_lowpass);
 80059e8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7ff ff6d 	bl	80058cc <InitFIRFilter>
	InitFIRFilter(&y_lowpass);
 80059f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7ff ff68 	bl	80058cc <InitFIRFilter>
	InitFIRFilter(&z_lowpass);
 80059fc:	f107 0308 	add.w	r3, r7, #8
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7ff ff63 	bl	80058cc <InitFIRFilter>
	TickType_t _10ms = pdMS_TO_TICKS(10);
 8005a06:	230a      	movs	r3, #10
 8005a08:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

	while(1)
	{
		filterTask++;
 8005a0c:	4b20      	ldr	r3, [pc, #128]	; (8005a90 <DataProcessing+0xc0>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3301      	adds	r3, #1
 8005a12:	4a1f      	ldr	r2, [pc, #124]	; (8005a90 <DataProcessing+0xc0>)
 8005a14:	6013      	str	r3, [r2, #0]

		xQueueReceive(adxl_data_queue, &rec_data, 0);			//Read accelerometer data from FreeRTOS queue
 8005a16:	4b1f      	ldr	r3, [pc, #124]	; (8005a94 <DataProcessing+0xc4>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8005a1e:	2200      	movs	r2, #0
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fd fc09 	bl	8003238 <xQueueReceive>

		switch(rec_data.axis)
 8005a26:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 8005a2a:	2b03      	cmp	r3, #3
 8005a2c:	d01c      	beq.n	8005a68 <DataProcessing+0x98>
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	dc23      	bgt.n	8005a7a <DataProcessing+0xaa>
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d002      	beq.n	8005a3c <DataProcessing+0x6c>
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d00d      	beq.n	8005a56 <DataProcessing+0x86>
 8005a3a:	e01e      	b.n	8005a7a <DataProcessing+0xaa>
		{
			case x_axis:
				input = rec_data.value;
 8005a3c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005a40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
				FIRFilterComputation(&x_lowpass, &rec_data);
 8005a44:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8005a48:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7ff ff5e 	bl	8005910 <FIRFilterComputation>
				break;
 8005a54:	e011      	b.n	8005a7a <DataProcessing+0xaa>

			case y_axis:
				FIRFilterComputation(&y_lowpass, &rec_data);
 8005a56:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8005a5a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005a5e:	4611      	mov	r1, r2
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff ff55 	bl	8005910 <FIRFilterComputation>
				break;
 8005a66:	e008      	b.n	8005a7a <DataProcessing+0xaa>

			case z_axis:
				FIRFilterComputation(&z_lowpass, &rec_data);
 8005a68:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8005a6c:	f107 0308 	add.w	r3, r7, #8
 8005a70:	4611      	mov	r1, r2
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7ff ff4c 	bl	8005910 <FIRFilterComputation>
				break;
 8005a78:	bf00      	nop
		}

		xQueueSend(filtered_data_queue, &rec_data, _10ms);
 8005a7a:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <DataProcessing+0xc8>)
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8005a82:	2300      	movs	r3, #0
 8005a84:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8005a88:	f7fd f9b0 	bl	8002dec <xQueueGenericSend>
		filterTask++;
 8005a8c:	e7be      	b.n	8005a0c <DataProcessing+0x3c>
 8005a8e:	bf00      	nop
 8005a90:	200002b0 	.word	0x200002b0
 8005a94:	20000298 	.word	0x20000298
 8005a98:	2000029c 	.word	0x2000029c

08005a9c <SetDutyCycle>:
#include "PulseWidthMod_Output.h"

static void SetDutyCycle(uint8_t channel, int value)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	6039      	str	r1, [r7, #0]
 8005aa6:	71fb      	strb	r3, [r7, #7]
	if(value < 0)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	da02      	bge.n	8005ab4 <SetDutyCycle+0x18>
	{
		value *= (-1);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	425b      	negs	r3, r3
 8005ab2:	603b      	str	r3, [r7, #0]
	}

	switch(channel)
 8005ab4:	79fb      	ldrb	r3, [r7, #7]
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d00e      	beq.n	8005ad8 <SetDutyCycle+0x3c>
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	dc10      	bgt.n	8005ae0 <SetDutyCycle+0x44>
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d002      	beq.n	8005ac8 <SetDutyCycle+0x2c>
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d004      	beq.n	8005ad0 <SetDutyCycle+0x34>

	case 4:
		TIM3->CCR4 = value;
		break;
	}
}
 8005ac6:	e00b      	b.n	8005ae0 <SetDutyCycle+0x44>
		TIM3->CCR1 = value;
 8005ac8:	4a08      	ldr	r2, [pc, #32]	; (8005aec <SetDutyCycle+0x50>)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8005ace:	e007      	b.n	8005ae0 <SetDutyCycle+0x44>
		TIM3->CCR2 = value;
 8005ad0:	4a06      	ldr	r2, [pc, #24]	; (8005aec <SetDutyCycle+0x50>)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8005ad6:	e003      	b.n	8005ae0 <SetDutyCycle+0x44>
		TIM3->CCR4 = value;
 8005ad8:	4a04      	ldr	r2, [pc, #16]	; (8005aec <SetDutyCycle+0x50>)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8005ade:	bf00      	nop
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr
 8005aec:	40000400 	.word	0x40000400

08005af0 <DisplayData_PWM>:

void DisplayData_PWM(void *pvParameters)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
	AccelerometerData rec_data;

	while(1)
	{
		xQueueReceive(print_data, &rec_data, 0);
 8005af8:	4b1d      	ldr	r3, [pc, #116]	; (8005b70 <DisplayData_PWM+0x80>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f107 0108 	add.w	r1, r7, #8
 8005b00:	2200      	movs	r2, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7fd fb98 	bl	8003238 <xQueueReceive>
		pwm_count++;
 8005b08:	4b1a      	ldr	r3, [pc, #104]	; (8005b74 <DisplayData_PWM+0x84>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	4a19      	ldr	r2, [pc, #100]	; (8005b74 <DisplayData_PWM+0x84>)
 8005b10:	6013      	str	r3, [r2, #0]

		switch(rec_data.axis)
 8005b12:	7a3b      	ldrb	r3, [r7, #8]
 8005b14:	2b03      	cmp	r3, #3
 8005b16:	d8ef      	bhi.n	8005af8 <DisplayData_PWM+0x8>
 8005b18:	a201      	add	r2, pc, #4	; (adr r2, 8005b20 <DisplayData_PWM+0x30>)
 8005b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1e:	bf00      	nop
 8005b20:	08005af9 	.word	0x08005af9
 8005b24:	08005b31 	.word	0x08005b31
 8005b28:	08005b45 	.word	0x08005b45
 8005b2c:	08005b59 	.word	0x08005b59
		{
		case no_axis:
			break;

		case x_axis:
			SetDutyCycle(1, (int)rec_data.value);
 8005b30:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b38:	ee17 1a90 	vmov	r1, s15
 8005b3c:	2001      	movs	r0, #1
 8005b3e:	f7ff ffad 	bl	8005a9c <SetDutyCycle>
			break;
 8005b42:	e014      	b.n	8005b6e <DisplayData_PWM+0x7e>

		case y_axis:
			SetDutyCycle(2, (int)rec_data.value);
 8005b44:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b4c:	ee17 1a90 	vmov	r1, s15
 8005b50:	2002      	movs	r0, #2
 8005b52:	f7ff ffa3 	bl	8005a9c <SetDutyCycle>
			break;
 8005b56:	e00a      	b.n	8005b6e <DisplayData_PWM+0x7e>

		case z_axis:
			SetDutyCycle(4, (int)rec_data.value);
 8005b58:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b60:	ee17 1a90 	vmov	r1, s15
 8005b64:	2004      	movs	r0, #4
 8005b66:	f7ff ff99 	bl	8005a9c <SetDutyCycle>
			break;
 8005b6a:	bf00      	nop
 8005b6c:	e7c4      	b.n	8005af8 <DisplayData_PWM+0x8>
		xQueueReceive(print_data, &rec_data, 0);
 8005b6e:	e7c3      	b.n	8005af8 <DisplayData_PWM+0x8>
 8005b70:	200002a0 	.word	0x200002a0
 8005b74:	200002bc 	.word	0x200002bc

08005b78 <InitADXL>:
/*
 * @Brief	Used to initialize ADXL registers: Set range to +-4g, allow continous
 * reading of data registers and set transfer frequency at 100Hz.
 */
static void InitADXL()
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
	uint8_t adxl_set_data_format[2] = {0x31, 0x01};
 8005b7e:	f240 1331 	movw	r3, #305	; 0x131
 8005b82:	81bb      	strh	r3, [r7, #12]
	uint8_t adxl_clear_powerctl_reg[2] = {0x2D, 0x00};
 8005b84:	232d      	movs	r3, #45	; 0x2d
 8005b86:	813b      	strh	r3, [r7, #8]
	uint8_t adxl_set_powerctl_reg[2] = {0x2D, 0x08};
 8005b88:	f640 032d 	movw	r3, #2093	; 0x82d
 8005b8c:	80bb      	strh	r3, [r7, #4]
	uint8_t adxl_set_bw_rate_reg[2] = {0x2C, 0x0A};
 8005b8e:	f640 232c 	movw	r3, #2604	; 0xa2c
 8005b92:	803b      	strh	r3, [r7, #0]

	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_clear_powerctl_reg, 2);
 8005b94:	f107 0208 	add.w	r2, r7, #8
 8005b98:	2302      	movs	r3, #2
 8005b9a:	490d      	ldr	r1, [pc, #52]	; (8005bd0 <InitADXL+0x58>)
 8005b9c:	480d      	ldr	r0, [pc, #52]	; (8005bd4 <InitADXL+0x5c>)
 8005b9e:	f7fc fc0c 	bl	80023ba <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_data_format, 2);
 8005ba2:	f107 020c 	add.w	r2, r7, #12
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	4909      	ldr	r1, [pc, #36]	; (8005bd0 <InitADXL+0x58>)
 8005baa:	480a      	ldr	r0, [pc, #40]	; (8005bd4 <InitADXL+0x5c>)
 8005bac:	f7fc fc05 	bl	80023ba <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_bw_rate_reg, 2);
 8005bb0:	463a      	mov	r2, r7
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	4906      	ldr	r1, [pc, #24]	; (8005bd0 <InitADXL+0x58>)
 8005bb6:	4807      	ldr	r0, [pc, #28]	; (8005bd4 <InitADXL+0x5c>)
 8005bb8:	f7fc fbff 	bl	80023ba <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_powerctl_reg, 2);
 8005bbc:	1d3a      	adds	r2, r7, #4
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	4903      	ldr	r1, [pc, #12]	; (8005bd0 <InitADXL+0x58>)
 8005bc2:	4804      	ldr	r0, [pc, #16]	; (8005bd4 <InitADXL+0x5c>)
 8005bc4:	f7fc fbf9 	bl	80023ba <SPI_MultiSlave_TransmitIT>
}
 8005bc8:	bf00      	nop
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	20000278 	.word	0x20000278
 8005bd4:	20000250 	.word	0x20000250

08005bd8 <ReadADXLData>:

void ReadADXLData(void *pvParameters)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08c      	sub	sp, #48	; 0x30
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	6078      	str	r0, [r7, #4]
	AccelerometerData data;

	uint8_t adxl_address[1] = {0xF2};	//Address of data register to read from
 8005be0:	23f2      	movs	r3, #242	; 0xf2
 8005be2:	743b      	strb	r3, [r7, #16]
	uint8_t adxl_data_rec[7];			//Buffer to store the adxl data
	int16_t x, y, z;					//Variables that will store the data from the buffer

	InitADXL();
 8005be4:	f7ff ffc8 	bl	8005b78 <InitADXL>

	TickType_t _5ms = pdMS_TO_TICKS(5);
 8005be8:	2305      	movs	r3, #5
 8005bea:	627b      	str	r3, [r7, #36]	; 0x24

	while(1)
	{
		readingTask++;
 8005bec:	4b2d      	ldr	r3, [pc, #180]	; (8005ca4 <ReadADXLData+0xcc>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	4a2c      	ldr	r2, [pc, #176]	; (8005ca4 <ReadADXLData+0xcc>)
 8005bf4:	6013      	str	r3, [r2, #0]

		//Reading data from the SPI
		SPI_MultiSlave_RecieveIT(&SPI1_Example, &ADXL, adxl_data_rec, 7, *adxl_address);
 8005bf6:	7c3b      	ldrb	r3, [r7, #16]
 8005bf8:	f107 0208 	add.w	r2, r7, #8
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	2307      	movs	r3, #7
 8005c00:	4929      	ldr	r1, [pc, #164]	; (8005ca8 <ReadADXLData+0xd0>)
 8005c02:	482a      	ldr	r0, [pc, #168]	; (8005cac <ReadADXLData+0xd4>)
 8005c04:	f7fc fc03 	bl	800240e <SPI_MultiSlave_RecieveIT>

		/*
		* Convert the data into usable/readable values - this can be found in the ADXL345 documentation,
		* and send the stored values to a queue.
		*/
		x = ((adxl_data_rec[2] << 8) | adxl_data_rec[1]);
 8005c08:	7abb      	ldrb	r3, [r7, #10]
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	b21a      	sxth	r2, r3
 8005c0e:	7a7b      	ldrb	r3, [r7, #9]
 8005c10:	b21b      	sxth	r3, r3
 8005c12:	4313      	orrs	r3, r2
 8005c14:	847b      	strh	r3, [r7, #34]	; 0x22
		data.axis = x_axis;
 8005c16:	2301      	movs	r3, #1
 8005c18:	753b      	strb	r3, [r7, #20]
		data.value = x;
 8005c1a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8005c1e:	ee07 3a90 	vmov	s15, r3
 8005c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c26:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, portMAX_DELAY);
 8005c2a:	4b21      	ldr	r3, [pc, #132]	; (8005cb0 <ReadADXLData+0xd8>)
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	f107 0114 	add.w	r1, r7, #20
 8005c32:	2300      	movs	r3, #0
 8005c34:	f04f 32ff 	mov.w	r2, #4294967295
 8005c38:	f7fd f8d8 	bl	8002dec <xQueueGenericSend>

		y = ((adxl_data_rec[4] << 8) | adxl_data_rec[3]);
 8005c3c:	7b3b      	ldrb	r3, [r7, #12]
 8005c3e:	021b      	lsls	r3, r3, #8
 8005c40:	b21a      	sxth	r2, r3
 8005c42:	7afb      	ldrb	r3, [r7, #11]
 8005c44:	b21b      	sxth	r3, r3
 8005c46:	4313      	orrs	r3, r2
 8005c48:	843b      	strh	r3, [r7, #32]
		data.axis = y_axis;
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	753b      	strb	r3, [r7, #20]
		data.value = y;
 8005c4e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c5a:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, _5ms);
 8005c5e:	4b14      	ldr	r3, [pc, #80]	; (8005cb0 <ReadADXLData+0xd8>)
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	f107 0114 	add.w	r1, r7, #20
 8005c66:	2300      	movs	r3, #0
 8005c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c6a:	f7fd f8bf 	bl	8002dec <xQueueGenericSend>

		z = ((adxl_data_rec[6] << 8) | adxl_data_rec[5]);
 8005c6e:	7bbb      	ldrb	r3, [r7, #14]
 8005c70:	021b      	lsls	r3, r3, #8
 8005c72:	b21a      	sxth	r2, r3
 8005c74:	7b7b      	ldrb	r3, [r7, #13]
 8005c76:	b21b      	sxth	r3, r3
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	83fb      	strh	r3, [r7, #30]
		data.axis = z_axis;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	753b      	strb	r3, [r7, #20]
		data.value = z;
 8005c80:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005c84:	ee07 3a90 	vmov	s15, r3
 8005c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c8c:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, _5ms);
 8005c90:	4b07      	ldr	r3, [pc, #28]	; (8005cb0 <ReadADXLData+0xd8>)
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	f107 0114 	add.w	r1, r7, #20
 8005c98:	2300      	movs	r3, #0
 8005c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c9c:	f7fd f8a6 	bl	8002dec <xQueueGenericSend>
		readingTask++;
 8005ca0:	e7a4      	b.n	8005bec <ReadADXLData+0x14>
 8005ca2:	bf00      	nop
 8005ca4:	200002ac 	.word	0x200002ac
 8005ca8:	20000278 	.word	0x20000278
 8005cac:	20000250 	.word	0x20000250
 8005cb0:	20000298 	.word	0x20000298

08005cb4 <SPI1_IRQHandler>:

/*
 * Function to serve interrupts
 */
void SPI1_IRQHandler()
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	607b      	str	r3, [r7, #4]

	SPI_IRQ_Handler(&SPI1_Example);
 8005cbe:	4809      	ldr	r0, [pc, #36]	; (8005ce4 <SPI1_IRQHandler+0x30>)
 8005cc0:	f7fc fbdc 	bl	800247c <SPI_IRQ_Handler>

	//xSemaphoreGiveFromISR(read_spi, &xHigherPriorityTaskWoken);

	//Causes a context switch for the CPU
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d007      	beq.n	8005cda <SPI1_IRQHandler+0x26>
 8005cca:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <SPI1_IRQHandler+0x34>)
 8005ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	f3bf 8f4f 	dsb	sy
 8005cd6:	f3bf 8f6f 	isb	sy
}
 8005cda:	bf00      	nop
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000250 	.word	0x20000250
 8005ce8:	e000ed04 	.word	0xe000ed04

08005cec <UART_GateKeeper>:
#include "UART_Gatekeeper.h"


void UART_GateKeeper(void *pvParameters)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
	AccelerometerData filtered_data;
	TickType_t _10ms = pdMS_TO_TICKS(10);
 8005cf4:	230a      	movs	r3, #10
 8005cf6:	617b      	str	r3, [r7, #20]

	while(1)
	{
		//xSemaphoreTake(print_data, _10ms);
		gatekeeper++;
 8005cf8:	4b11      	ldr	r3, [pc, #68]	; (8005d40 <UART_GateKeeper+0x54>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	4a10      	ldr	r2, [pc, #64]	; (8005d40 <UART_GateKeeper+0x54>)
 8005d00:	6013      	str	r3, [r2, #0]

		xQueueReceive(filtered_data_queue, &filtered_data, 0);
 8005d02:	4b10      	ldr	r3, [pc, #64]	; (8005d44 <UART_GateKeeper+0x58>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f107 010c 	add.w	r1, r7, #12
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7fd fa93 	bl	8003238 <xQueueReceive>

		if(filtered_data.axis == axis_to_display)
 8005d12:	7b3a      	ldrb	r2, [r7, #12]
 8005d14:	4b0c      	ldr	r3, [pc, #48]	; (8005d48 <UART_GateKeeper+0x5c>)
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d108      	bne.n	8005d2e <UART_GateKeeper+0x42>
		{
			printf("%.2f\n\r", filtered_data.value);
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fa fc2a 	bl	8000578 <__aeabi_f2d>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4808      	ldr	r0, [pc, #32]	; (8005d4c <UART_GateKeeper+0x60>)
 8005d2a:	f000 fd3b 	bl	80067a4 <iprintf>
		}

		xQueueSend(print_data, &filtered_data, _10ms);
 8005d2e:	4b08      	ldr	r3, [pc, #32]	; (8005d50 <UART_GateKeeper+0x64>)
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	f107 010c 	add.w	r1, r7, #12
 8005d36:	2300      	movs	r3, #0
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	f7fd f857 	bl	8002dec <xQueueGenericSend>
		gatekeeper++;
 8005d3e:	e7db      	b.n	8005cf8 <UART_GateKeeper+0xc>
 8005d40:	200002b4 	.word	0x200002b4
 8005d44:	2000029c 	.word	0x2000029c
 8005d48:	200002c0 	.word	0x200002c0
 8005d4c:	08008794 	.word	0x08008794
 8005d50:	200002a0 	.word	0x200002a0

08005d54 <__cvt>:
 8005d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d58:	ec55 4b10 	vmov	r4, r5, d0
 8005d5c:	2d00      	cmp	r5, #0
 8005d5e:	460e      	mov	r6, r1
 8005d60:	4619      	mov	r1, r3
 8005d62:	462b      	mov	r3, r5
 8005d64:	bfbb      	ittet	lt
 8005d66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d6a:	461d      	movlt	r5, r3
 8005d6c:	2300      	movge	r3, #0
 8005d6e:	232d      	movlt	r3, #45	; 0x2d
 8005d70:	700b      	strb	r3, [r1, #0]
 8005d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d78:	4691      	mov	r9, r2
 8005d7a:	f023 0820 	bic.w	r8, r3, #32
 8005d7e:	bfbc      	itt	lt
 8005d80:	4622      	movlt	r2, r4
 8005d82:	4614      	movlt	r4, r2
 8005d84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d88:	d005      	beq.n	8005d96 <__cvt+0x42>
 8005d8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d8e:	d100      	bne.n	8005d92 <__cvt+0x3e>
 8005d90:	3601      	adds	r6, #1
 8005d92:	2102      	movs	r1, #2
 8005d94:	e000      	b.n	8005d98 <__cvt+0x44>
 8005d96:	2103      	movs	r1, #3
 8005d98:	ab03      	add	r3, sp, #12
 8005d9a:	9301      	str	r3, [sp, #4]
 8005d9c:	ab02      	add	r3, sp, #8
 8005d9e:	9300      	str	r3, [sp, #0]
 8005da0:	ec45 4b10 	vmov	d0, r4, r5
 8005da4:	4653      	mov	r3, sl
 8005da6:	4632      	mov	r2, r6
 8005da8:	f000 fe6a 	bl	8006a80 <_dtoa_r>
 8005dac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005db0:	4607      	mov	r7, r0
 8005db2:	d102      	bne.n	8005dba <__cvt+0x66>
 8005db4:	f019 0f01 	tst.w	r9, #1
 8005db8:	d022      	beq.n	8005e00 <__cvt+0xac>
 8005dba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005dbe:	eb07 0906 	add.w	r9, r7, r6
 8005dc2:	d110      	bne.n	8005de6 <__cvt+0x92>
 8005dc4:	783b      	ldrb	r3, [r7, #0]
 8005dc6:	2b30      	cmp	r3, #48	; 0x30
 8005dc8:	d10a      	bne.n	8005de0 <__cvt+0x8c>
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2300      	movs	r3, #0
 8005dce:	4620      	mov	r0, r4
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	f7fa fe91 	bl	8000af8 <__aeabi_dcmpeq>
 8005dd6:	b918      	cbnz	r0, 8005de0 <__cvt+0x8c>
 8005dd8:	f1c6 0601 	rsb	r6, r6, #1
 8005ddc:	f8ca 6000 	str.w	r6, [sl]
 8005de0:	f8da 3000 	ldr.w	r3, [sl]
 8005de4:	4499      	add	r9, r3
 8005de6:	2200      	movs	r2, #0
 8005de8:	2300      	movs	r3, #0
 8005dea:	4620      	mov	r0, r4
 8005dec:	4629      	mov	r1, r5
 8005dee:	f7fa fe83 	bl	8000af8 <__aeabi_dcmpeq>
 8005df2:	b108      	cbz	r0, 8005df8 <__cvt+0xa4>
 8005df4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005df8:	2230      	movs	r2, #48	; 0x30
 8005dfa:	9b03      	ldr	r3, [sp, #12]
 8005dfc:	454b      	cmp	r3, r9
 8005dfe:	d307      	bcc.n	8005e10 <__cvt+0xbc>
 8005e00:	9b03      	ldr	r3, [sp, #12]
 8005e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e04:	1bdb      	subs	r3, r3, r7
 8005e06:	4638      	mov	r0, r7
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	b004      	add	sp, #16
 8005e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e10:	1c59      	adds	r1, r3, #1
 8005e12:	9103      	str	r1, [sp, #12]
 8005e14:	701a      	strb	r2, [r3, #0]
 8005e16:	e7f0      	b.n	8005dfa <__cvt+0xa6>

08005e18 <__exponent>:
 8005e18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	bfb8      	it	lt
 8005e20:	4249      	neglt	r1, r1
 8005e22:	f803 2b02 	strb.w	r2, [r3], #2
 8005e26:	bfb4      	ite	lt
 8005e28:	222d      	movlt	r2, #45	; 0x2d
 8005e2a:	222b      	movge	r2, #43	; 0x2b
 8005e2c:	2909      	cmp	r1, #9
 8005e2e:	7042      	strb	r2, [r0, #1]
 8005e30:	dd2a      	ble.n	8005e88 <__exponent+0x70>
 8005e32:	f10d 0207 	add.w	r2, sp, #7
 8005e36:	4617      	mov	r7, r2
 8005e38:	260a      	movs	r6, #10
 8005e3a:	4694      	mov	ip, r2
 8005e3c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e40:	fb06 1415 	mls	r4, r6, r5, r1
 8005e44:	3430      	adds	r4, #48	; 0x30
 8005e46:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e4a:	460c      	mov	r4, r1
 8005e4c:	2c63      	cmp	r4, #99	; 0x63
 8005e4e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e52:	4629      	mov	r1, r5
 8005e54:	dcf1      	bgt.n	8005e3a <__exponent+0x22>
 8005e56:	3130      	adds	r1, #48	; 0x30
 8005e58:	f1ac 0402 	sub.w	r4, ip, #2
 8005e5c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e60:	1c41      	adds	r1, r0, #1
 8005e62:	4622      	mov	r2, r4
 8005e64:	42ba      	cmp	r2, r7
 8005e66:	d30a      	bcc.n	8005e7e <__exponent+0x66>
 8005e68:	f10d 0209 	add.w	r2, sp, #9
 8005e6c:	eba2 020c 	sub.w	r2, r2, ip
 8005e70:	42bc      	cmp	r4, r7
 8005e72:	bf88      	it	hi
 8005e74:	2200      	movhi	r2, #0
 8005e76:	4413      	add	r3, r2
 8005e78:	1a18      	subs	r0, r3, r0
 8005e7a:	b003      	add	sp, #12
 8005e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e7e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005e82:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005e86:	e7ed      	b.n	8005e64 <__exponent+0x4c>
 8005e88:	2330      	movs	r3, #48	; 0x30
 8005e8a:	3130      	adds	r1, #48	; 0x30
 8005e8c:	7083      	strb	r3, [r0, #2]
 8005e8e:	70c1      	strb	r1, [r0, #3]
 8005e90:	1d03      	adds	r3, r0, #4
 8005e92:	e7f1      	b.n	8005e78 <__exponent+0x60>

08005e94 <_printf_float>:
 8005e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e98:	ed2d 8b02 	vpush	{d8}
 8005e9c:	b08d      	sub	sp, #52	; 0x34
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ea4:	4616      	mov	r6, r2
 8005ea6:	461f      	mov	r7, r3
 8005ea8:	4605      	mov	r5, r0
 8005eaa:	f000 fcd9 	bl	8006860 <_localeconv_r>
 8005eae:	f8d0 a000 	ldr.w	sl, [r0]
 8005eb2:	4650      	mov	r0, sl
 8005eb4:	f7fa f9f4 	bl	80002a0 <strlen>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	930a      	str	r3, [sp, #40]	; 0x28
 8005ebc:	6823      	ldr	r3, [r4, #0]
 8005ebe:	9305      	str	r3, [sp, #20]
 8005ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ec4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ec8:	3307      	adds	r3, #7
 8005eca:	f023 0307 	bic.w	r3, r3, #7
 8005ece:	f103 0208 	add.w	r2, r3, #8
 8005ed2:	f8c8 2000 	str.w	r2, [r8]
 8005ed6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ede:	9307      	str	r3, [sp, #28]
 8005ee0:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ee4:	ee08 0a10 	vmov	s16, r0
 8005ee8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005eec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ef0:	4b9e      	ldr	r3, [pc, #632]	; (800616c <_printf_float+0x2d8>)
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef6:	f7fa fe31 	bl	8000b5c <__aeabi_dcmpun>
 8005efa:	bb88      	cbnz	r0, 8005f60 <_printf_float+0xcc>
 8005efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f00:	4b9a      	ldr	r3, [pc, #616]	; (800616c <_printf_float+0x2d8>)
 8005f02:	f04f 32ff 	mov.w	r2, #4294967295
 8005f06:	f7fa fe0b 	bl	8000b20 <__aeabi_dcmple>
 8005f0a:	bb48      	cbnz	r0, 8005f60 <_printf_float+0xcc>
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4640      	mov	r0, r8
 8005f12:	4649      	mov	r1, r9
 8005f14:	f7fa fdfa 	bl	8000b0c <__aeabi_dcmplt>
 8005f18:	b110      	cbz	r0, 8005f20 <_printf_float+0x8c>
 8005f1a:	232d      	movs	r3, #45	; 0x2d
 8005f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f20:	4a93      	ldr	r2, [pc, #588]	; (8006170 <_printf_float+0x2dc>)
 8005f22:	4b94      	ldr	r3, [pc, #592]	; (8006174 <_printf_float+0x2e0>)
 8005f24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f28:	bf94      	ite	ls
 8005f2a:	4690      	movls	r8, r2
 8005f2c:	4698      	movhi	r8, r3
 8005f2e:	2303      	movs	r3, #3
 8005f30:	6123      	str	r3, [r4, #16]
 8005f32:	9b05      	ldr	r3, [sp, #20]
 8005f34:	f023 0304 	bic.w	r3, r3, #4
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	f04f 0900 	mov.w	r9, #0
 8005f3e:	9700      	str	r7, [sp, #0]
 8005f40:	4633      	mov	r3, r6
 8005f42:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f44:	4621      	mov	r1, r4
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 f9da 	bl	8006300 <_printf_common>
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	f040 8090 	bne.w	8006072 <_printf_float+0x1de>
 8005f52:	f04f 30ff 	mov.w	r0, #4294967295
 8005f56:	b00d      	add	sp, #52	; 0x34
 8005f58:	ecbd 8b02 	vpop	{d8}
 8005f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f60:	4642      	mov	r2, r8
 8005f62:	464b      	mov	r3, r9
 8005f64:	4640      	mov	r0, r8
 8005f66:	4649      	mov	r1, r9
 8005f68:	f7fa fdf8 	bl	8000b5c <__aeabi_dcmpun>
 8005f6c:	b140      	cbz	r0, 8005f80 <_printf_float+0xec>
 8005f6e:	464b      	mov	r3, r9
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	bfbc      	itt	lt
 8005f74:	232d      	movlt	r3, #45	; 0x2d
 8005f76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f7a:	4a7f      	ldr	r2, [pc, #508]	; (8006178 <_printf_float+0x2e4>)
 8005f7c:	4b7f      	ldr	r3, [pc, #508]	; (800617c <_printf_float+0x2e8>)
 8005f7e:	e7d1      	b.n	8005f24 <_printf_float+0x90>
 8005f80:	6863      	ldr	r3, [r4, #4]
 8005f82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f86:	9206      	str	r2, [sp, #24]
 8005f88:	1c5a      	adds	r2, r3, #1
 8005f8a:	d13f      	bne.n	800600c <_printf_float+0x178>
 8005f8c:	2306      	movs	r3, #6
 8005f8e:	6063      	str	r3, [r4, #4]
 8005f90:	9b05      	ldr	r3, [sp, #20]
 8005f92:	6861      	ldr	r1, [r4, #4]
 8005f94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f98:	2300      	movs	r3, #0
 8005f9a:	9303      	str	r3, [sp, #12]
 8005f9c:	ab0a      	add	r3, sp, #40	; 0x28
 8005f9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005fa2:	ab09      	add	r3, sp, #36	; 0x24
 8005fa4:	ec49 8b10 	vmov	d0, r8, r9
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	6022      	str	r2, [r4, #0]
 8005fac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f7ff fecf 	bl	8005d54 <__cvt>
 8005fb6:	9b06      	ldr	r3, [sp, #24]
 8005fb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fba:	2b47      	cmp	r3, #71	; 0x47
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	d108      	bne.n	8005fd2 <_printf_float+0x13e>
 8005fc0:	1cc8      	adds	r0, r1, #3
 8005fc2:	db02      	blt.n	8005fca <_printf_float+0x136>
 8005fc4:	6863      	ldr	r3, [r4, #4]
 8005fc6:	4299      	cmp	r1, r3
 8005fc8:	dd41      	ble.n	800604e <_printf_float+0x1ba>
 8005fca:	f1ab 0302 	sub.w	r3, fp, #2
 8005fce:	fa5f fb83 	uxtb.w	fp, r3
 8005fd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fd6:	d820      	bhi.n	800601a <_printf_float+0x186>
 8005fd8:	3901      	subs	r1, #1
 8005fda:	465a      	mov	r2, fp
 8005fdc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fe0:	9109      	str	r1, [sp, #36]	; 0x24
 8005fe2:	f7ff ff19 	bl	8005e18 <__exponent>
 8005fe6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fe8:	1813      	adds	r3, r2, r0
 8005fea:	2a01      	cmp	r2, #1
 8005fec:	4681      	mov	r9, r0
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	dc02      	bgt.n	8005ff8 <_printf_float+0x164>
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	07d2      	lsls	r2, r2, #31
 8005ff6:	d501      	bpl.n	8005ffc <_printf_float+0x168>
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	6123      	str	r3, [r4, #16]
 8005ffc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006000:	2b00      	cmp	r3, #0
 8006002:	d09c      	beq.n	8005f3e <_printf_float+0xaa>
 8006004:	232d      	movs	r3, #45	; 0x2d
 8006006:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800600a:	e798      	b.n	8005f3e <_printf_float+0xaa>
 800600c:	9a06      	ldr	r2, [sp, #24]
 800600e:	2a47      	cmp	r2, #71	; 0x47
 8006010:	d1be      	bne.n	8005f90 <_printf_float+0xfc>
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1bc      	bne.n	8005f90 <_printf_float+0xfc>
 8006016:	2301      	movs	r3, #1
 8006018:	e7b9      	b.n	8005f8e <_printf_float+0xfa>
 800601a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800601e:	d118      	bne.n	8006052 <_printf_float+0x1be>
 8006020:	2900      	cmp	r1, #0
 8006022:	6863      	ldr	r3, [r4, #4]
 8006024:	dd0b      	ble.n	800603e <_printf_float+0x1aa>
 8006026:	6121      	str	r1, [r4, #16]
 8006028:	b913      	cbnz	r3, 8006030 <_printf_float+0x19c>
 800602a:	6822      	ldr	r2, [r4, #0]
 800602c:	07d0      	lsls	r0, r2, #31
 800602e:	d502      	bpl.n	8006036 <_printf_float+0x1a2>
 8006030:	3301      	adds	r3, #1
 8006032:	440b      	add	r3, r1
 8006034:	6123      	str	r3, [r4, #16]
 8006036:	65a1      	str	r1, [r4, #88]	; 0x58
 8006038:	f04f 0900 	mov.w	r9, #0
 800603c:	e7de      	b.n	8005ffc <_printf_float+0x168>
 800603e:	b913      	cbnz	r3, 8006046 <_printf_float+0x1b2>
 8006040:	6822      	ldr	r2, [r4, #0]
 8006042:	07d2      	lsls	r2, r2, #31
 8006044:	d501      	bpl.n	800604a <_printf_float+0x1b6>
 8006046:	3302      	adds	r3, #2
 8006048:	e7f4      	b.n	8006034 <_printf_float+0x1a0>
 800604a:	2301      	movs	r3, #1
 800604c:	e7f2      	b.n	8006034 <_printf_float+0x1a0>
 800604e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006054:	4299      	cmp	r1, r3
 8006056:	db05      	blt.n	8006064 <_printf_float+0x1d0>
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	6121      	str	r1, [r4, #16]
 800605c:	07d8      	lsls	r0, r3, #31
 800605e:	d5ea      	bpl.n	8006036 <_printf_float+0x1a2>
 8006060:	1c4b      	adds	r3, r1, #1
 8006062:	e7e7      	b.n	8006034 <_printf_float+0x1a0>
 8006064:	2900      	cmp	r1, #0
 8006066:	bfd4      	ite	le
 8006068:	f1c1 0202 	rsble	r2, r1, #2
 800606c:	2201      	movgt	r2, #1
 800606e:	4413      	add	r3, r2
 8006070:	e7e0      	b.n	8006034 <_printf_float+0x1a0>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	055a      	lsls	r2, r3, #21
 8006076:	d407      	bmi.n	8006088 <_printf_float+0x1f4>
 8006078:	6923      	ldr	r3, [r4, #16]
 800607a:	4642      	mov	r2, r8
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	d12c      	bne.n	80060e0 <_printf_float+0x24c>
 8006086:	e764      	b.n	8005f52 <_printf_float+0xbe>
 8006088:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800608c:	f240 80e0 	bls.w	8006250 <_printf_float+0x3bc>
 8006090:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006094:	2200      	movs	r2, #0
 8006096:	2300      	movs	r3, #0
 8006098:	f7fa fd2e 	bl	8000af8 <__aeabi_dcmpeq>
 800609c:	2800      	cmp	r0, #0
 800609e:	d034      	beq.n	800610a <_printf_float+0x276>
 80060a0:	4a37      	ldr	r2, [pc, #220]	; (8006180 <_printf_float+0x2ec>)
 80060a2:	2301      	movs	r3, #1
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	f43f af51 	beq.w	8005f52 <_printf_float+0xbe>
 80060b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060b4:	429a      	cmp	r2, r3
 80060b6:	db02      	blt.n	80060be <_printf_float+0x22a>
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	07d8      	lsls	r0, r3, #31
 80060bc:	d510      	bpl.n	80060e0 <_printf_float+0x24c>
 80060be:	ee18 3a10 	vmov	r3, s16
 80060c2:	4652      	mov	r2, sl
 80060c4:	4631      	mov	r1, r6
 80060c6:	4628      	mov	r0, r5
 80060c8:	47b8      	blx	r7
 80060ca:	3001      	adds	r0, #1
 80060cc:	f43f af41 	beq.w	8005f52 <_printf_float+0xbe>
 80060d0:	f04f 0800 	mov.w	r8, #0
 80060d4:	f104 091a 	add.w	r9, r4, #26
 80060d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060da:	3b01      	subs	r3, #1
 80060dc:	4543      	cmp	r3, r8
 80060de:	dc09      	bgt.n	80060f4 <_printf_float+0x260>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	079b      	lsls	r3, r3, #30
 80060e4:	f100 8107 	bmi.w	80062f6 <_printf_float+0x462>
 80060e8:	68e0      	ldr	r0, [r4, #12]
 80060ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060ec:	4298      	cmp	r0, r3
 80060ee:	bfb8      	it	lt
 80060f0:	4618      	movlt	r0, r3
 80060f2:	e730      	b.n	8005f56 <_printf_float+0xc2>
 80060f4:	2301      	movs	r3, #1
 80060f6:	464a      	mov	r2, r9
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	f43f af27 	beq.w	8005f52 <_printf_float+0xbe>
 8006104:	f108 0801 	add.w	r8, r8, #1
 8006108:	e7e6      	b.n	80060d8 <_printf_float+0x244>
 800610a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800610c:	2b00      	cmp	r3, #0
 800610e:	dc39      	bgt.n	8006184 <_printf_float+0x2f0>
 8006110:	4a1b      	ldr	r2, [pc, #108]	; (8006180 <_printf_float+0x2ec>)
 8006112:	2301      	movs	r3, #1
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	f43f af19 	beq.w	8005f52 <_printf_float+0xbe>
 8006120:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006124:	4313      	orrs	r3, r2
 8006126:	d102      	bne.n	800612e <_printf_float+0x29a>
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	07d9      	lsls	r1, r3, #31
 800612c:	d5d8      	bpl.n	80060e0 <_printf_float+0x24c>
 800612e:	ee18 3a10 	vmov	r3, s16
 8006132:	4652      	mov	r2, sl
 8006134:	4631      	mov	r1, r6
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	f43f af09 	beq.w	8005f52 <_printf_float+0xbe>
 8006140:	f04f 0900 	mov.w	r9, #0
 8006144:	f104 0a1a 	add.w	sl, r4, #26
 8006148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614a:	425b      	negs	r3, r3
 800614c:	454b      	cmp	r3, r9
 800614e:	dc01      	bgt.n	8006154 <_printf_float+0x2c0>
 8006150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006152:	e792      	b.n	800607a <_printf_float+0x1e6>
 8006154:	2301      	movs	r3, #1
 8006156:	4652      	mov	r2, sl
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f aef7 	beq.w	8005f52 <_printf_float+0xbe>
 8006164:	f109 0901 	add.w	r9, r9, #1
 8006168:	e7ee      	b.n	8006148 <_printf_float+0x2b4>
 800616a:	bf00      	nop
 800616c:	7fefffff 	.word	0x7fefffff
 8006170:	0800879b 	.word	0x0800879b
 8006174:	0800879f 	.word	0x0800879f
 8006178:	080087a3 	.word	0x080087a3
 800617c:	080087a7 	.word	0x080087a7
 8006180:	080087ab 	.word	0x080087ab
 8006184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006188:	429a      	cmp	r2, r3
 800618a:	bfa8      	it	ge
 800618c:	461a      	movge	r2, r3
 800618e:	2a00      	cmp	r2, #0
 8006190:	4691      	mov	r9, r2
 8006192:	dc37      	bgt.n	8006204 <_printf_float+0x370>
 8006194:	f04f 0b00 	mov.w	fp, #0
 8006198:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800619c:	f104 021a 	add.w	r2, r4, #26
 80061a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061a2:	9305      	str	r3, [sp, #20]
 80061a4:	eba3 0309 	sub.w	r3, r3, r9
 80061a8:	455b      	cmp	r3, fp
 80061aa:	dc33      	bgt.n	8006214 <_printf_float+0x380>
 80061ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061b0:	429a      	cmp	r2, r3
 80061b2:	db3b      	blt.n	800622c <_printf_float+0x398>
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	07da      	lsls	r2, r3, #31
 80061b8:	d438      	bmi.n	800622c <_printf_float+0x398>
 80061ba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061be:	eba2 0903 	sub.w	r9, r2, r3
 80061c2:	9b05      	ldr	r3, [sp, #20]
 80061c4:	1ad2      	subs	r2, r2, r3
 80061c6:	4591      	cmp	r9, r2
 80061c8:	bfa8      	it	ge
 80061ca:	4691      	movge	r9, r2
 80061cc:	f1b9 0f00 	cmp.w	r9, #0
 80061d0:	dc35      	bgt.n	800623e <_printf_float+0x3aa>
 80061d2:	f04f 0800 	mov.w	r8, #0
 80061d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061da:	f104 0a1a 	add.w	sl, r4, #26
 80061de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061e2:	1a9b      	subs	r3, r3, r2
 80061e4:	eba3 0309 	sub.w	r3, r3, r9
 80061e8:	4543      	cmp	r3, r8
 80061ea:	f77f af79 	ble.w	80060e0 <_printf_float+0x24c>
 80061ee:	2301      	movs	r3, #1
 80061f0:	4652      	mov	r2, sl
 80061f2:	4631      	mov	r1, r6
 80061f4:	4628      	mov	r0, r5
 80061f6:	47b8      	blx	r7
 80061f8:	3001      	adds	r0, #1
 80061fa:	f43f aeaa 	beq.w	8005f52 <_printf_float+0xbe>
 80061fe:	f108 0801 	add.w	r8, r8, #1
 8006202:	e7ec      	b.n	80061de <_printf_float+0x34a>
 8006204:	4613      	mov	r3, r2
 8006206:	4631      	mov	r1, r6
 8006208:	4642      	mov	r2, r8
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	d1c0      	bne.n	8006194 <_printf_float+0x300>
 8006212:	e69e      	b.n	8005f52 <_printf_float+0xbe>
 8006214:	2301      	movs	r3, #1
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	9205      	str	r2, [sp, #20]
 800621c:	47b8      	blx	r7
 800621e:	3001      	adds	r0, #1
 8006220:	f43f ae97 	beq.w	8005f52 <_printf_float+0xbe>
 8006224:	9a05      	ldr	r2, [sp, #20]
 8006226:	f10b 0b01 	add.w	fp, fp, #1
 800622a:	e7b9      	b.n	80061a0 <_printf_float+0x30c>
 800622c:	ee18 3a10 	vmov	r3, s16
 8006230:	4652      	mov	r2, sl
 8006232:	4631      	mov	r1, r6
 8006234:	4628      	mov	r0, r5
 8006236:	47b8      	blx	r7
 8006238:	3001      	adds	r0, #1
 800623a:	d1be      	bne.n	80061ba <_printf_float+0x326>
 800623c:	e689      	b.n	8005f52 <_printf_float+0xbe>
 800623e:	9a05      	ldr	r2, [sp, #20]
 8006240:	464b      	mov	r3, r9
 8006242:	4442      	add	r2, r8
 8006244:	4631      	mov	r1, r6
 8006246:	4628      	mov	r0, r5
 8006248:	47b8      	blx	r7
 800624a:	3001      	adds	r0, #1
 800624c:	d1c1      	bne.n	80061d2 <_printf_float+0x33e>
 800624e:	e680      	b.n	8005f52 <_printf_float+0xbe>
 8006250:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006252:	2a01      	cmp	r2, #1
 8006254:	dc01      	bgt.n	800625a <_printf_float+0x3c6>
 8006256:	07db      	lsls	r3, r3, #31
 8006258:	d53a      	bpl.n	80062d0 <_printf_float+0x43c>
 800625a:	2301      	movs	r3, #1
 800625c:	4642      	mov	r2, r8
 800625e:	4631      	mov	r1, r6
 8006260:	4628      	mov	r0, r5
 8006262:	47b8      	blx	r7
 8006264:	3001      	adds	r0, #1
 8006266:	f43f ae74 	beq.w	8005f52 <_printf_float+0xbe>
 800626a:	ee18 3a10 	vmov	r3, s16
 800626e:	4652      	mov	r2, sl
 8006270:	4631      	mov	r1, r6
 8006272:	4628      	mov	r0, r5
 8006274:	47b8      	blx	r7
 8006276:	3001      	adds	r0, #1
 8006278:	f43f ae6b 	beq.w	8005f52 <_printf_float+0xbe>
 800627c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006280:	2200      	movs	r2, #0
 8006282:	2300      	movs	r3, #0
 8006284:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006288:	f7fa fc36 	bl	8000af8 <__aeabi_dcmpeq>
 800628c:	b9d8      	cbnz	r0, 80062c6 <_printf_float+0x432>
 800628e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006292:	f108 0201 	add.w	r2, r8, #1
 8006296:	4631      	mov	r1, r6
 8006298:	4628      	mov	r0, r5
 800629a:	47b8      	blx	r7
 800629c:	3001      	adds	r0, #1
 800629e:	d10e      	bne.n	80062be <_printf_float+0x42a>
 80062a0:	e657      	b.n	8005f52 <_printf_float+0xbe>
 80062a2:	2301      	movs	r3, #1
 80062a4:	4652      	mov	r2, sl
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	f43f ae50 	beq.w	8005f52 <_printf_float+0xbe>
 80062b2:	f108 0801 	add.w	r8, r8, #1
 80062b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062b8:	3b01      	subs	r3, #1
 80062ba:	4543      	cmp	r3, r8
 80062bc:	dcf1      	bgt.n	80062a2 <_printf_float+0x40e>
 80062be:	464b      	mov	r3, r9
 80062c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062c4:	e6da      	b.n	800607c <_printf_float+0x1e8>
 80062c6:	f04f 0800 	mov.w	r8, #0
 80062ca:	f104 0a1a 	add.w	sl, r4, #26
 80062ce:	e7f2      	b.n	80062b6 <_printf_float+0x422>
 80062d0:	2301      	movs	r3, #1
 80062d2:	4642      	mov	r2, r8
 80062d4:	e7df      	b.n	8006296 <_printf_float+0x402>
 80062d6:	2301      	movs	r3, #1
 80062d8:	464a      	mov	r2, r9
 80062da:	4631      	mov	r1, r6
 80062dc:	4628      	mov	r0, r5
 80062de:	47b8      	blx	r7
 80062e0:	3001      	adds	r0, #1
 80062e2:	f43f ae36 	beq.w	8005f52 <_printf_float+0xbe>
 80062e6:	f108 0801 	add.w	r8, r8, #1
 80062ea:	68e3      	ldr	r3, [r4, #12]
 80062ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062ee:	1a5b      	subs	r3, r3, r1
 80062f0:	4543      	cmp	r3, r8
 80062f2:	dcf0      	bgt.n	80062d6 <_printf_float+0x442>
 80062f4:	e6f8      	b.n	80060e8 <_printf_float+0x254>
 80062f6:	f04f 0800 	mov.w	r8, #0
 80062fa:	f104 0919 	add.w	r9, r4, #25
 80062fe:	e7f4      	b.n	80062ea <_printf_float+0x456>

08006300 <_printf_common>:
 8006300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006304:	4616      	mov	r6, r2
 8006306:	4699      	mov	r9, r3
 8006308:	688a      	ldr	r2, [r1, #8]
 800630a:	690b      	ldr	r3, [r1, #16]
 800630c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006310:	4293      	cmp	r3, r2
 8006312:	bfb8      	it	lt
 8006314:	4613      	movlt	r3, r2
 8006316:	6033      	str	r3, [r6, #0]
 8006318:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800631c:	4607      	mov	r7, r0
 800631e:	460c      	mov	r4, r1
 8006320:	b10a      	cbz	r2, 8006326 <_printf_common+0x26>
 8006322:	3301      	adds	r3, #1
 8006324:	6033      	str	r3, [r6, #0]
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	0699      	lsls	r1, r3, #26
 800632a:	bf42      	ittt	mi
 800632c:	6833      	ldrmi	r3, [r6, #0]
 800632e:	3302      	addmi	r3, #2
 8006330:	6033      	strmi	r3, [r6, #0]
 8006332:	6825      	ldr	r5, [r4, #0]
 8006334:	f015 0506 	ands.w	r5, r5, #6
 8006338:	d106      	bne.n	8006348 <_printf_common+0x48>
 800633a:	f104 0a19 	add.w	sl, r4, #25
 800633e:	68e3      	ldr	r3, [r4, #12]
 8006340:	6832      	ldr	r2, [r6, #0]
 8006342:	1a9b      	subs	r3, r3, r2
 8006344:	42ab      	cmp	r3, r5
 8006346:	dc26      	bgt.n	8006396 <_printf_common+0x96>
 8006348:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800634c:	1e13      	subs	r3, r2, #0
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	bf18      	it	ne
 8006352:	2301      	movne	r3, #1
 8006354:	0692      	lsls	r2, r2, #26
 8006356:	d42b      	bmi.n	80063b0 <_printf_common+0xb0>
 8006358:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800635c:	4649      	mov	r1, r9
 800635e:	4638      	mov	r0, r7
 8006360:	47c0      	blx	r8
 8006362:	3001      	adds	r0, #1
 8006364:	d01e      	beq.n	80063a4 <_printf_common+0xa4>
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	6922      	ldr	r2, [r4, #16]
 800636a:	f003 0306 	and.w	r3, r3, #6
 800636e:	2b04      	cmp	r3, #4
 8006370:	bf02      	ittt	eq
 8006372:	68e5      	ldreq	r5, [r4, #12]
 8006374:	6833      	ldreq	r3, [r6, #0]
 8006376:	1aed      	subeq	r5, r5, r3
 8006378:	68a3      	ldr	r3, [r4, #8]
 800637a:	bf0c      	ite	eq
 800637c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006380:	2500      	movne	r5, #0
 8006382:	4293      	cmp	r3, r2
 8006384:	bfc4      	itt	gt
 8006386:	1a9b      	subgt	r3, r3, r2
 8006388:	18ed      	addgt	r5, r5, r3
 800638a:	2600      	movs	r6, #0
 800638c:	341a      	adds	r4, #26
 800638e:	42b5      	cmp	r5, r6
 8006390:	d11a      	bne.n	80063c8 <_printf_common+0xc8>
 8006392:	2000      	movs	r0, #0
 8006394:	e008      	b.n	80063a8 <_printf_common+0xa8>
 8006396:	2301      	movs	r3, #1
 8006398:	4652      	mov	r2, sl
 800639a:	4649      	mov	r1, r9
 800639c:	4638      	mov	r0, r7
 800639e:	47c0      	blx	r8
 80063a0:	3001      	adds	r0, #1
 80063a2:	d103      	bne.n	80063ac <_printf_common+0xac>
 80063a4:	f04f 30ff 	mov.w	r0, #4294967295
 80063a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ac:	3501      	adds	r5, #1
 80063ae:	e7c6      	b.n	800633e <_printf_common+0x3e>
 80063b0:	18e1      	adds	r1, r4, r3
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	2030      	movs	r0, #48	; 0x30
 80063b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063ba:	4422      	add	r2, r4
 80063bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063c4:	3302      	adds	r3, #2
 80063c6:	e7c7      	b.n	8006358 <_printf_common+0x58>
 80063c8:	2301      	movs	r3, #1
 80063ca:	4622      	mov	r2, r4
 80063cc:	4649      	mov	r1, r9
 80063ce:	4638      	mov	r0, r7
 80063d0:	47c0      	blx	r8
 80063d2:	3001      	adds	r0, #1
 80063d4:	d0e6      	beq.n	80063a4 <_printf_common+0xa4>
 80063d6:	3601      	adds	r6, #1
 80063d8:	e7d9      	b.n	800638e <_printf_common+0x8e>
	...

080063dc <_printf_i>:
 80063dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063e0:	7e0f      	ldrb	r7, [r1, #24]
 80063e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063e4:	2f78      	cmp	r7, #120	; 0x78
 80063e6:	4691      	mov	r9, r2
 80063e8:	4680      	mov	r8, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	469a      	mov	sl, r3
 80063ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063f2:	d807      	bhi.n	8006404 <_printf_i+0x28>
 80063f4:	2f62      	cmp	r7, #98	; 0x62
 80063f6:	d80a      	bhi.n	800640e <_printf_i+0x32>
 80063f8:	2f00      	cmp	r7, #0
 80063fa:	f000 80d4 	beq.w	80065a6 <_printf_i+0x1ca>
 80063fe:	2f58      	cmp	r7, #88	; 0x58
 8006400:	f000 80c0 	beq.w	8006584 <_printf_i+0x1a8>
 8006404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006408:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800640c:	e03a      	b.n	8006484 <_printf_i+0xa8>
 800640e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006412:	2b15      	cmp	r3, #21
 8006414:	d8f6      	bhi.n	8006404 <_printf_i+0x28>
 8006416:	a101      	add	r1, pc, #4	; (adr r1, 800641c <_printf_i+0x40>)
 8006418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800641c:	08006475 	.word	0x08006475
 8006420:	08006489 	.word	0x08006489
 8006424:	08006405 	.word	0x08006405
 8006428:	08006405 	.word	0x08006405
 800642c:	08006405 	.word	0x08006405
 8006430:	08006405 	.word	0x08006405
 8006434:	08006489 	.word	0x08006489
 8006438:	08006405 	.word	0x08006405
 800643c:	08006405 	.word	0x08006405
 8006440:	08006405 	.word	0x08006405
 8006444:	08006405 	.word	0x08006405
 8006448:	0800658d 	.word	0x0800658d
 800644c:	080064b5 	.word	0x080064b5
 8006450:	08006547 	.word	0x08006547
 8006454:	08006405 	.word	0x08006405
 8006458:	08006405 	.word	0x08006405
 800645c:	080065af 	.word	0x080065af
 8006460:	08006405 	.word	0x08006405
 8006464:	080064b5 	.word	0x080064b5
 8006468:	08006405 	.word	0x08006405
 800646c:	08006405 	.word	0x08006405
 8006470:	0800654f 	.word	0x0800654f
 8006474:	682b      	ldr	r3, [r5, #0]
 8006476:	1d1a      	adds	r2, r3, #4
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	602a      	str	r2, [r5, #0]
 800647c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006484:	2301      	movs	r3, #1
 8006486:	e09f      	b.n	80065c8 <_printf_i+0x1ec>
 8006488:	6820      	ldr	r0, [r4, #0]
 800648a:	682b      	ldr	r3, [r5, #0]
 800648c:	0607      	lsls	r7, r0, #24
 800648e:	f103 0104 	add.w	r1, r3, #4
 8006492:	6029      	str	r1, [r5, #0]
 8006494:	d501      	bpl.n	800649a <_printf_i+0xbe>
 8006496:	681e      	ldr	r6, [r3, #0]
 8006498:	e003      	b.n	80064a2 <_printf_i+0xc6>
 800649a:	0646      	lsls	r6, r0, #25
 800649c:	d5fb      	bpl.n	8006496 <_printf_i+0xba>
 800649e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80064a2:	2e00      	cmp	r6, #0
 80064a4:	da03      	bge.n	80064ae <_printf_i+0xd2>
 80064a6:	232d      	movs	r3, #45	; 0x2d
 80064a8:	4276      	negs	r6, r6
 80064aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064ae:	485a      	ldr	r0, [pc, #360]	; (8006618 <_printf_i+0x23c>)
 80064b0:	230a      	movs	r3, #10
 80064b2:	e012      	b.n	80064da <_printf_i+0xfe>
 80064b4:	682b      	ldr	r3, [r5, #0]
 80064b6:	6820      	ldr	r0, [r4, #0]
 80064b8:	1d19      	adds	r1, r3, #4
 80064ba:	6029      	str	r1, [r5, #0]
 80064bc:	0605      	lsls	r5, r0, #24
 80064be:	d501      	bpl.n	80064c4 <_printf_i+0xe8>
 80064c0:	681e      	ldr	r6, [r3, #0]
 80064c2:	e002      	b.n	80064ca <_printf_i+0xee>
 80064c4:	0641      	lsls	r1, r0, #25
 80064c6:	d5fb      	bpl.n	80064c0 <_printf_i+0xe4>
 80064c8:	881e      	ldrh	r6, [r3, #0]
 80064ca:	4853      	ldr	r0, [pc, #332]	; (8006618 <_printf_i+0x23c>)
 80064cc:	2f6f      	cmp	r7, #111	; 0x6f
 80064ce:	bf0c      	ite	eq
 80064d0:	2308      	moveq	r3, #8
 80064d2:	230a      	movne	r3, #10
 80064d4:	2100      	movs	r1, #0
 80064d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064da:	6865      	ldr	r5, [r4, #4]
 80064dc:	60a5      	str	r5, [r4, #8]
 80064de:	2d00      	cmp	r5, #0
 80064e0:	bfa2      	ittt	ge
 80064e2:	6821      	ldrge	r1, [r4, #0]
 80064e4:	f021 0104 	bicge.w	r1, r1, #4
 80064e8:	6021      	strge	r1, [r4, #0]
 80064ea:	b90e      	cbnz	r6, 80064f0 <_printf_i+0x114>
 80064ec:	2d00      	cmp	r5, #0
 80064ee:	d04b      	beq.n	8006588 <_printf_i+0x1ac>
 80064f0:	4615      	mov	r5, r2
 80064f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80064f6:	fb03 6711 	mls	r7, r3, r1, r6
 80064fa:	5dc7      	ldrb	r7, [r0, r7]
 80064fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006500:	4637      	mov	r7, r6
 8006502:	42bb      	cmp	r3, r7
 8006504:	460e      	mov	r6, r1
 8006506:	d9f4      	bls.n	80064f2 <_printf_i+0x116>
 8006508:	2b08      	cmp	r3, #8
 800650a:	d10b      	bne.n	8006524 <_printf_i+0x148>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	07de      	lsls	r6, r3, #31
 8006510:	d508      	bpl.n	8006524 <_printf_i+0x148>
 8006512:	6923      	ldr	r3, [r4, #16]
 8006514:	6861      	ldr	r1, [r4, #4]
 8006516:	4299      	cmp	r1, r3
 8006518:	bfde      	ittt	le
 800651a:	2330      	movle	r3, #48	; 0x30
 800651c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006520:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006524:	1b52      	subs	r2, r2, r5
 8006526:	6122      	str	r2, [r4, #16]
 8006528:	f8cd a000 	str.w	sl, [sp]
 800652c:	464b      	mov	r3, r9
 800652e:	aa03      	add	r2, sp, #12
 8006530:	4621      	mov	r1, r4
 8006532:	4640      	mov	r0, r8
 8006534:	f7ff fee4 	bl	8006300 <_printf_common>
 8006538:	3001      	adds	r0, #1
 800653a:	d14a      	bne.n	80065d2 <_printf_i+0x1f6>
 800653c:	f04f 30ff 	mov.w	r0, #4294967295
 8006540:	b004      	add	sp, #16
 8006542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006546:	6823      	ldr	r3, [r4, #0]
 8006548:	f043 0320 	orr.w	r3, r3, #32
 800654c:	6023      	str	r3, [r4, #0]
 800654e:	4833      	ldr	r0, [pc, #204]	; (800661c <_printf_i+0x240>)
 8006550:	2778      	movs	r7, #120	; 0x78
 8006552:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	6829      	ldr	r1, [r5, #0]
 800655a:	061f      	lsls	r7, r3, #24
 800655c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006560:	d402      	bmi.n	8006568 <_printf_i+0x18c>
 8006562:	065f      	lsls	r7, r3, #25
 8006564:	bf48      	it	mi
 8006566:	b2b6      	uxthmi	r6, r6
 8006568:	07df      	lsls	r7, r3, #31
 800656a:	bf48      	it	mi
 800656c:	f043 0320 	orrmi.w	r3, r3, #32
 8006570:	6029      	str	r1, [r5, #0]
 8006572:	bf48      	it	mi
 8006574:	6023      	strmi	r3, [r4, #0]
 8006576:	b91e      	cbnz	r6, 8006580 <_printf_i+0x1a4>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	f023 0320 	bic.w	r3, r3, #32
 800657e:	6023      	str	r3, [r4, #0]
 8006580:	2310      	movs	r3, #16
 8006582:	e7a7      	b.n	80064d4 <_printf_i+0xf8>
 8006584:	4824      	ldr	r0, [pc, #144]	; (8006618 <_printf_i+0x23c>)
 8006586:	e7e4      	b.n	8006552 <_printf_i+0x176>
 8006588:	4615      	mov	r5, r2
 800658a:	e7bd      	b.n	8006508 <_printf_i+0x12c>
 800658c:	682b      	ldr	r3, [r5, #0]
 800658e:	6826      	ldr	r6, [r4, #0]
 8006590:	6961      	ldr	r1, [r4, #20]
 8006592:	1d18      	adds	r0, r3, #4
 8006594:	6028      	str	r0, [r5, #0]
 8006596:	0635      	lsls	r5, r6, #24
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	d501      	bpl.n	80065a0 <_printf_i+0x1c4>
 800659c:	6019      	str	r1, [r3, #0]
 800659e:	e002      	b.n	80065a6 <_printf_i+0x1ca>
 80065a0:	0670      	lsls	r0, r6, #25
 80065a2:	d5fb      	bpl.n	800659c <_printf_i+0x1c0>
 80065a4:	8019      	strh	r1, [r3, #0]
 80065a6:	2300      	movs	r3, #0
 80065a8:	6123      	str	r3, [r4, #16]
 80065aa:	4615      	mov	r5, r2
 80065ac:	e7bc      	b.n	8006528 <_printf_i+0x14c>
 80065ae:	682b      	ldr	r3, [r5, #0]
 80065b0:	1d1a      	adds	r2, r3, #4
 80065b2:	602a      	str	r2, [r5, #0]
 80065b4:	681d      	ldr	r5, [r3, #0]
 80065b6:	6862      	ldr	r2, [r4, #4]
 80065b8:	2100      	movs	r1, #0
 80065ba:	4628      	mov	r0, r5
 80065bc:	f7f9 fe20 	bl	8000200 <memchr>
 80065c0:	b108      	cbz	r0, 80065c6 <_printf_i+0x1ea>
 80065c2:	1b40      	subs	r0, r0, r5
 80065c4:	6060      	str	r0, [r4, #4]
 80065c6:	6863      	ldr	r3, [r4, #4]
 80065c8:	6123      	str	r3, [r4, #16]
 80065ca:	2300      	movs	r3, #0
 80065cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065d0:	e7aa      	b.n	8006528 <_printf_i+0x14c>
 80065d2:	6923      	ldr	r3, [r4, #16]
 80065d4:	462a      	mov	r2, r5
 80065d6:	4649      	mov	r1, r9
 80065d8:	4640      	mov	r0, r8
 80065da:	47d0      	blx	sl
 80065dc:	3001      	adds	r0, #1
 80065de:	d0ad      	beq.n	800653c <_printf_i+0x160>
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	079b      	lsls	r3, r3, #30
 80065e4:	d413      	bmi.n	800660e <_printf_i+0x232>
 80065e6:	68e0      	ldr	r0, [r4, #12]
 80065e8:	9b03      	ldr	r3, [sp, #12]
 80065ea:	4298      	cmp	r0, r3
 80065ec:	bfb8      	it	lt
 80065ee:	4618      	movlt	r0, r3
 80065f0:	e7a6      	b.n	8006540 <_printf_i+0x164>
 80065f2:	2301      	movs	r3, #1
 80065f4:	4632      	mov	r2, r6
 80065f6:	4649      	mov	r1, r9
 80065f8:	4640      	mov	r0, r8
 80065fa:	47d0      	blx	sl
 80065fc:	3001      	adds	r0, #1
 80065fe:	d09d      	beq.n	800653c <_printf_i+0x160>
 8006600:	3501      	adds	r5, #1
 8006602:	68e3      	ldr	r3, [r4, #12]
 8006604:	9903      	ldr	r1, [sp, #12]
 8006606:	1a5b      	subs	r3, r3, r1
 8006608:	42ab      	cmp	r3, r5
 800660a:	dcf2      	bgt.n	80065f2 <_printf_i+0x216>
 800660c:	e7eb      	b.n	80065e6 <_printf_i+0x20a>
 800660e:	2500      	movs	r5, #0
 8006610:	f104 0619 	add.w	r6, r4, #25
 8006614:	e7f5      	b.n	8006602 <_printf_i+0x226>
 8006616:	bf00      	nop
 8006618:	080087ad 	.word	0x080087ad
 800661c:	080087be 	.word	0x080087be

08006620 <std>:
 8006620:	2300      	movs	r3, #0
 8006622:	b510      	push	{r4, lr}
 8006624:	4604      	mov	r4, r0
 8006626:	e9c0 3300 	strd	r3, r3, [r0]
 800662a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800662e:	6083      	str	r3, [r0, #8]
 8006630:	8181      	strh	r1, [r0, #12]
 8006632:	6643      	str	r3, [r0, #100]	; 0x64
 8006634:	81c2      	strh	r2, [r0, #14]
 8006636:	6183      	str	r3, [r0, #24]
 8006638:	4619      	mov	r1, r3
 800663a:	2208      	movs	r2, #8
 800663c:	305c      	adds	r0, #92	; 0x5c
 800663e:	f000 f906 	bl	800684e <memset>
 8006642:	4b0d      	ldr	r3, [pc, #52]	; (8006678 <std+0x58>)
 8006644:	6263      	str	r3, [r4, #36]	; 0x24
 8006646:	4b0d      	ldr	r3, [pc, #52]	; (800667c <std+0x5c>)
 8006648:	62a3      	str	r3, [r4, #40]	; 0x28
 800664a:	4b0d      	ldr	r3, [pc, #52]	; (8006680 <std+0x60>)
 800664c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800664e:	4b0d      	ldr	r3, [pc, #52]	; (8006684 <std+0x64>)
 8006650:	6323      	str	r3, [r4, #48]	; 0x30
 8006652:	4b0d      	ldr	r3, [pc, #52]	; (8006688 <std+0x68>)
 8006654:	6224      	str	r4, [r4, #32]
 8006656:	429c      	cmp	r4, r3
 8006658:	d006      	beq.n	8006668 <std+0x48>
 800665a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800665e:	4294      	cmp	r4, r2
 8006660:	d002      	beq.n	8006668 <std+0x48>
 8006662:	33d0      	adds	r3, #208	; 0xd0
 8006664:	429c      	cmp	r4, r3
 8006666:	d105      	bne.n	8006674 <std+0x54>
 8006668:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800666c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006670:	f000 b96a 	b.w	8006948 <__retarget_lock_init_recursive>
 8006674:	bd10      	pop	{r4, pc}
 8006676:	bf00      	nop
 8006678:	080067c9 	.word	0x080067c9
 800667c:	080067eb 	.word	0x080067eb
 8006680:	08006823 	.word	0x08006823
 8006684:	08006847 	.word	0x08006847
 8006688:	20004c2c 	.word	0x20004c2c

0800668c <stdio_exit_handler>:
 800668c:	4a02      	ldr	r2, [pc, #8]	; (8006698 <stdio_exit_handler+0xc>)
 800668e:	4903      	ldr	r1, [pc, #12]	; (800669c <stdio_exit_handler+0x10>)
 8006690:	4803      	ldr	r0, [pc, #12]	; (80066a0 <stdio_exit_handler+0x14>)
 8006692:	f000 b869 	b.w	8006768 <_fwalk_sglue>
 8006696:	bf00      	nop
 8006698:	2000006c 	.word	0x2000006c
 800669c:	080082f1 	.word	0x080082f1
 80066a0:	20000078 	.word	0x20000078

080066a4 <cleanup_stdio>:
 80066a4:	6841      	ldr	r1, [r0, #4]
 80066a6:	4b0c      	ldr	r3, [pc, #48]	; (80066d8 <cleanup_stdio+0x34>)
 80066a8:	4299      	cmp	r1, r3
 80066aa:	b510      	push	{r4, lr}
 80066ac:	4604      	mov	r4, r0
 80066ae:	d001      	beq.n	80066b4 <cleanup_stdio+0x10>
 80066b0:	f001 fe1e 	bl	80082f0 <_fflush_r>
 80066b4:	68a1      	ldr	r1, [r4, #8]
 80066b6:	4b09      	ldr	r3, [pc, #36]	; (80066dc <cleanup_stdio+0x38>)
 80066b8:	4299      	cmp	r1, r3
 80066ba:	d002      	beq.n	80066c2 <cleanup_stdio+0x1e>
 80066bc:	4620      	mov	r0, r4
 80066be:	f001 fe17 	bl	80082f0 <_fflush_r>
 80066c2:	68e1      	ldr	r1, [r4, #12]
 80066c4:	4b06      	ldr	r3, [pc, #24]	; (80066e0 <cleanup_stdio+0x3c>)
 80066c6:	4299      	cmp	r1, r3
 80066c8:	d004      	beq.n	80066d4 <cleanup_stdio+0x30>
 80066ca:	4620      	mov	r0, r4
 80066cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066d0:	f001 be0e 	b.w	80082f0 <_fflush_r>
 80066d4:	bd10      	pop	{r4, pc}
 80066d6:	bf00      	nop
 80066d8:	20004c2c 	.word	0x20004c2c
 80066dc:	20004c94 	.word	0x20004c94
 80066e0:	20004cfc 	.word	0x20004cfc

080066e4 <global_stdio_init.part.0>:
 80066e4:	b510      	push	{r4, lr}
 80066e6:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <global_stdio_init.part.0+0x30>)
 80066e8:	4c0b      	ldr	r4, [pc, #44]	; (8006718 <global_stdio_init.part.0+0x34>)
 80066ea:	4a0c      	ldr	r2, [pc, #48]	; (800671c <global_stdio_init.part.0+0x38>)
 80066ec:	601a      	str	r2, [r3, #0]
 80066ee:	4620      	mov	r0, r4
 80066f0:	2200      	movs	r2, #0
 80066f2:	2104      	movs	r1, #4
 80066f4:	f7ff ff94 	bl	8006620 <std>
 80066f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80066fc:	2201      	movs	r2, #1
 80066fe:	2109      	movs	r1, #9
 8006700:	f7ff ff8e 	bl	8006620 <std>
 8006704:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006708:	2202      	movs	r2, #2
 800670a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800670e:	2112      	movs	r1, #18
 8006710:	f7ff bf86 	b.w	8006620 <std>
 8006714:	20004d64 	.word	0x20004d64
 8006718:	20004c2c 	.word	0x20004c2c
 800671c:	0800668d 	.word	0x0800668d

08006720 <__sfp_lock_acquire>:
 8006720:	4801      	ldr	r0, [pc, #4]	; (8006728 <__sfp_lock_acquire+0x8>)
 8006722:	f000 b912 	b.w	800694a <__retarget_lock_acquire_recursive>
 8006726:	bf00      	nop
 8006728:	20004d6d 	.word	0x20004d6d

0800672c <__sfp_lock_release>:
 800672c:	4801      	ldr	r0, [pc, #4]	; (8006734 <__sfp_lock_release+0x8>)
 800672e:	f000 b90d 	b.w	800694c <__retarget_lock_release_recursive>
 8006732:	bf00      	nop
 8006734:	20004d6d 	.word	0x20004d6d

08006738 <__sinit>:
 8006738:	b510      	push	{r4, lr}
 800673a:	4604      	mov	r4, r0
 800673c:	f7ff fff0 	bl	8006720 <__sfp_lock_acquire>
 8006740:	6a23      	ldr	r3, [r4, #32]
 8006742:	b11b      	cbz	r3, 800674c <__sinit+0x14>
 8006744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006748:	f7ff bff0 	b.w	800672c <__sfp_lock_release>
 800674c:	4b04      	ldr	r3, [pc, #16]	; (8006760 <__sinit+0x28>)
 800674e:	6223      	str	r3, [r4, #32]
 8006750:	4b04      	ldr	r3, [pc, #16]	; (8006764 <__sinit+0x2c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1f5      	bne.n	8006744 <__sinit+0xc>
 8006758:	f7ff ffc4 	bl	80066e4 <global_stdio_init.part.0>
 800675c:	e7f2      	b.n	8006744 <__sinit+0xc>
 800675e:	bf00      	nop
 8006760:	080066a5 	.word	0x080066a5
 8006764:	20004d64 	.word	0x20004d64

08006768 <_fwalk_sglue>:
 8006768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800676c:	4607      	mov	r7, r0
 800676e:	4688      	mov	r8, r1
 8006770:	4614      	mov	r4, r2
 8006772:	2600      	movs	r6, #0
 8006774:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006778:	f1b9 0901 	subs.w	r9, r9, #1
 800677c:	d505      	bpl.n	800678a <_fwalk_sglue+0x22>
 800677e:	6824      	ldr	r4, [r4, #0]
 8006780:	2c00      	cmp	r4, #0
 8006782:	d1f7      	bne.n	8006774 <_fwalk_sglue+0xc>
 8006784:	4630      	mov	r0, r6
 8006786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800678a:	89ab      	ldrh	r3, [r5, #12]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d907      	bls.n	80067a0 <_fwalk_sglue+0x38>
 8006790:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006794:	3301      	adds	r3, #1
 8006796:	d003      	beq.n	80067a0 <_fwalk_sglue+0x38>
 8006798:	4629      	mov	r1, r5
 800679a:	4638      	mov	r0, r7
 800679c:	47c0      	blx	r8
 800679e:	4306      	orrs	r6, r0
 80067a0:	3568      	adds	r5, #104	; 0x68
 80067a2:	e7e9      	b.n	8006778 <_fwalk_sglue+0x10>

080067a4 <iprintf>:
 80067a4:	b40f      	push	{r0, r1, r2, r3}
 80067a6:	b507      	push	{r0, r1, r2, lr}
 80067a8:	4906      	ldr	r1, [pc, #24]	; (80067c4 <iprintf+0x20>)
 80067aa:	ab04      	add	r3, sp, #16
 80067ac:	6808      	ldr	r0, [r1, #0]
 80067ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80067b2:	6881      	ldr	r1, [r0, #8]
 80067b4:	9301      	str	r3, [sp, #4]
 80067b6:	f001 fbfb 	bl	8007fb0 <_vfiprintf_r>
 80067ba:	b003      	add	sp, #12
 80067bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80067c0:	b004      	add	sp, #16
 80067c2:	4770      	bx	lr
 80067c4:	200000c4 	.word	0x200000c4

080067c8 <__sread>:
 80067c8:	b510      	push	{r4, lr}
 80067ca:	460c      	mov	r4, r1
 80067cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d0:	f000 f86c 	bl	80068ac <_read_r>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	bfab      	itete	ge
 80067d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067da:	89a3      	ldrhlt	r3, [r4, #12]
 80067dc:	181b      	addge	r3, r3, r0
 80067de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067e2:	bfac      	ite	ge
 80067e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80067e6:	81a3      	strhlt	r3, [r4, #12]
 80067e8:	bd10      	pop	{r4, pc}

080067ea <__swrite>:
 80067ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ee:	461f      	mov	r7, r3
 80067f0:	898b      	ldrh	r3, [r1, #12]
 80067f2:	05db      	lsls	r3, r3, #23
 80067f4:	4605      	mov	r5, r0
 80067f6:	460c      	mov	r4, r1
 80067f8:	4616      	mov	r6, r2
 80067fa:	d505      	bpl.n	8006808 <__swrite+0x1e>
 80067fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006800:	2302      	movs	r3, #2
 8006802:	2200      	movs	r2, #0
 8006804:	f000 f840 	bl	8006888 <_lseek_r>
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800680e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006812:	81a3      	strh	r3, [r4, #12]
 8006814:	4632      	mov	r2, r6
 8006816:	463b      	mov	r3, r7
 8006818:	4628      	mov	r0, r5
 800681a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800681e:	f000 b857 	b.w	80068d0 <_write_r>

08006822 <__sseek>:
 8006822:	b510      	push	{r4, lr}
 8006824:	460c      	mov	r4, r1
 8006826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682a:	f000 f82d 	bl	8006888 <_lseek_r>
 800682e:	1c43      	adds	r3, r0, #1
 8006830:	89a3      	ldrh	r3, [r4, #12]
 8006832:	bf15      	itete	ne
 8006834:	6560      	strne	r0, [r4, #84]	; 0x54
 8006836:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800683a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800683e:	81a3      	strheq	r3, [r4, #12]
 8006840:	bf18      	it	ne
 8006842:	81a3      	strhne	r3, [r4, #12]
 8006844:	bd10      	pop	{r4, pc}

08006846 <__sclose>:
 8006846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800684a:	f000 b80d 	b.w	8006868 <_close_r>

0800684e <memset>:
 800684e:	4402      	add	r2, r0
 8006850:	4603      	mov	r3, r0
 8006852:	4293      	cmp	r3, r2
 8006854:	d100      	bne.n	8006858 <memset+0xa>
 8006856:	4770      	bx	lr
 8006858:	f803 1b01 	strb.w	r1, [r3], #1
 800685c:	e7f9      	b.n	8006852 <memset+0x4>
	...

08006860 <_localeconv_r>:
 8006860:	4800      	ldr	r0, [pc, #0]	; (8006864 <_localeconv_r+0x4>)
 8006862:	4770      	bx	lr
 8006864:	200001b8 	.word	0x200001b8

08006868 <_close_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4d06      	ldr	r5, [pc, #24]	; (8006884 <_close_r+0x1c>)
 800686c:	2300      	movs	r3, #0
 800686e:	4604      	mov	r4, r0
 8006870:	4608      	mov	r0, r1
 8006872:	602b      	str	r3, [r5, #0]
 8006874:	f7fa fc33 	bl	80010de <_close>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_close_r+0x1a>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b103      	cbz	r3, 8006882 <_close_r+0x1a>
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	20004d68 	.word	0x20004d68

08006888 <_lseek_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4d07      	ldr	r5, [pc, #28]	; (80068a8 <_lseek_r+0x20>)
 800688c:	4604      	mov	r4, r0
 800688e:	4608      	mov	r0, r1
 8006890:	4611      	mov	r1, r2
 8006892:	2200      	movs	r2, #0
 8006894:	602a      	str	r2, [r5, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	f7fa fc48 	bl	800112c <_lseek>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_lseek_r+0x1e>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_lseek_r+0x1e>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20004d68 	.word	0x20004d68

080068ac <_read_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	4d07      	ldr	r5, [pc, #28]	; (80068cc <_read_r+0x20>)
 80068b0:	4604      	mov	r4, r0
 80068b2:	4608      	mov	r0, r1
 80068b4:	4611      	mov	r1, r2
 80068b6:	2200      	movs	r2, #0
 80068b8:	602a      	str	r2, [r5, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	f7fa fbd6 	bl	800106c <_read>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_read_r+0x1e>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_read_r+0x1e>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	20004d68 	.word	0x20004d68

080068d0 <_write_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4d07      	ldr	r5, [pc, #28]	; (80068f0 <_write_r+0x20>)
 80068d4:	4604      	mov	r4, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	602a      	str	r2, [r5, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fa fbe1 	bl	80010a6 <_write>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_write_r+0x1e>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_write_r+0x1e>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	20004d68 	.word	0x20004d68

080068f4 <__errno>:
 80068f4:	4b01      	ldr	r3, [pc, #4]	; (80068fc <__errno+0x8>)
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	200000c4 	.word	0x200000c4

08006900 <__libc_init_array>:
 8006900:	b570      	push	{r4, r5, r6, lr}
 8006902:	4d0d      	ldr	r5, [pc, #52]	; (8006938 <__libc_init_array+0x38>)
 8006904:	4c0d      	ldr	r4, [pc, #52]	; (800693c <__libc_init_array+0x3c>)
 8006906:	1b64      	subs	r4, r4, r5
 8006908:	10a4      	asrs	r4, r4, #2
 800690a:	2600      	movs	r6, #0
 800690c:	42a6      	cmp	r6, r4
 800690e:	d109      	bne.n	8006924 <__libc_init_array+0x24>
 8006910:	4d0b      	ldr	r5, [pc, #44]	; (8006940 <__libc_init_array+0x40>)
 8006912:	4c0c      	ldr	r4, [pc, #48]	; (8006944 <__libc_init_array+0x44>)
 8006914:	f001 fef0 	bl	80086f8 <_init>
 8006918:	1b64      	subs	r4, r4, r5
 800691a:	10a4      	asrs	r4, r4, #2
 800691c:	2600      	movs	r6, #0
 800691e:	42a6      	cmp	r6, r4
 8006920:	d105      	bne.n	800692e <__libc_init_array+0x2e>
 8006922:	bd70      	pop	{r4, r5, r6, pc}
 8006924:	f855 3b04 	ldr.w	r3, [r5], #4
 8006928:	4798      	blx	r3
 800692a:	3601      	adds	r6, #1
 800692c:	e7ee      	b.n	800690c <__libc_init_array+0xc>
 800692e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006932:	4798      	blx	r3
 8006934:	3601      	adds	r6, #1
 8006936:	e7f2      	b.n	800691e <__libc_init_array+0x1e>
 8006938:	08008b0c 	.word	0x08008b0c
 800693c:	08008b0c 	.word	0x08008b0c
 8006940:	08008b0c 	.word	0x08008b0c
 8006944:	08008b10 	.word	0x08008b10

08006948 <__retarget_lock_init_recursive>:
 8006948:	4770      	bx	lr

0800694a <__retarget_lock_acquire_recursive>:
 800694a:	4770      	bx	lr

0800694c <__retarget_lock_release_recursive>:
 800694c:	4770      	bx	lr

0800694e <memcpy>:
 800694e:	440a      	add	r2, r1
 8006950:	4291      	cmp	r1, r2
 8006952:	f100 33ff 	add.w	r3, r0, #4294967295
 8006956:	d100      	bne.n	800695a <memcpy+0xc>
 8006958:	4770      	bx	lr
 800695a:	b510      	push	{r4, lr}
 800695c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006964:	4291      	cmp	r1, r2
 8006966:	d1f9      	bne.n	800695c <memcpy+0xe>
 8006968:	bd10      	pop	{r4, pc}

0800696a <quorem>:
 800696a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696e:	6903      	ldr	r3, [r0, #16]
 8006970:	690c      	ldr	r4, [r1, #16]
 8006972:	42a3      	cmp	r3, r4
 8006974:	4607      	mov	r7, r0
 8006976:	db7e      	blt.n	8006a76 <quorem+0x10c>
 8006978:	3c01      	subs	r4, #1
 800697a:	f101 0814 	add.w	r8, r1, #20
 800697e:	f100 0514 	add.w	r5, r0, #20
 8006982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006986:	9301      	str	r3, [sp, #4]
 8006988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800698c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006990:	3301      	adds	r3, #1
 8006992:	429a      	cmp	r2, r3
 8006994:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006998:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800699c:	fbb2 f6f3 	udiv	r6, r2, r3
 80069a0:	d331      	bcc.n	8006a06 <quorem+0x9c>
 80069a2:	f04f 0e00 	mov.w	lr, #0
 80069a6:	4640      	mov	r0, r8
 80069a8:	46ac      	mov	ip, r5
 80069aa:	46f2      	mov	sl, lr
 80069ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80069b0:	b293      	uxth	r3, r2
 80069b2:	fb06 e303 	mla	r3, r6, r3, lr
 80069b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069ba:	0c1a      	lsrs	r2, r3, #16
 80069bc:	b29b      	uxth	r3, r3
 80069be:	ebaa 0303 	sub.w	r3, sl, r3
 80069c2:	f8dc a000 	ldr.w	sl, [ip]
 80069c6:	fa13 f38a 	uxtah	r3, r3, sl
 80069ca:	fb06 220e 	mla	r2, r6, lr, r2
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	9b00      	ldr	r3, [sp, #0]
 80069d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069d6:	b292      	uxth	r2, r2
 80069d8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80069dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069e0:	f8bd 3000 	ldrh.w	r3, [sp]
 80069e4:	4581      	cmp	r9, r0
 80069e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069ea:	f84c 3b04 	str.w	r3, [ip], #4
 80069ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80069f2:	d2db      	bcs.n	80069ac <quorem+0x42>
 80069f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80069f8:	b92b      	cbnz	r3, 8006a06 <quorem+0x9c>
 80069fa:	9b01      	ldr	r3, [sp, #4]
 80069fc:	3b04      	subs	r3, #4
 80069fe:	429d      	cmp	r5, r3
 8006a00:	461a      	mov	r2, r3
 8006a02:	d32c      	bcc.n	8006a5e <quorem+0xf4>
 8006a04:	613c      	str	r4, [r7, #16]
 8006a06:	4638      	mov	r0, r7
 8006a08:	f001 f9a8 	bl	8007d5c <__mcmp>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	db22      	blt.n	8006a56 <quorem+0xec>
 8006a10:	3601      	adds	r6, #1
 8006a12:	4629      	mov	r1, r5
 8006a14:	2000      	movs	r0, #0
 8006a16:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a1a:	f8d1 c000 	ldr.w	ip, [r1]
 8006a1e:	b293      	uxth	r3, r2
 8006a20:	1ac3      	subs	r3, r0, r3
 8006a22:	0c12      	lsrs	r2, r2, #16
 8006a24:	fa13 f38c 	uxtah	r3, r3, ip
 8006a28:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006a2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a36:	45c1      	cmp	r9, r8
 8006a38:	f841 3b04 	str.w	r3, [r1], #4
 8006a3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a40:	d2e9      	bcs.n	8006a16 <quorem+0xac>
 8006a42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a4a:	b922      	cbnz	r2, 8006a56 <quorem+0xec>
 8006a4c:	3b04      	subs	r3, #4
 8006a4e:	429d      	cmp	r5, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	d30a      	bcc.n	8006a6a <quorem+0x100>
 8006a54:	613c      	str	r4, [r7, #16]
 8006a56:	4630      	mov	r0, r6
 8006a58:	b003      	add	sp, #12
 8006a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5e:	6812      	ldr	r2, [r2, #0]
 8006a60:	3b04      	subs	r3, #4
 8006a62:	2a00      	cmp	r2, #0
 8006a64:	d1ce      	bne.n	8006a04 <quorem+0x9a>
 8006a66:	3c01      	subs	r4, #1
 8006a68:	e7c9      	b.n	80069fe <quorem+0x94>
 8006a6a:	6812      	ldr	r2, [r2, #0]
 8006a6c:	3b04      	subs	r3, #4
 8006a6e:	2a00      	cmp	r2, #0
 8006a70:	d1f0      	bne.n	8006a54 <quorem+0xea>
 8006a72:	3c01      	subs	r4, #1
 8006a74:	e7eb      	b.n	8006a4e <quorem+0xe4>
 8006a76:	2000      	movs	r0, #0
 8006a78:	e7ee      	b.n	8006a58 <quorem+0xee>
 8006a7a:	0000      	movs	r0, r0
 8006a7c:	0000      	movs	r0, r0
	...

08006a80 <_dtoa_r>:
 8006a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a84:	ed2d 8b04 	vpush	{d8-d9}
 8006a88:	69c5      	ldr	r5, [r0, #28]
 8006a8a:	b093      	sub	sp, #76	; 0x4c
 8006a8c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a90:	ec57 6b10 	vmov	r6, r7, d0
 8006a94:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a98:	9107      	str	r1, [sp, #28]
 8006a9a:	4604      	mov	r4, r0
 8006a9c:	920a      	str	r2, [sp, #40]	; 0x28
 8006a9e:	930d      	str	r3, [sp, #52]	; 0x34
 8006aa0:	b975      	cbnz	r5, 8006ac0 <_dtoa_r+0x40>
 8006aa2:	2010      	movs	r0, #16
 8006aa4:	f000 fe2a 	bl	80076fc <malloc>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	61e0      	str	r0, [r4, #28]
 8006aac:	b920      	cbnz	r0, 8006ab8 <_dtoa_r+0x38>
 8006aae:	4bae      	ldr	r3, [pc, #696]	; (8006d68 <_dtoa_r+0x2e8>)
 8006ab0:	21ef      	movs	r1, #239	; 0xef
 8006ab2:	48ae      	ldr	r0, [pc, #696]	; (8006d6c <_dtoa_r+0x2ec>)
 8006ab4:	f001 fcea 	bl	800848c <__assert_func>
 8006ab8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006abc:	6005      	str	r5, [r0, #0]
 8006abe:	60c5      	str	r5, [r0, #12]
 8006ac0:	69e3      	ldr	r3, [r4, #28]
 8006ac2:	6819      	ldr	r1, [r3, #0]
 8006ac4:	b151      	cbz	r1, 8006adc <_dtoa_r+0x5c>
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	604a      	str	r2, [r1, #4]
 8006aca:	2301      	movs	r3, #1
 8006acc:	4093      	lsls	r3, r2
 8006ace:	608b      	str	r3, [r1, #8]
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	f000 ff07 	bl	80078e4 <_Bfree>
 8006ad6:	69e3      	ldr	r3, [r4, #28]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	1e3b      	subs	r3, r7, #0
 8006ade:	bfbb      	ittet	lt
 8006ae0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ae4:	9303      	strlt	r3, [sp, #12]
 8006ae6:	2300      	movge	r3, #0
 8006ae8:	2201      	movlt	r2, #1
 8006aea:	bfac      	ite	ge
 8006aec:	f8c8 3000 	strge.w	r3, [r8]
 8006af0:	f8c8 2000 	strlt.w	r2, [r8]
 8006af4:	4b9e      	ldr	r3, [pc, #632]	; (8006d70 <_dtoa_r+0x2f0>)
 8006af6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006afa:	ea33 0308 	bics.w	r3, r3, r8
 8006afe:	d11b      	bne.n	8006b38 <_dtoa_r+0xb8>
 8006b00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b02:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b06:	6013      	str	r3, [r2, #0]
 8006b08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006b0c:	4333      	orrs	r3, r6
 8006b0e:	f000 8593 	beq.w	8007638 <_dtoa_r+0xbb8>
 8006b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b14:	b963      	cbnz	r3, 8006b30 <_dtoa_r+0xb0>
 8006b16:	4b97      	ldr	r3, [pc, #604]	; (8006d74 <_dtoa_r+0x2f4>)
 8006b18:	e027      	b.n	8006b6a <_dtoa_r+0xea>
 8006b1a:	4b97      	ldr	r3, [pc, #604]	; (8006d78 <_dtoa_r+0x2f8>)
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	3308      	adds	r3, #8
 8006b20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b22:	6013      	str	r3, [r2, #0]
 8006b24:	9800      	ldr	r0, [sp, #0]
 8006b26:	b013      	add	sp, #76	; 0x4c
 8006b28:	ecbd 8b04 	vpop	{d8-d9}
 8006b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b30:	4b90      	ldr	r3, [pc, #576]	; (8006d74 <_dtoa_r+0x2f4>)
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	3303      	adds	r3, #3
 8006b36:	e7f3      	b.n	8006b20 <_dtoa_r+0xa0>
 8006b38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	ec51 0b17 	vmov	r0, r1, d7
 8006b42:	eeb0 8a47 	vmov.f32	s16, s14
 8006b46:	eef0 8a67 	vmov.f32	s17, s15
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	f7f9 ffd4 	bl	8000af8 <__aeabi_dcmpeq>
 8006b50:	4681      	mov	r9, r0
 8006b52:	b160      	cbz	r0, 8006b6e <_dtoa_r+0xee>
 8006b54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b56:	2301      	movs	r3, #1
 8006b58:	6013      	str	r3, [r2, #0]
 8006b5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8568 	beq.w	8007632 <_dtoa_r+0xbb2>
 8006b62:	4b86      	ldr	r3, [pc, #536]	; (8006d7c <_dtoa_r+0x2fc>)
 8006b64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b66:	6013      	str	r3, [r2, #0]
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	e7da      	b.n	8006b24 <_dtoa_r+0xa4>
 8006b6e:	aa10      	add	r2, sp, #64	; 0x40
 8006b70:	a911      	add	r1, sp, #68	; 0x44
 8006b72:	4620      	mov	r0, r4
 8006b74:	eeb0 0a48 	vmov.f32	s0, s16
 8006b78:	eef0 0a68 	vmov.f32	s1, s17
 8006b7c:	f001 f994 	bl	8007ea8 <__d2b>
 8006b80:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006b84:	4682      	mov	sl, r0
 8006b86:	2d00      	cmp	r5, #0
 8006b88:	d07f      	beq.n	8006c8a <_dtoa_r+0x20a>
 8006b8a:	ee18 3a90 	vmov	r3, s17
 8006b8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b92:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006b96:	ec51 0b18 	vmov	r0, r1, d8
 8006b9a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006b9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ba2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	2200      	movs	r2, #0
 8006baa:	4b75      	ldr	r3, [pc, #468]	; (8006d80 <_dtoa_r+0x300>)
 8006bac:	f7f9 fb84 	bl	80002b8 <__aeabi_dsub>
 8006bb0:	a367      	add	r3, pc, #412	; (adr r3, 8006d50 <_dtoa_r+0x2d0>)
 8006bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb6:	f7f9 fd37 	bl	8000628 <__aeabi_dmul>
 8006bba:	a367      	add	r3, pc, #412	; (adr r3, 8006d58 <_dtoa_r+0x2d8>)
 8006bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc0:	f7f9 fb7c 	bl	80002bc <__adddf3>
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	460f      	mov	r7, r1
 8006bca:	f7f9 fcc3 	bl	8000554 <__aeabi_i2d>
 8006bce:	a364      	add	r3, pc, #400	; (adr r3, 8006d60 <_dtoa_r+0x2e0>)
 8006bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd4:	f7f9 fd28 	bl	8000628 <__aeabi_dmul>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4630      	mov	r0, r6
 8006bde:	4639      	mov	r1, r7
 8006be0:	f7f9 fb6c 	bl	80002bc <__adddf3>
 8006be4:	4606      	mov	r6, r0
 8006be6:	460f      	mov	r7, r1
 8006be8:	f7f9 ffce 	bl	8000b88 <__aeabi_d2iz>
 8006bec:	2200      	movs	r2, #0
 8006bee:	4683      	mov	fp, r0
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	4639      	mov	r1, r7
 8006bf6:	f7f9 ff89 	bl	8000b0c <__aeabi_dcmplt>
 8006bfa:	b148      	cbz	r0, 8006c10 <_dtoa_r+0x190>
 8006bfc:	4658      	mov	r0, fp
 8006bfe:	f7f9 fca9 	bl	8000554 <__aeabi_i2d>
 8006c02:	4632      	mov	r2, r6
 8006c04:	463b      	mov	r3, r7
 8006c06:	f7f9 ff77 	bl	8000af8 <__aeabi_dcmpeq>
 8006c0a:	b908      	cbnz	r0, 8006c10 <_dtoa_r+0x190>
 8006c0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c10:	f1bb 0f16 	cmp.w	fp, #22
 8006c14:	d857      	bhi.n	8006cc6 <_dtoa_r+0x246>
 8006c16:	4b5b      	ldr	r3, [pc, #364]	; (8006d84 <_dtoa_r+0x304>)
 8006c18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	ec51 0b18 	vmov	r0, r1, d8
 8006c24:	f7f9 ff72 	bl	8000b0c <__aeabi_dcmplt>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	d04e      	beq.n	8006cca <_dtoa_r+0x24a>
 8006c2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c30:	2300      	movs	r3, #0
 8006c32:	930c      	str	r3, [sp, #48]	; 0x30
 8006c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c36:	1b5b      	subs	r3, r3, r5
 8006c38:	1e5a      	subs	r2, r3, #1
 8006c3a:	bf45      	ittet	mi
 8006c3c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c40:	9305      	strmi	r3, [sp, #20]
 8006c42:	2300      	movpl	r3, #0
 8006c44:	2300      	movmi	r3, #0
 8006c46:	9206      	str	r2, [sp, #24]
 8006c48:	bf54      	ite	pl
 8006c4a:	9305      	strpl	r3, [sp, #20]
 8006c4c:	9306      	strmi	r3, [sp, #24]
 8006c4e:	f1bb 0f00 	cmp.w	fp, #0
 8006c52:	db3c      	blt.n	8006cce <_dtoa_r+0x24e>
 8006c54:	9b06      	ldr	r3, [sp, #24]
 8006c56:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006c5a:	445b      	add	r3, fp
 8006c5c:	9306      	str	r3, [sp, #24]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	9308      	str	r3, [sp, #32]
 8006c62:	9b07      	ldr	r3, [sp, #28]
 8006c64:	2b09      	cmp	r3, #9
 8006c66:	d868      	bhi.n	8006d3a <_dtoa_r+0x2ba>
 8006c68:	2b05      	cmp	r3, #5
 8006c6a:	bfc4      	itt	gt
 8006c6c:	3b04      	subgt	r3, #4
 8006c6e:	9307      	strgt	r3, [sp, #28]
 8006c70:	9b07      	ldr	r3, [sp, #28]
 8006c72:	f1a3 0302 	sub.w	r3, r3, #2
 8006c76:	bfcc      	ite	gt
 8006c78:	2500      	movgt	r5, #0
 8006c7a:	2501      	movle	r5, #1
 8006c7c:	2b03      	cmp	r3, #3
 8006c7e:	f200 8085 	bhi.w	8006d8c <_dtoa_r+0x30c>
 8006c82:	e8df f003 	tbb	[pc, r3]
 8006c86:	3b2e      	.short	0x3b2e
 8006c88:	5839      	.short	0x5839
 8006c8a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006c8e:	441d      	add	r5, r3
 8006c90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	bfc1      	itttt	gt
 8006c98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c9c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ca0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006ca4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006ca8:	bfd6      	itet	le
 8006caa:	f1c3 0320 	rsble	r3, r3, #32
 8006cae:	ea48 0003 	orrgt.w	r0, r8, r3
 8006cb2:	fa06 f003 	lslle.w	r0, r6, r3
 8006cb6:	f7f9 fc3d 	bl	8000534 <__aeabi_ui2d>
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006cc0:	3d01      	subs	r5, #1
 8006cc2:	920e      	str	r2, [sp, #56]	; 0x38
 8006cc4:	e76f      	b.n	8006ba6 <_dtoa_r+0x126>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e7b3      	b.n	8006c32 <_dtoa_r+0x1b2>
 8006cca:	900c      	str	r0, [sp, #48]	; 0x30
 8006ccc:	e7b2      	b.n	8006c34 <_dtoa_r+0x1b4>
 8006cce:	9b05      	ldr	r3, [sp, #20]
 8006cd0:	eba3 030b 	sub.w	r3, r3, fp
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	f1cb 0300 	rsb	r3, fp, #0
 8006cda:	9308      	str	r3, [sp, #32]
 8006cdc:	2300      	movs	r3, #0
 8006cde:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ce0:	e7bf      	b.n	8006c62 <_dtoa_r+0x1e2>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	dc52      	bgt.n	8006d92 <_dtoa_r+0x312>
 8006cec:	2301      	movs	r3, #1
 8006cee:	9301      	str	r3, [sp, #4]
 8006cf0:	9304      	str	r3, [sp, #16]
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	920a      	str	r2, [sp, #40]	; 0x28
 8006cf6:	e00b      	b.n	8006d10 <_dtoa_r+0x290>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e7f3      	b.n	8006ce4 <_dtoa_r+0x264>
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8006d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d02:	445b      	add	r3, fp
 8006d04:	9301      	str	r3, [sp, #4]
 8006d06:	3301      	adds	r3, #1
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	9304      	str	r3, [sp, #16]
 8006d0c:	bfb8      	it	lt
 8006d0e:	2301      	movlt	r3, #1
 8006d10:	69e0      	ldr	r0, [r4, #28]
 8006d12:	2100      	movs	r1, #0
 8006d14:	2204      	movs	r2, #4
 8006d16:	f102 0614 	add.w	r6, r2, #20
 8006d1a:	429e      	cmp	r6, r3
 8006d1c:	d93d      	bls.n	8006d9a <_dtoa_r+0x31a>
 8006d1e:	6041      	str	r1, [r0, #4]
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 fd9f 	bl	8007864 <_Balloc>
 8006d26:	9000      	str	r0, [sp, #0]
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d139      	bne.n	8006da0 <_dtoa_r+0x320>
 8006d2c:	4b16      	ldr	r3, [pc, #88]	; (8006d88 <_dtoa_r+0x308>)
 8006d2e:	4602      	mov	r2, r0
 8006d30:	f240 11af 	movw	r1, #431	; 0x1af
 8006d34:	e6bd      	b.n	8006ab2 <_dtoa_r+0x32>
 8006d36:	2301      	movs	r3, #1
 8006d38:	e7e1      	b.n	8006cfe <_dtoa_r+0x27e>
 8006d3a:	2501      	movs	r5, #1
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	9307      	str	r3, [sp, #28]
 8006d40:	9509      	str	r5, [sp, #36]	; 0x24
 8006d42:	f04f 33ff 	mov.w	r3, #4294967295
 8006d46:	9301      	str	r3, [sp, #4]
 8006d48:	9304      	str	r3, [sp, #16]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	2312      	movs	r3, #18
 8006d4e:	e7d1      	b.n	8006cf4 <_dtoa_r+0x274>
 8006d50:	636f4361 	.word	0x636f4361
 8006d54:	3fd287a7 	.word	0x3fd287a7
 8006d58:	8b60c8b3 	.word	0x8b60c8b3
 8006d5c:	3fc68a28 	.word	0x3fc68a28
 8006d60:	509f79fb 	.word	0x509f79fb
 8006d64:	3fd34413 	.word	0x3fd34413
 8006d68:	080087dc 	.word	0x080087dc
 8006d6c:	080087f3 	.word	0x080087f3
 8006d70:	7ff00000 	.word	0x7ff00000
 8006d74:	080087d8 	.word	0x080087d8
 8006d78:	080087cf 	.word	0x080087cf
 8006d7c:	080087ac 	.word	0x080087ac
 8006d80:	3ff80000 	.word	0x3ff80000
 8006d84:	080088e0 	.word	0x080088e0
 8006d88:	0800884b 	.word	0x0800884b
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d90:	e7d7      	b.n	8006d42 <_dtoa_r+0x2c2>
 8006d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d94:	9301      	str	r3, [sp, #4]
 8006d96:	9304      	str	r3, [sp, #16]
 8006d98:	e7ba      	b.n	8006d10 <_dtoa_r+0x290>
 8006d9a:	3101      	adds	r1, #1
 8006d9c:	0052      	lsls	r2, r2, #1
 8006d9e:	e7ba      	b.n	8006d16 <_dtoa_r+0x296>
 8006da0:	69e3      	ldr	r3, [r4, #28]
 8006da2:	9a00      	ldr	r2, [sp, #0]
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	9b04      	ldr	r3, [sp, #16]
 8006da8:	2b0e      	cmp	r3, #14
 8006daa:	f200 80a8 	bhi.w	8006efe <_dtoa_r+0x47e>
 8006dae:	2d00      	cmp	r5, #0
 8006db0:	f000 80a5 	beq.w	8006efe <_dtoa_r+0x47e>
 8006db4:	f1bb 0f00 	cmp.w	fp, #0
 8006db8:	dd38      	ble.n	8006e2c <_dtoa_r+0x3ac>
 8006dba:	4bc0      	ldr	r3, [pc, #768]	; (80070bc <_dtoa_r+0x63c>)
 8006dbc:	f00b 020f 	and.w	r2, fp, #15
 8006dc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dc4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006dc8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006dcc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006dd0:	d019      	beq.n	8006e06 <_dtoa_r+0x386>
 8006dd2:	4bbb      	ldr	r3, [pc, #748]	; (80070c0 <_dtoa_r+0x640>)
 8006dd4:	ec51 0b18 	vmov	r0, r1, d8
 8006dd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ddc:	f7f9 fd4e 	bl	800087c <__aeabi_ddiv>
 8006de0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006de4:	f008 080f 	and.w	r8, r8, #15
 8006de8:	2503      	movs	r5, #3
 8006dea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80070c0 <_dtoa_r+0x640>
 8006dee:	f1b8 0f00 	cmp.w	r8, #0
 8006df2:	d10a      	bne.n	8006e0a <_dtoa_r+0x38a>
 8006df4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006df8:	4632      	mov	r2, r6
 8006dfa:	463b      	mov	r3, r7
 8006dfc:	f7f9 fd3e 	bl	800087c <__aeabi_ddiv>
 8006e00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e04:	e02b      	b.n	8006e5e <_dtoa_r+0x3de>
 8006e06:	2502      	movs	r5, #2
 8006e08:	e7ef      	b.n	8006dea <_dtoa_r+0x36a>
 8006e0a:	f018 0f01 	tst.w	r8, #1
 8006e0e:	d008      	beq.n	8006e22 <_dtoa_r+0x3a2>
 8006e10:	4630      	mov	r0, r6
 8006e12:	4639      	mov	r1, r7
 8006e14:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006e18:	f7f9 fc06 	bl	8000628 <__aeabi_dmul>
 8006e1c:	3501      	adds	r5, #1
 8006e1e:	4606      	mov	r6, r0
 8006e20:	460f      	mov	r7, r1
 8006e22:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006e26:	f109 0908 	add.w	r9, r9, #8
 8006e2a:	e7e0      	b.n	8006dee <_dtoa_r+0x36e>
 8006e2c:	f000 809f 	beq.w	8006f6e <_dtoa_r+0x4ee>
 8006e30:	f1cb 0600 	rsb	r6, fp, #0
 8006e34:	4ba1      	ldr	r3, [pc, #644]	; (80070bc <_dtoa_r+0x63c>)
 8006e36:	4fa2      	ldr	r7, [pc, #648]	; (80070c0 <_dtoa_r+0x640>)
 8006e38:	f006 020f 	and.w	r2, r6, #15
 8006e3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e44:	ec51 0b18 	vmov	r0, r1, d8
 8006e48:	f7f9 fbee 	bl	8000628 <__aeabi_dmul>
 8006e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e50:	1136      	asrs	r6, r6, #4
 8006e52:	2300      	movs	r3, #0
 8006e54:	2502      	movs	r5, #2
 8006e56:	2e00      	cmp	r6, #0
 8006e58:	d17e      	bne.n	8006f58 <_dtoa_r+0x4d8>
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1d0      	bne.n	8006e00 <_dtoa_r+0x380>
 8006e5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e60:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 8084 	beq.w	8006f72 <_dtoa_r+0x4f2>
 8006e6a:	4b96      	ldr	r3, [pc, #600]	; (80070c4 <_dtoa_r+0x644>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	4640      	mov	r0, r8
 8006e70:	4649      	mov	r1, r9
 8006e72:	f7f9 fe4b 	bl	8000b0c <__aeabi_dcmplt>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d07b      	beq.n	8006f72 <_dtoa_r+0x4f2>
 8006e7a:	9b04      	ldr	r3, [sp, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d078      	beq.n	8006f72 <_dtoa_r+0x4f2>
 8006e80:	9b01      	ldr	r3, [sp, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	dd39      	ble.n	8006efa <_dtoa_r+0x47a>
 8006e86:	4b90      	ldr	r3, [pc, #576]	; (80070c8 <_dtoa_r+0x648>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	f7f9 fbcb 	bl	8000628 <__aeabi_dmul>
 8006e92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e96:	9e01      	ldr	r6, [sp, #4]
 8006e98:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006e9c:	3501      	adds	r5, #1
 8006e9e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	f7f9 fb56 	bl	8000554 <__aeabi_i2d>
 8006ea8:	4642      	mov	r2, r8
 8006eaa:	464b      	mov	r3, r9
 8006eac:	f7f9 fbbc 	bl	8000628 <__aeabi_dmul>
 8006eb0:	4b86      	ldr	r3, [pc, #536]	; (80070cc <_dtoa_r+0x64c>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f7f9 fa02 	bl	80002bc <__adddf3>
 8006eb8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ec0:	9303      	str	r3, [sp, #12]
 8006ec2:	2e00      	cmp	r6, #0
 8006ec4:	d158      	bne.n	8006f78 <_dtoa_r+0x4f8>
 8006ec6:	4b82      	ldr	r3, [pc, #520]	; (80070d0 <_dtoa_r+0x650>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	4640      	mov	r0, r8
 8006ecc:	4649      	mov	r1, r9
 8006ece:	f7f9 f9f3 	bl	80002b8 <__aeabi_dsub>
 8006ed2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ed6:	4680      	mov	r8, r0
 8006ed8:	4689      	mov	r9, r1
 8006eda:	f7f9 fe35 	bl	8000b48 <__aeabi_dcmpgt>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	f040 8296 	bne.w	8007410 <_dtoa_r+0x990>
 8006ee4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006ee8:	4640      	mov	r0, r8
 8006eea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006eee:	4649      	mov	r1, r9
 8006ef0:	f7f9 fe0c 	bl	8000b0c <__aeabi_dcmplt>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f040 8289 	bne.w	800740c <_dtoa_r+0x98c>
 8006efa:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006efe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f2c0 814e 	blt.w	80071a2 <_dtoa_r+0x722>
 8006f06:	f1bb 0f0e 	cmp.w	fp, #14
 8006f0a:	f300 814a 	bgt.w	80071a2 <_dtoa_r+0x722>
 8006f0e:	4b6b      	ldr	r3, [pc, #428]	; (80070bc <_dtoa_r+0x63c>)
 8006f10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f280 80dc 	bge.w	80070d8 <_dtoa_r+0x658>
 8006f20:	9b04      	ldr	r3, [sp, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f300 80d8 	bgt.w	80070d8 <_dtoa_r+0x658>
 8006f28:	f040 826f 	bne.w	800740a <_dtoa_r+0x98a>
 8006f2c:	4b68      	ldr	r3, [pc, #416]	; (80070d0 <_dtoa_r+0x650>)
 8006f2e:	2200      	movs	r2, #0
 8006f30:	4640      	mov	r0, r8
 8006f32:	4649      	mov	r1, r9
 8006f34:	f7f9 fb78 	bl	8000628 <__aeabi_dmul>
 8006f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f3c:	f7f9 fdfa 	bl	8000b34 <__aeabi_dcmpge>
 8006f40:	9e04      	ldr	r6, [sp, #16]
 8006f42:	4637      	mov	r7, r6
 8006f44:	2800      	cmp	r0, #0
 8006f46:	f040 8245 	bne.w	80073d4 <_dtoa_r+0x954>
 8006f4a:	9d00      	ldr	r5, [sp, #0]
 8006f4c:	2331      	movs	r3, #49	; 0x31
 8006f4e:	f805 3b01 	strb.w	r3, [r5], #1
 8006f52:	f10b 0b01 	add.w	fp, fp, #1
 8006f56:	e241      	b.n	80073dc <_dtoa_r+0x95c>
 8006f58:	07f2      	lsls	r2, r6, #31
 8006f5a:	d505      	bpl.n	8006f68 <_dtoa_r+0x4e8>
 8006f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f60:	f7f9 fb62 	bl	8000628 <__aeabi_dmul>
 8006f64:	3501      	adds	r5, #1
 8006f66:	2301      	movs	r3, #1
 8006f68:	1076      	asrs	r6, r6, #1
 8006f6a:	3708      	adds	r7, #8
 8006f6c:	e773      	b.n	8006e56 <_dtoa_r+0x3d6>
 8006f6e:	2502      	movs	r5, #2
 8006f70:	e775      	b.n	8006e5e <_dtoa_r+0x3de>
 8006f72:	9e04      	ldr	r6, [sp, #16]
 8006f74:	465f      	mov	r7, fp
 8006f76:	e792      	b.n	8006e9e <_dtoa_r+0x41e>
 8006f78:	9900      	ldr	r1, [sp, #0]
 8006f7a:	4b50      	ldr	r3, [pc, #320]	; (80070bc <_dtoa_r+0x63c>)
 8006f7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f80:	4431      	add	r1, r6
 8006f82:	9102      	str	r1, [sp, #8]
 8006f84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f86:	eeb0 9a47 	vmov.f32	s18, s14
 8006f8a:	eef0 9a67 	vmov.f32	s19, s15
 8006f8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006f92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f96:	2900      	cmp	r1, #0
 8006f98:	d044      	beq.n	8007024 <_dtoa_r+0x5a4>
 8006f9a:	494e      	ldr	r1, [pc, #312]	; (80070d4 <_dtoa_r+0x654>)
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	f7f9 fc6d 	bl	800087c <__aeabi_ddiv>
 8006fa2:	ec53 2b19 	vmov	r2, r3, d9
 8006fa6:	f7f9 f987 	bl	80002b8 <__aeabi_dsub>
 8006faa:	9d00      	ldr	r5, [sp, #0]
 8006fac:	ec41 0b19 	vmov	d9, r0, r1
 8006fb0:	4649      	mov	r1, r9
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	f7f9 fde8 	bl	8000b88 <__aeabi_d2iz>
 8006fb8:	4606      	mov	r6, r0
 8006fba:	f7f9 facb 	bl	8000554 <__aeabi_i2d>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	4640      	mov	r0, r8
 8006fc4:	4649      	mov	r1, r9
 8006fc6:	f7f9 f977 	bl	80002b8 <__aeabi_dsub>
 8006fca:	3630      	adds	r6, #48	; 0x30
 8006fcc:	f805 6b01 	strb.w	r6, [r5], #1
 8006fd0:	ec53 2b19 	vmov	r2, r3, d9
 8006fd4:	4680      	mov	r8, r0
 8006fd6:	4689      	mov	r9, r1
 8006fd8:	f7f9 fd98 	bl	8000b0c <__aeabi_dcmplt>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	d164      	bne.n	80070aa <_dtoa_r+0x62a>
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	464b      	mov	r3, r9
 8006fe4:	4937      	ldr	r1, [pc, #220]	; (80070c4 <_dtoa_r+0x644>)
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	f7f9 f966 	bl	80002b8 <__aeabi_dsub>
 8006fec:	ec53 2b19 	vmov	r2, r3, d9
 8006ff0:	f7f9 fd8c 	bl	8000b0c <__aeabi_dcmplt>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f040 80b6 	bne.w	8007166 <_dtoa_r+0x6e6>
 8006ffa:	9b02      	ldr	r3, [sp, #8]
 8006ffc:	429d      	cmp	r5, r3
 8006ffe:	f43f af7c 	beq.w	8006efa <_dtoa_r+0x47a>
 8007002:	4b31      	ldr	r3, [pc, #196]	; (80070c8 <_dtoa_r+0x648>)
 8007004:	ec51 0b19 	vmov	r0, r1, d9
 8007008:	2200      	movs	r2, #0
 800700a:	f7f9 fb0d 	bl	8000628 <__aeabi_dmul>
 800700e:	4b2e      	ldr	r3, [pc, #184]	; (80070c8 <_dtoa_r+0x648>)
 8007010:	ec41 0b19 	vmov	d9, r0, r1
 8007014:	2200      	movs	r2, #0
 8007016:	4640      	mov	r0, r8
 8007018:	4649      	mov	r1, r9
 800701a:	f7f9 fb05 	bl	8000628 <__aeabi_dmul>
 800701e:	4680      	mov	r8, r0
 8007020:	4689      	mov	r9, r1
 8007022:	e7c5      	b.n	8006fb0 <_dtoa_r+0x530>
 8007024:	ec51 0b17 	vmov	r0, r1, d7
 8007028:	f7f9 fafe 	bl	8000628 <__aeabi_dmul>
 800702c:	9b02      	ldr	r3, [sp, #8]
 800702e:	9d00      	ldr	r5, [sp, #0]
 8007030:	930f      	str	r3, [sp, #60]	; 0x3c
 8007032:	ec41 0b19 	vmov	d9, r0, r1
 8007036:	4649      	mov	r1, r9
 8007038:	4640      	mov	r0, r8
 800703a:	f7f9 fda5 	bl	8000b88 <__aeabi_d2iz>
 800703e:	4606      	mov	r6, r0
 8007040:	f7f9 fa88 	bl	8000554 <__aeabi_i2d>
 8007044:	3630      	adds	r6, #48	; 0x30
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	4640      	mov	r0, r8
 800704c:	4649      	mov	r1, r9
 800704e:	f7f9 f933 	bl	80002b8 <__aeabi_dsub>
 8007052:	f805 6b01 	strb.w	r6, [r5], #1
 8007056:	9b02      	ldr	r3, [sp, #8]
 8007058:	429d      	cmp	r5, r3
 800705a:	4680      	mov	r8, r0
 800705c:	4689      	mov	r9, r1
 800705e:	f04f 0200 	mov.w	r2, #0
 8007062:	d124      	bne.n	80070ae <_dtoa_r+0x62e>
 8007064:	4b1b      	ldr	r3, [pc, #108]	; (80070d4 <_dtoa_r+0x654>)
 8007066:	ec51 0b19 	vmov	r0, r1, d9
 800706a:	f7f9 f927 	bl	80002bc <__adddf3>
 800706e:	4602      	mov	r2, r0
 8007070:	460b      	mov	r3, r1
 8007072:	4640      	mov	r0, r8
 8007074:	4649      	mov	r1, r9
 8007076:	f7f9 fd67 	bl	8000b48 <__aeabi_dcmpgt>
 800707a:	2800      	cmp	r0, #0
 800707c:	d173      	bne.n	8007166 <_dtoa_r+0x6e6>
 800707e:	ec53 2b19 	vmov	r2, r3, d9
 8007082:	4914      	ldr	r1, [pc, #80]	; (80070d4 <_dtoa_r+0x654>)
 8007084:	2000      	movs	r0, #0
 8007086:	f7f9 f917 	bl	80002b8 <__aeabi_dsub>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4640      	mov	r0, r8
 8007090:	4649      	mov	r1, r9
 8007092:	f7f9 fd3b 	bl	8000b0c <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	f43f af2f 	beq.w	8006efa <_dtoa_r+0x47a>
 800709c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800709e:	1e6b      	subs	r3, r5, #1
 80070a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80070a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070a6:	2b30      	cmp	r3, #48	; 0x30
 80070a8:	d0f8      	beq.n	800709c <_dtoa_r+0x61c>
 80070aa:	46bb      	mov	fp, r7
 80070ac:	e04a      	b.n	8007144 <_dtoa_r+0x6c4>
 80070ae:	4b06      	ldr	r3, [pc, #24]	; (80070c8 <_dtoa_r+0x648>)
 80070b0:	f7f9 faba 	bl	8000628 <__aeabi_dmul>
 80070b4:	4680      	mov	r8, r0
 80070b6:	4689      	mov	r9, r1
 80070b8:	e7bd      	b.n	8007036 <_dtoa_r+0x5b6>
 80070ba:	bf00      	nop
 80070bc:	080088e0 	.word	0x080088e0
 80070c0:	080088b8 	.word	0x080088b8
 80070c4:	3ff00000 	.word	0x3ff00000
 80070c8:	40240000 	.word	0x40240000
 80070cc:	401c0000 	.word	0x401c0000
 80070d0:	40140000 	.word	0x40140000
 80070d4:	3fe00000 	.word	0x3fe00000
 80070d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070dc:	9d00      	ldr	r5, [sp, #0]
 80070de:	4642      	mov	r2, r8
 80070e0:	464b      	mov	r3, r9
 80070e2:	4630      	mov	r0, r6
 80070e4:	4639      	mov	r1, r7
 80070e6:	f7f9 fbc9 	bl	800087c <__aeabi_ddiv>
 80070ea:	f7f9 fd4d 	bl	8000b88 <__aeabi_d2iz>
 80070ee:	9001      	str	r0, [sp, #4]
 80070f0:	f7f9 fa30 	bl	8000554 <__aeabi_i2d>
 80070f4:	4642      	mov	r2, r8
 80070f6:	464b      	mov	r3, r9
 80070f8:	f7f9 fa96 	bl	8000628 <__aeabi_dmul>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4630      	mov	r0, r6
 8007102:	4639      	mov	r1, r7
 8007104:	f7f9 f8d8 	bl	80002b8 <__aeabi_dsub>
 8007108:	9e01      	ldr	r6, [sp, #4]
 800710a:	9f04      	ldr	r7, [sp, #16]
 800710c:	3630      	adds	r6, #48	; 0x30
 800710e:	f805 6b01 	strb.w	r6, [r5], #1
 8007112:	9e00      	ldr	r6, [sp, #0]
 8007114:	1bae      	subs	r6, r5, r6
 8007116:	42b7      	cmp	r7, r6
 8007118:	4602      	mov	r2, r0
 800711a:	460b      	mov	r3, r1
 800711c:	d134      	bne.n	8007188 <_dtoa_r+0x708>
 800711e:	f7f9 f8cd 	bl	80002bc <__adddf3>
 8007122:	4642      	mov	r2, r8
 8007124:	464b      	mov	r3, r9
 8007126:	4606      	mov	r6, r0
 8007128:	460f      	mov	r7, r1
 800712a:	f7f9 fd0d 	bl	8000b48 <__aeabi_dcmpgt>
 800712e:	b9c8      	cbnz	r0, 8007164 <_dtoa_r+0x6e4>
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	4630      	mov	r0, r6
 8007136:	4639      	mov	r1, r7
 8007138:	f7f9 fcde 	bl	8000af8 <__aeabi_dcmpeq>
 800713c:	b110      	cbz	r0, 8007144 <_dtoa_r+0x6c4>
 800713e:	9b01      	ldr	r3, [sp, #4]
 8007140:	07db      	lsls	r3, r3, #31
 8007142:	d40f      	bmi.n	8007164 <_dtoa_r+0x6e4>
 8007144:	4651      	mov	r1, sl
 8007146:	4620      	mov	r0, r4
 8007148:	f000 fbcc 	bl	80078e4 <_Bfree>
 800714c:	2300      	movs	r3, #0
 800714e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007150:	702b      	strb	r3, [r5, #0]
 8007152:	f10b 0301 	add.w	r3, fp, #1
 8007156:	6013      	str	r3, [r2, #0]
 8007158:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800715a:	2b00      	cmp	r3, #0
 800715c:	f43f ace2 	beq.w	8006b24 <_dtoa_r+0xa4>
 8007160:	601d      	str	r5, [r3, #0]
 8007162:	e4df      	b.n	8006b24 <_dtoa_r+0xa4>
 8007164:	465f      	mov	r7, fp
 8007166:	462b      	mov	r3, r5
 8007168:	461d      	mov	r5, r3
 800716a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800716e:	2a39      	cmp	r2, #57	; 0x39
 8007170:	d106      	bne.n	8007180 <_dtoa_r+0x700>
 8007172:	9a00      	ldr	r2, [sp, #0]
 8007174:	429a      	cmp	r2, r3
 8007176:	d1f7      	bne.n	8007168 <_dtoa_r+0x6e8>
 8007178:	9900      	ldr	r1, [sp, #0]
 800717a:	2230      	movs	r2, #48	; 0x30
 800717c:	3701      	adds	r7, #1
 800717e:	700a      	strb	r2, [r1, #0]
 8007180:	781a      	ldrb	r2, [r3, #0]
 8007182:	3201      	adds	r2, #1
 8007184:	701a      	strb	r2, [r3, #0]
 8007186:	e790      	b.n	80070aa <_dtoa_r+0x62a>
 8007188:	4ba3      	ldr	r3, [pc, #652]	; (8007418 <_dtoa_r+0x998>)
 800718a:	2200      	movs	r2, #0
 800718c:	f7f9 fa4c 	bl	8000628 <__aeabi_dmul>
 8007190:	2200      	movs	r2, #0
 8007192:	2300      	movs	r3, #0
 8007194:	4606      	mov	r6, r0
 8007196:	460f      	mov	r7, r1
 8007198:	f7f9 fcae 	bl	8000af8 <__aeabi_dcmpeq>
 800719c:	2800      	cmp	r0, #0
 800719e:	d09e      	beq.n	80070de <_dtoa_r+0x65e>
 80071a0:	e7d0      	b.n	8007144 <_dtoa_r+0x6c4>
 80071a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071a4:	2a00      	cmp	r2, #0
 80071a6:	f000 80ca 	beq.w	800733e <_dtoa_r+0x8be>
 80071aa:	9a07      	ldr	r2, [sp, #28]
 80071ac:	2a01      	cmp	r2, #1
 80071ae:	f300 80ad 	bgt.w	800730c <_dtoa_r+0x88c>
 80071b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	f000 80a5 	beq.w	8007304 <_dtoa_r+0x884>
 80071ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071be:	9e08      	ldr	r6, [sp, #32]
 80071c0:	9d05      	ldr	r5, [sp, #20]
 80071c2:	9a05      	ldr	r2, [sp, #20]
 80071c4:	441a      	add	r2, r3
 80071c6:	9205      	str	r2, [sp, #20]
 80071c8:	9a06      	ldr	r2, [sp, #24]
 80071ca:	2101      	movs	r1, #1
 80071cc:	441a      	add	r2, r3
 80071ce:	4620      	mov	r0, r4
 80071d0:	9206      	str	r2, [sp, #24]
 80071d2:	f000 fc3d 	bl	8007a50 <__i2b>
 80071d6:	4607      	mov	r7, r0
 80071d8:	b165      	cbz	r5, 80071f4 <_dtoa_r+0x774>
 80071da:	9b06      	ldr	r3, [sp, #24]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	dd09      	ble.n	80071f4 <_dtoa_r+0x774>
 80071e0:	42ab      	cmp	r3, r5
 80071e2:	9a05      	ldr	r2, [sp, #20]
 80071e4:	bfa8      	it	ge
 80071e6:	462b      	movge	r3, r5
 80071e8:	1ad2      	subs	r2, r2, r3
 80071ea:	9205      	str	r2, [sp, #20]
 80071ec:	9a06      	ldr	r2, [sp, #24]
 80071ee:	1aed      	subs	r5, r5, r3
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	9306      	str	r3, [sp, #24]
 80071f4:	9b08      	ldr	r3, [sp, #32]
 80071f6:	b1f3      	cbz	r3, 8007236 <_dtoa_r+0x7b6>
 80071f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f000 80a3 	beq.w	8007346 <_dtoa_r+0x8c6>
 8007200:	2e00      	cmp	r6, #0
 8007202:	dd10      	ble.n	8007226 <_dtoa_r+0x7a6>
 8007204:	4639      	mov	r1, r7
 8007206:	4632      	mov	r2, r6
 8007208:	4620      	mov	r0, r4
 800720a:	f000 fce1 	bl	8007bd0 <__pow5mult>
 800720e:	4652      	mov	r2, sl
 8007210:	4601      	mov	r1, r0
 8007212:	4607      	mov	r7, r0
 8007214:	4620      	mov	r0, r4
 8007216:	f000 fc31 	bl	8007a7c <__multiply>
 800721a:	4651      	mov	r1, sl
 800721c:	4680      	mov	r8, r0
 800721e:	4620      	mov	r0, r4
 8007220:	f000 fb60 	bl	80078e4 <_Bfree>
 8007224:	46c2      	mov	sl, r8
 8007226:	9b08      	ldr	r3, [sp, #32]
 8007228:	1b9a      	subs	r2, r3, r6
 800722a:	d004      	beq.n	8007236 <_dtoa_r+0x7b6>
 800722c:	4651      	mov	r1, sl
 800722e:	4620      	mov	r0, r4
 8007230:	f000 fcce 	bl	8007bd0 <__pow5mult>
 8007234:	4682      	mov	sl, r0
 8007236:	2101      	movs	r1, #1
 8007238:	4620      	mov	r0, r4
 800723a:	f000 fc09 	bl	8007a50 <__i2b>
 800723e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007240:	2b00      	cmp	r3, #0
 8007242:	4606      	mov	r6, r0
 8007244:	f340 8081 	ble.w	800734a <_dtoa_r+0x8ca>
 8007248:	461a      	mov	r2, r3
 800724a:	4601      	mov	r1, r0
 800724c:	4620      	mov	r0, r4
 800724e:	f000 fcbf 	bl	8007bd0 <__pow5mult>
 8007252:	9b07      	ldr	r3, [sp, #28]
 8007254:	2b01      	cmp	r3, #1
 8007256:	4606      	mov	r6, r0
 8007258:	dd7a      	ble.n	8007350 <_dtoa_r+0x8d0>
 800725a:	f04f 0800 	mov.w	r8, #0
 800725e:	6933      	ldr	r3, [r6, #16]
 8007260:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007264:	6918      	ldr	r0, [r3, #16]
 8007266:	f000 fba5 	bl	80079b4 <__hi0bits>
 800726a:	f1c0 0020 	rsb	r0, r0, #32
 800726e:	9b06      	ldr	r3, [sp, #24]
 8007270:	4418      	add	r0, r3
 8007272:	f010 001f 	ands.w	r0, r0, #31
 8007276:	f000 8094 	beq.w	80073a2 <_dtoa_r+0x922>
 800727a:	f1c0 0320 	rsb	r3, r0, #32
 800727e:	2b04      	cmp	r3, #4
 8007280:	f340 8085 	ble.w	800738e <_dtoa_r+0x90e>
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	f1c0 001c 	rsb	r0, r0, #28
 800728a:	4403      	add	r3, r0
 800728c:	9305      	str	r3, [sp, #20]
 800728e:	9b06      	ldr	r3, [sp, #24]
 8007290:	4403      	add	r3, r0
 8007292:	4405      	add	r5, r0
 8007294:	9306      	str	r3, [sp, #24]
 8007296:	9b05      	ldr	r3, [sp, #20]
 8007298:	2b00      	cmp	r3, #0
 800729a:	dd05      	ble.n	80072a8 <_dtoa_r+0x828>
 800729c:	4651      	mov	r1, sl
 800729e:	461a      	mov	r2, r3
 80072a0:	4620      	mov	r0, r4
 80072a2:	f000 fcef 	bl	8007c84 <__lshift>
 80072a6:	4682      	mov	sl, r0
 80072a8:	9b06      	ldr	r3, [sp, #24]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	dd05      	ble.n	80072ba <_dtoa_r+0x83a>
 80072ae:	4631      	mov	r1, r6
 80072b0:	461a      	mov	r2, r3
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 fce6 	bl	8007c84 <__lshift>
 80072b8:	4606      	mov	r6, r0
 80072ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d072      	beq.n	80073a6 <_dtoa_r+0x926>
 80072c0:	4631      	mov	r1, r6
 80072c2:	4650      	mov	r0, sl
 80072c4:	f000 fd4a 	bl	8007d5c <__mcmp>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	da6c      	bge.n	80073a6 <_dtoa_r+0x926>
 80072cc:	2300      	movs	r3, #0
 80072ce:	4651      	mov	r1, sl
 80072d0:	220a      	movs	r2, #10
 80072d2:	4620      	mov	r0, r4
 80072d4:	f000 fb28 	bl	8007928 <__multadd>
 80072d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072de:	4682      	mov	sl, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 81b0 	beq.w	8007646 <_dtoa_r+0xbc6>
 80072e6:	2300      	movs	r3, #0
 80072e8:	4639      	mov	r1, r7
 80072ea:	220a      	movs	r2, #10
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 fb1b 	bl	8007928 <__multadd>
 80072f2:	9b01      	ldr	r3, [sp, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	4607      	mov	r7, r0
 80072f8:	f300 8096 	bgt.w	8007428 <_dtoa_r+0x9a8>
 80072fc:	9b07      	ldr	r3, [sp, #28]
 80072fe:	2b02      	cmp	r3, #2
 8007300:	dc59      	bgt.n	80073b6 <_dtoa_r+0x936>
 8007302:	e091      	b.n	8007428 <_dtoa_r+0x9a8>
 8007304:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007306:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800730a:	e758      	b.n	80071be <_dtoa_r+0x73e>
 800730c:	9b04      	ldr	r3, [sp, #16]
 800730e:	1e5e      	subs	r6, r3, #1
 8007310:	9b08      	ldr	r3, [sp, #32]
 8007312:	42b3      	cmp	r3, r6
 8007314:	bfbf      	itttt	lt
 8007316:	9b08      	ldrlt	r3, [sp, #32]
 8007318:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800731a:	9608      	strlt	r6, [sp, #32]
 800731c:	1af3      	sublt	r3, r6, r3
 800731e:	bfb4      	ite	lt
 8007320:	18d2      	addlt	r2, r2, r3
 8007322:	1b9e      	subge	r6, r3, r6
 8007324:	9b04      	ldr	r3, [sp, #16]
 8007326:	bfbc      	itt	lt
 8007328:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800732a:	2600      	movlt	r6, #0
 800732c:	2b00      	cmp	r3, #0
 800732e:	bfb7      	itett	lt
 8007330:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007334:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007338:	1a9d      	sublt	r5, r3, r2
 800733a:	2300      	movlt	r3, #0
 800733c:	e741      	b.n	80071c2 <_dtoa_r+0x742>
 800733e:	9e08      	ldr	r6, [sp, #32]
 8007340:	9d05      	ldr	r5, [sp, #20]
 8007342:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007344:	e748      	b.n	80071d8 <_dtoa_r+0x758>
 8007346:	9a08      	ldr	r2, [sp, #32]
 8007348:	e770      	b.n	800722c <_dtoa_r+0x7ac>
 800734a:	9b07      	ldr	r3, [sp, #28]
 800734c:	2b01      	cmp	r3, #1
 800734e:	dc19      	bgt.n	8007384 <_dtoa_r+0x904>
 8007350:	9b02      	ldr	r3, [sp, #8]
 8007352:	b9bb      	cbnz	r3, 8007384 <_dtoa_r+0x904>
 8007354:	9b03      	ldr	r3, [sp, #12]
 8007356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800735a:	b99b      	cbnz	r3, 8007384 <_dtoa_r+0x904>
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007362:	0d1b      	lsrs	r3, r3, #20
 8007364:	051b      	lsls	r3, r3, #20
 8007366:	b183      	cbz	r3, 800738a <_dtoa_r+0x90a>
 8007368:	9b05      	ldr	r3, [sp, #20]
 800736a:	3301      	adds	r3, #1
 800736c:	9305      	str	r3, [sp, #20]
 800736e:	9b06      	ldr	r3, [sp, #24]
 8007370:	3301      	adds	r3, #1
 8007372:	9306      	str	r3, [sp, #24]
 8007374:	f04f 0801 	mov.w	r8, #1
 8007378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800737a:	2b00      	cmp	r3, #0
 800737c:	f47f af6f 	bne.w	800725e <_dtoa_r+0x7de>
 8007380:	2001      	movs	r0, #1
 8007382:	e774      	b.n	800726e <_dtoa_r+0x7ee>
 8007384:	f04f 0800 	mov.w	r8, #0
 8007388:	e7f6      	b.n	8007378 <_dtoa_r+0x8f8>
 800738a:	4698      	mov	r8, r3
 800738c:	e7f4      	b.n	8007378 <_dtoa_r+0x8f8>
 800738e:	d082      	beq.n	8007296 <_dtoa_r+0x816>
 8007390:	9a05      	ldr	r2, [sp, #20]
 8007392:	331c      	adds	r3, #28
 8007394:	441a      	add	r2, r3
 8007396:	9205      	str	r2, [sp, #20]
 8007398:	9a06      	ldr	r2, [sp, #24]
 800739a:	441a      	add	r2, r3
 800739c:	441d      	add	r5, r3
 800739e:	9206      	str	r2, [sp, #24]
 80073a0:	e779      	b.n	8007296 <_dtoa_r+0x816>
 80073a2:	4603      	mov	r3, r0
 80073a4:	e7f4      	b.n	8007390 <_dtoa_r+0x910>
 80073a6:	9b04      	ldr	r3, [sp, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	dc37      	bgt.n	800741c <_dtoa_r+0x99c>
 80073ac:	9b07      	ldr	r3, [sp, #28]
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	dd34      	ble.n	800741c <_dtoa_r+0x99c>
 80073b2:	9b04      	ldr	r3, [sp, #16]
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	9b01      	ldr	r3, [sp, #4]
 80073b8:	b963      	cbnz	r3, 80073d4 <_dtoa_r+0x954>
 80073ba:	4631      	mov	r1, r6
 80073bc:	2205      	movs	r2, #5
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 fab2 	bl	8007928 <__multadd>
 80073c4:	4601      	mov	r1, r0
 80073c6:	4606      	mov	r6, r0
 80073c8:	4650      	mov	r0, sl
 80073ca:	f000 fcc7 	bl	8007d5c <__mcmp>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	f73f adbb 	bgt.w	8006f4a <_dtoa_r+0x4ca>
 80073d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d6:	9d00      	ldr	r5, [sp, #0]
 80073d8:	ea6f 0b03 	mvn.w	fp, r3
 80073dc:	f04f 0800 	mov.w	r8, #0
 80073e0:	4631      	mov	r1, r6
 80073e2:	4620      	mov	r0, r4
 80073e4:	f000 fa7e 	bl	80078e4 <_Bfree>
 80073e8:	2f00      	cmp	r7, #0
 80073ea:	f43f aeab 	beq.w	8007144 <_dtoa_r+0x6c4>
 80073ee:	f1b8 0f00 	cmp.w	r8, #0
 80073f2:	d005      	beq.n	8007400 <_dtoa_r+0x980>
 80073f4:	45b8      	cmp	r8, r7
 80073f6:	d003      	beq.n	8007400 <_dtoa_r+0x980>
 80073f8:	4641      	mov	r1, r8
 80073fa:	4620      	mov	r0, r4
 80073fc:	f000 fa72 	bl	80078e4 <_Bfree>
 8007400:	4639      	mov	r1, r7
 8007402:	4620      	mov	r0, r4
 8007404:	f000 fa6e 	bl	80078e4 <_Bfree>
 8007408:	e69c      	b.n	8007144 <_dtoa_r+0x6c4>
 800740a:	2600      	movs	r6, #0
 800740c:	4637      	mov	r7, r6
 800740e:	e7e1      	b.n	80073d4 <_dtoa_r+0x954>
 8007410:	46bb      	mov	fp, r7
 8007412:	4637      	mov	r7, r6
 8007414:	e599      	b.n	8006f4a <_dtoa_r+0x4ca>
 8007416:	bf00      	nop
 8007418:	40240000 	.word	0x40240000
 800741c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 80c8 	beq.w	80075b4 <_dtoa_r+0xb34>
 8007424:	9b04      	ldr	r3, [sp, #16]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	2d00      	cmp	r5, #0
 800742a:	dd05      	ble.n	8007438 <_dtoa_r+0x9b8>
 800742c:	4639      	mov	r1, r7
 800742e:	462a      	mov	r2, r5
 8007430:	4620      	mov	r0, r4
 8007432:	f000 fc27 	bl	8007c84 <__lshift>
 8007436:	4607      	mov	r7, r0
 8007438:	f1b8 0f00 	cmp.w	r8, #0
 800743c:	d05b      	beq.n	80074f6 <_dtoa_r+0xa76>
 800743e:	6879      	ldr	r1, [r7, #4]
 8007440:	4620      	mov	r0, r4
 8007442:	f000 fa0f 	bl	8007864 <_Balloc>
 8007446:	4605      	mov	r5, r0
 8007448:	b928      	cbnz	r0, 8007456 <_dtoa_r+0x9d6>
 800744a:	4b83      	ldr	r3, [pc, #524]	; (8007658 <_dtoa_r+0xbd8>)
 800744c:	4602      	mov	r2, r0
 800744e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007452:	f7ff bb2e 	b.w	8006ab2 <_dtoa_r+0x32>
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	3202      	adds	r2, #2
 800745a:	0092      	lsls	r2, r2, #2
 800745c:	f107 010c 	add.w	r1, r7, #12
 8007460:	300c      	adds	r0, #12
 8007462:	f7ff fa74 	bl	800694e <memcpy>
 8007466:	2201      	movs	r2, #1
 8007468:	4629      	mov	r1, r5
 800746a:	4620      	mov	r0, r4
 800746c:	f000 fc0a 	bl	8007c84 <__lshift>
 8007470:	9b00      	ldr	r3, [sp, #0]
 8007472:	3301      	adds	r3, #1
 8007474:	9304      	str	r3, [sp, #16]
 8007476:	e9dd 2300 	ldrd	r2, r3, [sp]
 800747a:	4413      	add	r3, r2
 800747c:	9308      	str	r3, [sp, #32]
 800747e:	9b02      	ldr	r3, [sp, #8]
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	46b8      	mov	r8, r7
 8007486:	9306      	str	r3, [sp, #24]
 8007488:	4607      	mov	r7, r0
 800748a:	9b04      	ldr	r3, [sp, #16]
 800748c:	4631      	mov	r1, r6
 800748e:	3b01      	subs	r3, #1
 8007490:	4650      	mov	r0, sl
 8007492:	9301      	str	r3, [sp, #4]
 8007494:	f7ff fa69 	bl	800696a <quorem>
 8007498:	4641      	mov	r1, r8
 800749a:	9002      	str	r0, [sp, #8]
 800749c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074a0:	4650      	mov	r0, sl
 80074a2:	f000 fc5b 	bl	8007d5c <__mcmp>
 80074a6:	463a      	mov	r2, r7
 80074a8:	9005      	str	r0, [sp, #20]
 80074aa:	4631      	mov	r1, r6
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 fc71 	bl	8007d94 <__mdiff>
 80074b2:	68c2      	ldr	r2, [r0, #12]
 80074b4:	4605      	mov	r5, r0
 80074b6:	bb02      	cbnz	r2, 80074fa <_dtoa_r+0xa7a>
 80074b8:	4601      	mov	r1, r0
 80074ba:	4650      	mov	r0, sl
 80074bc:	f000 fc4e 	bl	8007d5c <__mcmp>
 80074c0:	4602      	mov	r2, r0
 80074c2:	4629      	mov	r1, r5
 80074c4:	4620      	mov	r0, r4
 80074c6:	9209      	str	r2, [sp, #36]	; 0x24
 80074c8:	f000 fa0c 	bl	80078e4 <_Bfree>
 80074cc:	9b07      	ldr	r3, [sp, #28]
 80074ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074d0:	9d04      	ldr	r5, [sp, #16]
 80074d2:	ea43 0102 	orr.w	r1, r3, r2
 80074d6:	9b06      	ldr	r3, [sp, #24]
 80074d8:	4319      	orrs	r1, r3
 80074da:	d110      	bne.n	80074fe <_dtoa_r+0xa7e>
 80074dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80074e0:	d029      	beq.n	8007536 <_dtoa_r+0xab6>
 80074e2:	9b05      	ldr	r3, [sp, #20]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dd02      	ble.n	80074ee <_dtoa_r+0xa6e>
 80074e8:	9b02      	ldr	r3, [sp, #8]
 80074ea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80074ee:	9b01      	ldr	r3, [sp, #4]
 80074f0:	f883 9000 	strb.w	r9, [r3]
 80074f4:	e774      	b.n	80073e0 <_dtoa_r+0x960>
 80074f6:	4638      	mov	r0, r7
 80074f8:	e7ba      	b.n	8007470 <_dtoa_r+0x9f0>
 80074fa:	2201      	movs	r2, #1
 80074fc:	e7e1      	b.n	80074c2 <_dtoa_r+0xa42>
 80074fe:	9b05      	ldr	r3, [sp, #20]
 8007500:	2b00      	cmp	r3, #0
 8007502:	db04      	blt.n	800750e <_dtoa_r+0xa8e>
 8007504:	9907      	ldr	r1, [sp, #28]
 8007506:	430b      	orrs	r3, r1
 8007508:	9906      	ldr	r1, [sp, #24]
 800750a:	430b      	orrs	r3, r1
 800750c:	d120      	bne.n	8007550 <_dtoa_r+0xad0>
 800750e:	2a00      	cmp	r2, #0
 8007510:	dded      	ble.n	80074ee <_dtoa_r+0xa6e>
 8007512:	4651      	mov	r1, sl
 8007514:	2201      	movs	r2, #1
 8007516:	4620      	mov	r0, r4
 8007518:	f000 fbb4 	bl	8007c84 <__lshift>
 800751c:	4631      	mov	r1, r6
 800751e:	4682      	mov	sl, r0
 8007520:	f000 fc1c 	bl	8007d5c <__mcmp>
 8007524:	2800      	cmp	r0, #0
 8007526:	dc03      	bgt.n	8007530 <_dtoa_r+0xab0>
 8007528:	d1e1      	bne.n	80074ee <_dtoa_r+0xa6e>
 800752a:	f019 0f01 	tst.w	r9, #1
 800752e:	d0de      	beq.n	80074ee <_dtoa_r+0xa6e>
 8007530:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007534:	d1d8      	bne.n	80074e8 <_dtoa_r+0xa68>
 8007536:	9a01      	ldr	r2, [sp, #4]
 8007538:	2339      	movs	r3, #57	; 0x39
 800753a:	7013      	strb	r3, [r2, #0]
 800753c:	462b      	mov	r3, r5
 800753e:	461d      	mov	r5, r3
 8007540:	3b01      	subs	r3, #1
 8007542:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007546:	2a39      	cmp	r2, #57	; 0x39
 8007548:	d06c      	beq.n	8007624 <_dtoa_r+0xba4>
 800754a:	3201      	adds	r2, #1
 800754c:	701a      	strb	r2, [r3, #0]
 800754e:	e747      	b.n	80073e0 <_dtoa_r+0x960>
 8007550:	2a00      	cmp	r2, #0
 8007552:	dd07      	ble.n	8007564 <_dtoa_r+0xae4>
 8007554:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007558:	d0ed      	beq.n	8007536 <_dtoa_r+0xab6>
 800755a:	9a01      	ldr	r2, [sp, #4]
 800755c:	f109 0301 	add.w	r3, r9, #1
 8007560:	7013      	strb	r3, [r2, #0]
 8007562:	e73d      	b.n	80073e0 <_dtoa_r+0x960>
 8007564:	9b04      	ldr	r3, [sp, #16]
 8007566:	9a08      	ldr	r2, [sp, #32]
 8007568:	f803 9c01 	strb.w	r9, [r3, #-1]
 800756c:	4293      	cmp	r3, r2
 800756e:	d043      	beq.n	80075f8 <_dtoa_r+0xb78>
 8007570:	4651      	mov	r1, sl
 8007572:	2300      	movs	r3, #0
 8007574:	220a      	movs	r2, #10
 8007576:	4620      	mov	r0, r4
 8007578:	f000 f9d6 	bl	8007928 <__multadd>
 800757c:	45b8      	cmp	r8, r7
 800757e:	4682      	mov	sl, r0
 8007580:	f04f 0300 	mov.w	r3, #0
 8007584:	f04f 020a 	mov.w	r2, #10
 8007588:	4641      	mov	r1, r8
 800758a:	4620      	mov	r0, r4
 800758c:	d107      	bne.n	800759e <_dtoa_r+0xb1e>
 800758e:	f000 f9cb 	bl	8007928 <__multadd>
 8007592:	4680      	mov	r8, r0
 8007594:	4607      	mov	r7, r0
 8007596:	9b04      	ldr	r3, [sp, #16]
 8007598:	3301      	adds	r3, #1
 800759a:	9304      	str	r3, [sp, #16]
 800759c:	e775      	b.n	800748a <_dtoa_r+0xa0a>
 800759e:	f000 f9c3 	bl	8007928 <__multadd>
 80075a2:	4639      	mov	r1, r7
 80075a4:	4680      	mov	r8, r0
 80075a6:	2300      	movs	r3, #0
 80075a8:	220a      	movs	r2, #10
 80075aa:	4620      	mov	r0, r4
 80075ac:	f000 f9bc 	bl	8007928 <__multadd>
 80075b0:	4607      	mov	r7, r0
 80075b2:	e7f0      	b.n	8007596 <_dtoa_r+0xb16>
 80075b4:	9b04      	ldr	r3, [sp, #16]
 80075b6:	9301      	str	r3, [sp, #4]
 80075b8:	9d00      	ldr	r5, [sp, #0]
 80075ba:	4631      	mov	r1, r6
 80075bc:	4650      	mov	r0, sl
 80075be:	f7ff f9d4 	bl	800696a <quorem>
 80075c2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80075c6:	9b00      	ldr	r3, [sp, #0]
 80075c8:	f805 9b01 	strb.w	r9, [r5], #1
 80075cc:	1aea      	subs	r2, r5, r3
 80075ce:	9b01      	ldr	r3, [sp, #4]
 80075d0:	4293      	cmp	r3, r2
 80075d2:	dd07      	ble.n	80075e4 <_dtoa_r+0xb64>
 80075d4:	4651      	mov	r1, sl
 80075d6:	2300      	movs	r3, #0
 80075d8:	220a      	movs	r2, #10
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 f9a4 	bl	8007928 <__multadd>
 80075e0:	4682      	mov	sl, r0
 80075e2:	e7ea      	b.n	80075ba <_dtoa_r+0xb3a>
 80075e4:	9b01      	ldr	r3, [sp, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bfc8      	it	gt
 80075ea:	461d      	movgt	r5, r3
 80075ec:	9b00      	ldr	r3, [sp, #0]
 80075ee:	bfd8      	it	le
 80075f0:	2501      	movle	r5, #1
 80075f2:	441d      	add	r5, r3
 80075f4:	f04f 0800 	mov.w	r8, #0
 80075f8:	4651      	mov	r1, sl
 80075fa:	2201      	movs	r2, #1
 80075fc:	4620      	mov	r0, r4
 80075fe:	f000 fb41 	bl	8007c84 <__lshift>
 8007602:	4631      	mov	r1, r6
 8007604:	4682      	mov	sl, r0
 8007606:	f000 fba9 	bl	8007d5c <__mcmp>
 800760a:	2800      	cmp	r0, #0
 800760c:	dc96      	bgt.n	800753c <_dtoa_r+0xabc>
 800760e:	d102      	bne.n	8007616 <_dtoa_r+0xb96>
 8007610:	f019 0f01 	tst.w	r9, #1
 8007614:	d192      	bne.n	800753c <_dtoa_r+0xabc>
 8007616:	462b      	mov	r3, r5
 8007618:	461d      	mov	r5, r3
 800761a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800761e:	2a30      	cmp	r2, #48	; 0x30
 8007620:	d0fa      	beq.n	8007618 <_dtoa_r+0xb98>
 8007622:	e6dd      	b.n	80073e0 <_dtoa_r+0x960>
 8007624:	9a00      	ldr	r2, [sp, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d189      	bne.n	800753e <_dtoa_r+0xabe>
 800762a:	f10b 0b01 	add.w	fp, fp, #1
 800762e:	2331      	movs	r3, #49	; 0x31
 8007630:	e796      	b.n	8007560 <_dtoa_r+0xae0>
 8007632:	4b0a      	ldr	r3, [pc, #40]	; (800765c <_dtoa_r+0xbdc>)
 8007634:	f7ff ba99 	b.w	8006b6a <_dtoa_r+0xea>
 8007638:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800763a:	2b00      	cmp	r3, #0
 800763c:	f47f aa6d 	bne.w	8006b1a <_dtoa_r+0x9a>
 8007640:	4b07      	ldr	r3, [pc, #28]	; (8007660 <_dtoa_r+0xbe0>)
 8007642:	f7ff ba92 	b.w	8006b6a <_dtoa_r+0xea>
 8007646:	9b01      	ldr	r3, [sp, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	dcb5      	bgt.n	80075b8 <_dtoa_r+0xb38>
 800764c:	9b07      	ldr	r3, [sp, #28]
 800764e:	2b02      	cmp	r3, #2
 8007650:	f73f aeb1 	bgt.w	80073b6 <_dtoa_r+0x936>
 8007654:	e7b0      	b.n	80075b8 <_dtoa_r+0xb38>
 8007656:	bf00      	nop
 8007658:	0800884b 	.word	0x0800884b
 800765c:	080087ab 	.word	0x080087ab
 8007660:	080087cf 	.word	0x080087cf

08007664 <_free_r>:
 8007664:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007666:	2900      	cmp	r1, #0
 8007668:	d044      	beq.n	80076f4 <_free_r+0x90>
 800766a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800766e:	9001      	str	r0, [sp, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	f1a1 0404 	sub.w	r4, r1, #4
 8007676:	bfb8      	it	lt
 8007678:	18e4      	addlt	r4, r4, r3
 800767a:	f000 f8e7 	bl	800784c <__malloc_lock>
 800767e:	4a1e      	ldr	r2, [pc, #120]	; (80076f8 <_free_r+0x94>)
 8007680:	9801      	ldr	r0, [sp, #4]
 8007682:	6813      	ldr	r3, [r2, #0]
 8007684:	b933      	cbnz	r3, 8007694 <_free_r+0x30>
 8007686:	6063      	str	r3, [r4, #4]
 8007688:	6014      	str	r4, [r2, #0]
 800768a:	b003      	add	sp, #12
 800768c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007690:	f000 b8e2 	b.w	8007858 <__malloc_unlock>
 8007694:	42a3      	cmp	r3, r4
 8007696:	d908      	bls.n	80076aa <_free_r+0x46>
 8007698:	6825      	ldr	r5, [r4, #0]
 800769a:	1961      	adds	r1, r4, r5
 800769c:	428b      	cmp	r3, r1
 800769e:	bf01      	itttt	eq
 80076a0:	6819      	ldreq	r1, [r3, #0]
 80076a2:	685b      	ldreq	r3, [r3, #4]
 80076a4:	1949      	addeq	r1, r1, r5
 80076a6:	6021      	streq	r1, [r4, #0]
 80076a8:	e7ed      	b.n	8007686 <_free_r+0x22>
 80076aa:	461a      	mov	r2, r3
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	b10b      	cbz	r3, 80076b4 <_free_r+0x50>
 80076b0:	42a3      	cmp	r3, r4
 80076b2:	d9fa      	bls.n	80076aa <_free_r+0x46>
 80076b4:	6811      	ldr	r1, [r2, #0]
 80076b6:	1855      	adds	r5, r2, r1
 80076b8:	42a5      	cmp	r5, r4
 80076ba:	d10b      	bne.n	80076d4 <_free_r+0x70>
 80076bc:	6824      	ldr	r4, [r4, #0]
 80076be:	4421      	add	r1, r4
 80076c0:	1854      	adds	r4, r2, r1
 80076c2:	42a3      	cmp	r3, r4
 80076c4:	6011      	str	r1, [r2, #0]
 80076c6:	d1e0      	bne.n	800768a <_free_r+0x26>
 80076c8:	681c      	ldr	r4, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	6053      	str	r3, [r2, #4]
 80076ce:	440c      	add	r4, r1
 80076d0:	6014      	str	r4, [r2, #0]
 80076d2:	e7da      	b.n	800768a <_free_r+0x26>
 80076d4:	d902      	bls.n	80076dc <_free_r+0x78>
 80076d6:	230c      	movs	r3, #12
 80076d8:	6003      	str	r3, [r0, #0]
 80076da:	e7d6      	b.n	800768a <_free_r+0x26>
 80076dc:	6825      	ldr	r5, [r4, #0]
 80076de:	1961      	adds	r1, r4, r5
 80076e0:	428b      	cmp	r3, r1
 80076e2:	bf04      	itt	eq
 80076e4:	6819      	ldreq	r1, [r3, #0]
 80076e6:	685b      	ldreq	r3, [r3, #4]
 80076e8:	6063      	str	r3, [r4, #4]
 80076ea:	bf04      	itt	eq
 80076ec:	1949      	addeq	r1, r1, r5
 80076ee:	6021      	streq	r1, [r4, #0]
 80076f0:	6054      	str	r4, [r2, #4]
 80076f2:	e7ca      	b.n	800768a <_free_r+0x26>
 80076f4:	b003      	add	sp, #12
 80076f6:	bd30      	pop	{r4, r5, pc}
 80076f8:	20004d70 	.word	0x20004d70

080076fc <malloc>:
 80076fc:	4b02      	ldr	r3, [pc, #8]	; (8007708 <malloc+0xc>)
 80076fe:	4601      	mov	r1, r0
 8007700:	6818      	ldr	r0, [r3, #0]
 8007702:	f000 b823 	b.w	800774c <_malloc_r>
 8007706:	bf00      	nop
 8007708:	200000c4 	.word	0x200000c4

0800770c <sbrk_aligned>:
 800770c:	b570      	push	{r4, r5, r6, lr}
 800770e:	4e0e      	ldr	r6, [pc, #56]	; (8007748 <sbrk_aligned+0x3c>)
 8007710:	460c      	mov	r4, r1
 8007712:	6831      	ldr	r1, [r6, #0]
 8007714:	4605      	mov	r5, r0
 8007716:	b911      	cbnz	r1, 800771e <sbrk_aligned+0x12>
 8007718:	f000 fea8 	bl	800846c <_sbrk_r>
 800771c:	6030      	str	r0, [r6, #0]
 800771e:	4621      	mov	r1, r4
 8007720:	4628      	mov	r0, r5
 8007722:	f000 fea3 	bl	800846c <_sbrk_r>
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	d00a      	beq.n	8007740 <sbrk_aligned+0x34>
 800772a:	1cc4      	adds	r4, r0, #3
 800772c:	f024 0403 	bic.w	r4, r4, #3
 8007730:	42a0      	cmp	r0, r4
 8007732:	d007      	beq.n	8007744 <sbrk_aligned+0x38>
 8007734:	1a21      	subs	r1, r4, r0
 8007736:	4628      	mov	r0, r5
 8007738:	f000 fe98 	bl	800846c <_sbrk_r>
 800773c:	3001      	adds	r0, #1
 800773e:	d101      	bne.n	8007744 <sbrk_aligned+0x38>
 8007740:	f04f 34ff 	mov.w	r4, #4294967295
 8007744:	4620      	mov	r0, r4
 8007746:	bd70      	pop	{r4, r5, r6, pc}
 8007748:	20004d74 	.word	0x20004d74

0800774c <_malloc_r>:
 800774c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007750:	1ccd      	adds	r5, r1, #3
 8007752:	f025 0503 	bic.w	r5, r5, #3
 8007756:	3508      	adds	r5, #8
 8007758:	2d0c      	cmp	r5, #12
 800775a:	bf38      	it	cc
 800775c:	250c      	movcc	r5, #12
 800775e:	2d00      	cmp	r5, #0
 8007760:	4607      	mov	r7, r0
 8007762:	db01      	blt.n	8007768 <_malloc_r+0x1c>
 8007764:	42a9      	cmp	r1, r5
 8007766:	d905      	bls.n	8007774 <_malloc_r+0x28>
 8007768:	230c      	movs	r3, #12
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	2600      	movs	r6, #0
 800776e:	4630      	mov	r0, r6
 8007770:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007774:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007848 <_malloc_r+0xfc>
 8007778:	f000 f868 	bl	800784c <__malloc_lock>
 800777c:	f8d8 3000 	ldr.w	r3, [r8]
 8007780:	461c      	mov	r4, r3
 8007782:	bb5c      	cbnz	r4, 80077dc <_malloc_r+0x90>
 8007784:	4629      	mov	r1, r5
 8007786:	4638      	mov	r0, r7
 8007788:	f7ff ffc0 	bl	800770c <sbrk_aligned>
 800778c:	1c43      	adds	r3, r0, #1
 800778e:	4604      	mov	r4, r0
 8007790:	d155      	bne.n	800783e <_malloc_r+0xf2>
 8007792:	f8d8 4000 	ldr.w	r4, [r8]
 8007796:	4626      	mov	r6, r4
 8007798:	2e00      	cmp	r6, #0
 800779a:	d145      	bne.n	8007828 <_malloc_r+0xdc>
 800779c:	2c00      	cmp	r4, #0
 800779e:	d048      	beq.n	8007832 <_malloc_r+0xe6>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	4631      	mov	r1, r6
 80077a4:	4638      	mov	r0, r7
 80077a6:	eb04 0903 	add.w	r9, r4, r3
 80077aa:	f000 fe5f 	bl	800846c <_sbrk_r>
 80077ae:	4581      	cmp	r9, r0
 80077b0:	d13f      	bne.n	8007832 <_malloc_r+0xe6>
 80077b2:	6821      	ldr	r1, [r4, #0]
 80077b4:	1a6d      	subs	r5, r5, r1
 80077b6:	4629      	mov	r1, r5
 80077b8:	4638      	mov	r0, r7
 80077ba:	f7ff ffa7 	bl	800770c <sbrk_aligned>
 80077be:	3001      	adds	r0, #1
 80077c0:	d037      	beq.n	8007832 <_malloc_r+0xe6>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	442b      	add	r3, r5
 80077c6:	6023      	str	r3, [r4, #0]
 80077c8:	f8d8 3000 	ldr.w	r3, [r8]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d038      	beq.n	8007842 <_malloc_r+0xf6>
 80077d0:	685a      	ldr	r2, [r3, #4]
 80077d2:	42a2      	cmp	r2, r4
 80077d4:	d12b      	bne.n	800782e <_malloc_r+0xe2>
 80077d6:	2200      	movs	r2, #0
 80077d8:	605a      	str	r2, [r3, #4]
 80077da:	e00f      	b.n	80077fc <_malloc_r+0xb0>
 80077dc:	6822      	ldr	r2, [r4, #0]
 80077de:	1b52      	subs	r2, r2, r5
 80077e0:	d41f      	bmi.n	8007822 <_malloc_r+0xd6>
 80077e2:	2a0b      	cmp	r2, #11
 80077e4:	d917      	bls.n	8007816 <_malloc_r+0xca>
 80077e6:	1961      	adds	r1, r4, r5
 80077e8:	42a3      	cmp	r3, r4
 80077ea:	6025      	str	r5, [r4, #0]
 80077ec:	bf18      	it	ne
 80077ee:	6059      	strne	r1, [r3, #4]
 80077f0:	6863      	ldr	r3, [r4, #4]
 80077f2:	bf08      	it	eq
 80077f4:	f8c8 1000 	streq.w	r1, [r8]
 80077f8:	5162      	str	r2, [r4, r5]
 80077fa:	604b      	str	r3, [r1, #4]
 80077fc:	4638      	mov	r0, r7
 80077fe:	f104 060b 	add.w	r6, r4, #11
 8007802:	f000 f829 	bl	8007858 <__malloc_unlock>
 8007806:	f026 0607 	bic.w	r6, r6, #7
 800780a:	1d23      	adds	r3, r4, #4
 800780c:	1af2      	subs	r2, r6, r3
 800780e:	d0ae      	beq.n	800776e <_malloc_r+0x22>
 8007810:	1b9b      	subs	r3, r3, r6
 8007812:	50a3      	str	r3, [r4, r2]
 8007814:	e7ab      	b.n	800776e <_malloc_r+0x22>
 8007816:	42a3      	cmp	r3, r4
 8007818:	6862      	ldr	r2, [r4, #4]
 800781a:	d1dd      	bne.n	80077d8 <_malloc_r+0x8c>
 800781c:	f8c8 2000 	str.w	r2, [r8]
 8007820:	e7ec      	b.n	80077fc <_malloc_r+0xb0>
 8007822:	4623      	mov	r3, r4
 8007824:	6864      	ldr	r4, [r4, #4]
 8007826:	e7ac      	b.n	8007782 <_malloc_r+0x36>
 8007828:	4634      	mov	r4, r6
 800782a:	6876      	ldr	r6, [r6, #4]
 800782c:	e7b4      	b.n	8007798 <_malloc_r+0x4c>
 800782e:	4613      	mov	r3, r2
 8007830:	e7cc      	b.n	80077cc <_malloc_r+0x80>
 8007832:	230c      	movs	r3, #12
 8007834:	603b      	str	r3, [r7, #0]
 8007836:	4638      	mov	r0, r7
 8007838:	f000 f80e 	bl	8007858 <__malloc_unlock>
 800783c:	e797      	b.n	800776e <_malloc_r+0x22>
 800783e:	6025      	str	r5, [r4, #0]
 8007840:	e7dc      	b.n	80077fc <_malloc_r+0xb0>
 8007842:	605b      	str	r3, [r3, #4]
 8007844:	deff      	udf	#255	; 0xff
 8007846:	bf00      	nop
 8007848:	20004d70 	.word	0x20004d70

0800784c <__malloc_lock>:
 800784c:	4801      	ldr	r0, [pc, #4]	; (8007854 <__malloc_lock+0x8>)
 800784e:	f7ff b87c 	b.w	800694a <__retarget_lock_acquire_recursive>
 8007852:	bf00      	nop
 8007854:	20004d6c 	.word	0x20004d6c

08007858 <__malloc_unlock>:
 8007858:	4801      	ldr	r0, [pc, #4]	; (8007860 <__malloc_unlock+0x8>)
 800785a:	f7ff b877 	b.w	800694c <__retarget_lock_release_recursive>
 800785e:	bf00      	nop
 8007860:	20004d6c 	.word	0x20004d6c

08007864 <_Balloc>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	69c6      	ldr	r6, [r0, #28]
 8007868:	4604      	mov	r4, r0
 800786a:	460d      	mov	r5, r1
 800786c:	b976      	cbnz	r6, 800788c <_Balloc+0x28>
 800786e:	2010      	movs	r0, #16
 8007870:	f7ff ff44 	bl	80076fc <malloc>
 8007874:	4602      	mov	r2, r0
 8007876:	61e0      	str	r0, [r4, #28]
 8007878:	b920      	cbnz	r0, 8007884 <_Balloc+0x20>
 800787a:	4b18      	ldr	r3, [pc, #96]	; (80078dc <_Balloc+0x78>)
 800787c:	4818      	ldr	r0, [pc, #96]	; (80078e0 <_Balloc+0x7c>)
 800787e:	216b      	movs	r1, #107	; 0x6b
 8007880:	f000 fe04 	bl	800848c <__assert_func>
 8007884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007888:	6006      	str	r6, [r0, #0]
 800788a:	60c6      	str	r6, [r0, #12]
 800788c:	69e6      	ldr	r6, [r4, #28]
 800788e:	68f3      	ldr	r3, [r6, #12]
 8007890:	b183      	cbz	r3, 80078b4 <_Balloc+0x50>
 8007892:	69e3      	ldr	r3, [r4, #28]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800789a:	b9b8      	cbnz	r0, 80078cc <_Balloc+0x68>
 800789c:	2101      	movs	r1, #1
 800789e:	fa01 f605 	lsl.w	r6, r1, r5
 80078a2:	1d72      	adds	r2, r6, #5
 80078a4:	0092      	lsls	r2, r2, #2
 80078a6:	4620      	mov	r0, r4
 80078a8:	f000 fe0e 	bl	80084c8 <_calloc_r>
 80078ac:	b160      	cbz	r0, 80078c8 <_Balloc+0x64>
 80078ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078b2:	e00e      	b.n	80078d2 <_Balloc+0x6e>
 80078b4:	2221      	movs	r2, #33	; 0x21
 80078b6:	2104      	movs	r1, #4
 80078b8:	4620      	mov	r0, r4
 80078ba:	f000 fe05 	bl	80084c8 <_calloc_r>
 80078be:	69e3      	ldr	r3, [r4, #28]
 80078c0:	60f0      	str	r0, [r6, #12]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e4      	bne.n	8007892 <_Balloc+0x2e>
 80078c8:	2000      	movs	r0, #0
 80078ca:	bd70      	pop	{r4, r5, r6, pc}
 80078cc:	6802      	ldr	r2, [r0, #0]
 80078ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078d2:	2300      	movs	r3, #0
 80078d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078d8:	e7f7      	b.n	80078ca <_Balloc+0x66>
 80078da:	bf00      	nop
 80078dc:	080087dc 	.word	0x080087dc
 80078e0:	0800885c 	.word	0x0800885c

080078e4 <_Bfree>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	69c6      	ldr	r6, [r0, #28]
 80078e8:	4605      	mov	r5, r0
 80078ea:	460c      	mov	r4, r1
 80078ec:	b976      	cbnz	r6, 800790c <_Bfree+0x28>
 80078ee:	2010      	movs	r0, #16
 80078f0:	f7ff ff04 	bl	80076fc <malloc>
 80078f4:	4602      	mov	r2, r0
 80078f6:	61e8      	str	r0, [r5, #28]
 80078f8:	b920      	cbnz	r0, 8007904 <_Bfree+0x20>
 80078fa:	4b09      	ldr	r3, [pc, #36]	; (8007920 <_Bfree+0x3c>)
 80078fc:	4809      	ldr	r0, [pc, #36]	; (8007924 <_Bfree+0x40>)
 80078fe:	218f      	movs	r1, #143	; 0x8f
 8007900:	f000 fdc4 	bl	800848c <__assert_func>
 8007904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007908:	6006      	str	r6, [r0, #0]
 800790a:	60c6      	str	r6, [r0, #12]
 800790c:	b13c      	cbz	r4, 800791e <_Bfree+0x3a>
 800790e:	69eb      	ldr	r3, [r5, #28]
 8007910:	6862      	ldr	r2, [r4, #4]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007918:	6021      	str	r1, [r4, #0]
 800791a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800791e:	bd70      	pop	{r4, r5, r6, pc}
 8007920:	080087dc 	.word	0x080087dc
 8007924:	0800885c 	.word	0x0800885c

08007928 <__multadd>:
 8007928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800792c:	690d      	ldr	r5, [r1, #16]
 800792e:	4607      	mov	r7, r0
 8007930:	460c      	mov	r4, r1
 8007932:	461e      	mov	r6, r3
 8007934:	f101 0c14 	add.w	ip, r1, #20
 8007938:	2000      	movs	r0, #0
 800793a:	f8dc 3000 	ldr.w	r3, [ip]
 800793e:	b299      	uxth	r1, r3
 8007940:	fb02 6101 	mla	r1, r2, r1, r6
 8007944:	0c1e      	lsrs	r6, r3, #16
 8007946:	0c0b      	lsrs	r3, r1, #16
 8007948:	fb02 3306 	mla	r3, r2, r6, r3
 800794c:	b289      	uxth	r1, r1
 800794e:	3001      	adds	r0, #1
 8007950:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007954:	4285      	cmp	r5, r0
 8007956:	f84c 1b04 	str.w	r1, [ip], #4
 800795a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800795e:	dcec      	bgt.n	800793a <__multadd+0x12>
 8007960:	b30e      	cbz	r6, 80079a6 <__multadd+0x7e>
 8007962:	68a3      	ldr	r3, [r4, #8]
 8007964:	42ab      	cmp	r3, r5
 8007966:	dc19      	bgt.n	800799c <__multadd+0x74>
 8007968:	6861      	ldr	r1, [r4, #4]
 800796a:	4638      	mov	r0, r7
 800796c:	3101      	adds	r1, #1
 800796e:	f7ff ff79 	bl	8007864 <_Balloc>
 8007972:	4680      	mov	r8, r0
 8007974:	b928      	cbnz	r0, 8007982 <__multadd+0x5a>
 8007976:	4602      	mov	r2, r0
 8007978:	4b0c      	ldr	r3, [pc, #48]	; (80079ac <__multadd+0x84>)
 800797a:	480d      	ldr	r0, [pc, #52]	; (80079b0 <__multadd+0x88>)
 800797c:	21ba      	movs	r1, #186	; 0xba
 800797e:	f000 fd85 	bl	800848c <__assert_func>
 8007982:	6922      	ldr	r2, [r4, #16]
 8007984:	3202      	adds	r2, #2
 8007986:	f104 010c 	add.w	r1, r4, #12
 800798a:	0092      	lsls	r2, r2, #2
 800798c:	300c      	adds	r0, #12
 800798e:	f7fe ffde 	bl	800694e <memcpy>
 8007992:	4621      	mov	r1, r4
 8007994:	4638      	mov	r0, r7
 8007996:	f7ff ffa5 	bl	80078e4 <_Bfree>
 800799a:	4644      	mov	r4, r8
 800799c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079a0:	3501      	adds	r5, #1
 80079a2:	615e      	str	r6, [r3, #20]
 80079a4:	6125      	str	r5, [r4, #16]
 80079a6:	4620      	mov	r0, r4
 80079a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ac:	0800884b 	.word	0x0800884b
 80079b0:	0800885c 	.word	0x0800885c

080079b4 <__hi0bits>:
 80079b4:	0c03      	lsrs	r3, r0, #16
 80079b6:	041b      	lsls	r3, r3, #16
 80079b8:	b9d3      	cbnz	r3, 80079f0 <__hi0bits+0x3c>
 80079ba:	0400      	lsls	r0, r0, #16
 80079bc:	2310      	movs	r3, #16
 80079be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80079c2:	bf04      	itt	eq
 80079c4:	0200      	lsleq	r0, r0, #8
 80079c6:	3308      	addeq	r3, #8
 80079c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079cc:	bf04      	itt	eq
 80079ce:	0100      	lsleq	r0, r0, #4
 80079d0:	3304      	addeq	r3, #4
 80079d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079d6:	bf04      	itt	eq
 80079d8:	0080      	lsleq	r0, r0, #2
 80079da:	3302      	addeq	r3, #2
 80079dc:	2800      	cmp	r0, #0
 80079de:	db05      	blt.n	80079ec <__hi0bits+0x38>
 80079e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80079e4:	f103 0301 	add.w	r3, r3, #1
 80079e8:	bf08      	it	eq
 80079ea:	2320      	moveq	r3, #32
 80079ec:	4618      	mov	r0, r3
 80079ee:	4770      	bx	lr
 80079f0:	2300      	movs	r3, #0
 80079f2:	e7e4      	b.n	80079be <__hi0bits+0xa>

080079f4 <__lo0bits>:
 80079f4:	6803      	ldr	r3, [r0, #0]
 80079f6:	f013 0207 	ands.w	r2, r3, #7
 80079fa:	d00c      	beq.n	8007a16 <__lo0bits+0x22>
 80079fc:	07d9      	lsls	r1, r3, #31
 80079fe:	d422      	bmi.n	8007a46 <__lo0bits+0x52>
 8007a00:	079a      	lsls	r2, r3, #30
 8007a02:	bf49      	itett	mi
 8007a04:	085b      	lsrmi	r3, r3, #1
 8007a06:	089b      	lsrpl	r3, r3, #2
 8007a08:	6003      	strmi	r3, [r0, #0]
 8007a0a:	2201      	movmi	r2, #1
 8007a0c:	bf5c      	itt	pl
 8007a0e:	6003      	strpl	r3, [r0, #0]
 8007a10:	2202      	movpl	r2, #2
 8007a12:	4610      	mov	r0, r2
 8007a14:	4770      	bx	lr
 8007a16:	b299      	uxth	r1, r3
 8007a18:	b909      	cbnz	r1, 8007a1e <__lo0bits+0x2a>
 8007a1a:	0c1b      	lsrs	r3, r3, #16
 8007a1c:	2210      	movs	r2, #16
 8007a1e:	b2d9      	uxtb	r1, r3
 8007a20:	b909      	cbnz	r1, 8007a26 <__lo0bits+0x32>
 8007a22:	3208      	adds	r2, #8
 8007a24:	0a1b      	lsrs	r3, r3, #8
 8007a26:	0719      	lsls	r1, r3, #28
 8007a28:	bf04      	itt	eq
 8007a2a:	091b      	lsreq	r3, r3, #4
 8007a2c:	3204      	addeq	r2, #4
 8007a2e:	0799      	lsls	r1, r3, #30
 8007a30:	bf04      	itt	eq
 8007a32:	089b      	lsreq	r3, r3, #2
 8007a34:	3202      	addeq	r2, #2
 8007a36:	07d9      	lsls	r1, r3, #31
 8007a38:	d403      	bmi.n	8007a42 <__lo0bits+0x4e>
 8007a3a:	085b      	lsrs	r3, r3, #1
 8007a3c:	f102 0201 	add.w	r2, r2, #1
 8007a40:	d003      	beq.n	8007a4a <__lo0bits+0x56>
 8007a42:	6003      	str	r3, [r0, #0]
 8007a44:	e7e5      	b.n	8007a12 <__lo0bits+0x1e>
 8007a46:	2200      	movs	r2, #0
 8007a48:	e7e3      	b.n	8007a12 <__lo0bits+0x1e>
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	e7e1      	b.n	8007a12 <__lo0bits+0x1e>
	...

08007a50 <__i2b>:
 8007a50:	b510      	push	{r4, lr}
 8007a52:	460c      	mov	r4, r1
 8007a54:	2101      	movs	r1, #1
 8007a56:	f7ff ff05 	bl	8007864 <_Balloc>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	b928      	cbnz	r0, 8007a6a <__i2b+0x1a>
 8007a5e:	4b05      	ldr	r3, [pc, #20]	; (8007a74 <__i2b+0x24>)
 8007a60:	4805      	ldr	r0, [pc, #20]	; (8007a78 <__i2b+0x28>)
 8007a62:	f240 1145 	movw	r1, #325	; 0x145
 8007a66:	f000 fd11 	bl	800848c <__assert_func>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	6144      	str	r4, [r0, #20]
 8007a6e:	6103      	str	r3, [r0, #16]
 8007a70:	bd10      	pop	{r4, pc}
 8007a72:	bf00      	nop
 8007a74:	0800884b 	.word	0x0800884b
 8007a78:	0800885c 	.word	0x0800885c

08007a7c <__multiply>:
 8007a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a80:	4691      	mov	r9, r2
 8007a82:	690a      	ldr	r2, [r1, #16]
 8007a84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	bfb8      	it	lt
 8007a8c:	460b      	movlt	r3, r1
 8007a8e:	460c      	mov	r4, r1
 8007a90:	bfbc      	itt	lt
 8007a92:	464c      	movlt	r4, r9
 8007a94:	4699      	movlt	r9, r3
 8007a96:	6927      	ldr	r7, [r4, #16]
 8007a98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007a9c:	68a3      	ldr	r3, [r4, #8]
 8007a9e:	6861      	ldr	r1, [r4, #4]
 8007aa0:	eb07 060a 	add.w	r6, r7, sl
 8007aa4:	42b3      	cmp	r3, r6
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	bfb8      	it	lt
 8007aaa:	3101      	addlt	r1, #1
 8007aac:	f7ff feda 	bl	8007864 <_Balloc>
 8007ab0:	b930      	cbnz	r0, 8007ac0 <__multiply+0x44>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	4b44      	ldr	r3, [pc, #272]	; (8007bc8 <__multiply+0x14c>)
 8007ab6:	4845      	ldr	r0, [pc, #276]	; (8007bcc <__multiply+0x150>)
 8007ab8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007abc:	f000 fce6 	bl	800848c <__assert_func>
 8007ac0:	f100 0514 	add.w	r5, r0, #20
 8007ac4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ac8:	462b      	mov	r3, r5
 8007aca:	2200      	movs	r2, #0
 8007acc:	4543      	cmp	r3, r8
 8007ace:	d321      	bcc.n	8007b14 <__multiply+0x98>
 8007ad0:	f104 0314 	add.w	r3, r4, #20
 8007ad4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ad8:	f109 0314 	add.w	r3, r9, #20
 8007adc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007ae0:	9202      	str	r2, [sp, #8]
 8007ae2:	1b3a      	subs	r2, r7, r4
 8007ae4:	3a15      	subs	r2, #21
 8007ae6:	f022 0203 	bic.w	r2, r2, #3
 8007aea:	3204      	adds	r2, #4
 8007aec:	f104 0115 	add.w	r1, r4, #21
 8007af0:	428f      	cmp	r7, r1
 8007af2:	bf38      	it	cc
 8007af4:	2204      	movcc	r2, #4
 8007af6:	9201      	str	r2, [sp, #4]
 8007af8:	9a02      	ldr	r2, [sp, #8]
 8007afa:	9303      	str	r3, [sp, #12]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d80c      	bhi.n	8007b1a <__multiply+0x9e>
 8007b00:	2e00      	cmp	r6, #0
 8007b02:	dd03      	ble.n	8007b0c <__multiply+0x90>
 8007b04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d05b      	beq.n	8007bc4 <__multiply+0x148>
 8007b0c:	6106      	str	r6, [r0, #16]
 8007b0e:	b005      	add	sp, #20
 8007b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b14:	f843 2b04 	str.w	r2, [r3], #4
 8007b18:	e7d8      	b.n	8007acc <__multiply+0x50>
 8007b1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b1e:	f1ba 0f00 	cmp.w	sl, #0
 8007b22:	d024      	beq.n	8007b6e <__multiply+0xf2>
 8007b24:	f104 0e14 	add.w	lr, r4, #20
 8007b28:	46a9      	mov	r9, r5
 8007b2a:	f04f 0c00 	mov.w	ip, #0
 8007b2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b32:	f8d9 1000 	ldr.w	r1, [r9]
 8007b36:	fa1f fb82 	uxth.w	fp, r2
 8007b3a:	b289      	uxth	r1, r1
 8007b3c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007b44:	f8d9 2000 	ldr.w	r2, [r9]
 8007b48:	4461      	add	r1, ip
 8007b4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b4e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007b52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b56:	b289      	uxth	r1, r1
 8007b58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b5c:	4577      	cmp	r7, lr
 8007b5e:	f849 1b04 	str.w	r1, [r9], #4
 8007b62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b66:	d8e2      	bhi.n	8007b2e <__multiply+0xb2>
 8007b68:	9a01      	ldr	r2, [sp, #4]
 8007b6a:	f845 c002 	str.w	ip, [r5, r2]
 8007b6e:	9a03      	ldr	r2, [sp, #12]
 8007b70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b74:	3304      	adds	r3, #4
 8007b76:	f1b9 0f00 	cmp.w	r9, #0
 8007b7a:	d021      	beq.n	8007bc0 <__multiply+0x144>
 8007b7c:	6829      	ldr	r1, [r5, #0]
 8007b7e:	f104 0c14 	add.w	ip, r4, #20
 8007b82:	46ae      	mov	lr, r5
 8007b84:	f04f 0a00 	mov.w	sl, #0
 8007b88:	f8bc b000 	ldrh.w	fp, [ip]
 8007b8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007b90:	fb09 220b 	mla	r2, r9, fp, r2
 8007b94:	4452      	add	r2, sl
 8007b96:	b289      	uxth	r1, r1
 8007b98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b9c:	f84e 1b04 	str.w	r1, [lr], #4
 8007ba0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ba4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ba8:	f8be 1000 	ldrh.w	r1, [lr]
 8007bac:	fb09 110a 	mla	r1, r9, sl, r1
 8007bb0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007bb4:	4567      	cmp	r7, ip
 8007bb6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bba:	d8e5      	bhi.n	8007b88 <__multiply+0x10c>
 8007bbc:	9a01      	ldr	r2, [sp, #4]
 8007bbe:	50a9      	str	r1, [r5, r2]
 8007bc0:	3504      	adds	r5, #4
 8007bc2:	e799      	b.n	8007af8 <__multiply+0x7c>
 8007bc4:	3e01      	subs	r6, #1
 8007bc6:	e79b      	b.n	8007b00 <__multiply+0x84>
 8007bc8:	0800884b 	.word	0x0800884b
 8007bcc:	0800885c 	.word	0x0800885c

08007bd0 <__pow5mult>:
 8007bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd4:	4615      	mov	r5, r2
 8007bd6:	f012 0203 	ands.w	r2, r2, #3
 8007bda:	4606      	mov	r6, r0
 8007bdc:	460f      	mov	r7, r1
 8007bde:	d007      	beq.n	8007bf0 <__pow5mult+0x20>
 8007be0:	4c25      	ldr	r4, [pc, #148]	; (8007c78 <__pow5mult+0xa8>)
 8007be2:	3a01      	subs	r2, #1
 8007be4:	2300      	movs	r3, #0
 8007be6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bea:	f7ff fe9d 	bl	8007928 <__multadd>
 8007bee:	4607      	mov	r7, r0
 8007bf0:	10ad      	asrs	r5, r5, #2
 8007bf2:	d03d      	beq.n	8007c70 <__pow5mult+0xa0>
 8007bf4:	69f4      	ldr	r4, [r6, #28]
 8007bf6:	b97c      	cbnz	r4, 8007c18 <__pow5mult+0x48>
 8007bf8:	2010      	movs	r0, #16
 8007bfa:	f7ff fd7f 	bl	80076fc <malloc>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	61f0      	str	r0, [r6, #28]
 8007c02:	b928      	cbnz	r0, 8007c10 <__pow5mult+0x40>
 8007c04:	4b1d      	ldr	r3, [pc, #116]	; (8007c7c <__pow5mult+0xac>)
 8007c06:	481e      	ldr	r0, [pc, #120]	; (8007c80 <__pow5mult+0xb0>)
 8007c08:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007c0c:	f000 fc3e 	bl	800848c <__assert_func>
 8007c10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c14:	6004      	str	r4, [r0, #0]
 8007c16:	60c4      	str	r4, [r0, #12]
 8007c18:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007c1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c20:	b94c      	cbnz	r4, 8007c36 <__pow5mult+0x66>
 8007c22:	f240 2171 	movw	r1, #625	; 0x271
 8007c26:	4630      	mov	r0, r6
 8007c28:	f7ff ff12 	bl	8007a50 <__i2b>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c32:	4604      	mov	r4, r0
 8007c34:	6003      	str	r3, [r0, #0]
 8007c36:	f04f 0900 	mov.w	r9, #0
 8007c3a:	07eb      	lsls	r3, r5, #31
 8007c3c:	d50a      	bpl.n	8007c54 <__pow5mult+0x84>
 8007c3e:	4639      	mov	r1, r7
 8007c40:	4622      	mov	r2, r4
 8007c42:	4630      	mov	r0, r6
 8007c44:	f7ff ff1a 	bl	8007a7c <__multiply>
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4680      	mov	r8, r0
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	f7ff fe49 	bl	80078e4 <_Bfree>
 8007c52:	4647      	mov	r7, r8
 8007c54:	106d      	asrs	r5, r5, #1
 8007c56:	d00b      	beq.n	8007c70 <__pow5mult+0xa0>
 8007c58:	6820      	ldr	r0, [r4, #0]
 8007c5a:	b938      	cbnz	r0, 8007c6c <__pow5mult+0x9c>
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4621      	mov	r1, r4
 8007c60:	4630      	mov	r0, r6
 8007c62:	f7ff ff0b 	bl	8007a7c <__multiply>
 8007c66:	6020      	str	r0, [r4, #0]
 8007c68:	f8c0 9000 	str.w	r9, [r0]
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	e7e4      	b.n	8007c3a <__pow5mult+0x6a>
 8007c70:	4638      	mov	r0, r7
 8007c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c76:	bf00      	nop
 8007c78:	080089a8 	.word	0x080089a8
 8007c7c:	080087dc 	.word	0x080087dc
 8007c80:	0800885c 	.word	0x0800885c

08007c84 <__lshift>:
 8007c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c88:	460c      	mov	r4, r1
 8007c8a:	6849      	ldr	r1, [r1, #4]
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c92:	68a3      	ldr	r3, [r4, #8]
 8007c94:	4607      	mov	r7, r0
 8007c96:	4691      	mov	r9, r2
 8007c98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c9c:	f108 0601 	add.w	r6, r8, #1
 8007ca0:	42b3      	cmp	r3, r6
 8007ca2:	db0b      	blt.n	8007cbc <__lshift+0x38>
 8007ca4:	4638      	mov	r0, r7
 8007ca6:	f7ff fddd 	bl	8007864 <_Balloc>
 8007caa:	4605      	mov	r5, r0
 8007cac:	b948      	cbnz	r0, 8007cc2 <__lshift+0x3e>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	4b28      	ldr	r3, [pc, #160]	; (8007d54 <__lshift+0xd0>)
 8007cb2:	4829      	ldr	r0, [pc, #164]	; (8007d58 <__lshift+0xd4>)
 8007cb4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007cb8:	f000 fbe8 	bl	800848c <__assert_func>
 8007cbc:	3101      	adds	r1, #1
 8007cbe:	005b      	lsls	r3, r3, #1
 8007cc0:	e7ee      	b.n	8007ca0 <__lshift+0x1c>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f100 0114 	add.w	r1, r0, #20
 8007cc8:	f100 0210 	add.w	r2, r0, #16
 8007ccc:	4618      	mov	r0, r3
 8007cce:	4553      	cmp	r3, sl
 8007cd0:	db33      	blt.n	8007d3a <__lshift+0xb6>
 8007cd2:	6920      	ldr	r0, [r4, #16]
 8007cd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cd8:	f104 0314 	add.w	r3, r4, #20
 8007cdc:	f019 091f 	ands.w	r9, r9, #31
 8007ce0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ce4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ce8:	d02b      	beq.n	8007d42 <__lshift+0xbe>
 8007cea:	f1c9 0e20 	rsb	lr, r9, #32
 8007cee:	468a      	mov	sl, r1
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	6818      	ldr	r0, [r3, #0]
 8007cf4:	fa00 f009 	lsl.w	r0, r0, r9
 8007cf8:	4310      	orrs	r0, r2
 8007cfa:	f84a 0b04 	str.w	r0, [sl], #4
 8007cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d02:	459c      	cmp	ip, r3
 8007d04:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d08:	d8f3      	bhi.n	8007cf2 <__lshift+0x6e>
 8007d0a:	ebac 0304 	sub.w	r3, ip, r4
 8007d0e:	3b15      	subs	r3, #21
 8007d10:	f023 0303 	bic.w	r3, r3, #3
 8007d14:	3304      	adds	r3, #4
 8007d16:	f104 0015 	add.w	r0, r4, #21
 8007d1a:	4584      	cmp	ip, r0
 8007d1c:	bf38      	it	cc
 8007d1e:	2304      	movcc	r3, #4
 8007d20:	50ca      	str	r2, [r1, r3]
 8007d22:	b10a      	cbz	r2, 8007d28 <__lshift+0xa4>
 8007d24:	f108 0602 	add.w	r6, r8, #2
 8007d28:	3e01      	subs	r6, #1
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	612e      	str	r6, [r5, #16]
 8007d2e:	4621      	mov	r1, r4
 8007d30:	f7ff fdd8 	bl	80078e4 <_Bfree>
 8007d34:	4628      	mov	r0, r5
 8007d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d3e:	3301      	adds	r3, #1
 8007d40:	e7c5      	b.n	8007cce <__lshift+0x4a>
 8007d42:	3904      	subs	r1, #4
 8007d44:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d48:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d4c:	459c      	cmp	ip, r3
 8007d4e:	d8f9      	bhi.n	8007d44 <__lshift+0xc0>
 8007d50:	e7ea      	b.n	8007d28 <__lshift+0xa4>
 8007d52:	bf00      	nop
 8007d54:	0800884b 	.word	0x0800884b
 8007d58:	0800885c 	.word	0x0800885c

08007d5c <__mcmp>:
 8007d5c:	b530      	push	{r4, r5, lr}
 8007d5e:	6902      	ldr	r2, [r0, #16]
 8007d60:	690c      	ldr	r4, [r1, #16]
 8007d62:	1b12      	subs	r2, r2, r4
 8007d64:	d10e      	bne.n	8007d84 <__mcmp+0x28>
 8007d66:	f100 0314 	add.w	r3, r0, #20
 8007d6a:	3114      	adds	r1, #20
 8007d6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007d78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007d7c:	42a5      	cmp	r5, r4
 8007d7e:	d003      	beq.n	8007d88 <__mcmp+0x2c>
 8007d80:	d305      	bcc.n	8007d8e <__mcmp+0x32>
 8007d82:	2201      	movs	r2, #1
 8007d84:	4610      	mov	r0, r2
 8007d86:	bd30      	pop	{r4, r5, pc}
 8007d88:	4283      	cmp	r3, r0
 8007d8a:	d3f3      	bcc.n	8007d74 <__mcmp+0x18>
 8007d8c:	e7fa      	b.n	8007d84 <__mcmp+0x28>
 8007d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d92:	e7f7      	b.n	8007d84 <__mcmp+0x28>

08007d94 <__mdiff>:
 8007d94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	460c      	mov	r4, r1
 8007d9a:	4606      	mov	r6, r0
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4620      	mov	r0, r4
 8007da0:	4690      	mov	r8, r2
 8007da2:	f7ff ffdb 	bl	8007d5c <__mcmp>
 8007da6:	1e05      	subs	r5, r0, #0
 8007da8:	d110      	bne.n	8007dcc <__mdiff+0x38>
 8007daa:	4629      	mov	r1, r5
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff fd59 	bl	8007864 <_Balloc>
 8007db2:	b930      	cbnz	r0, 8007dc2 <__mdiff+0x2e>
 8007db4:	4b3a      	ldr	r3, [pc, #232]	; (8007ea0 <__mdiff+0x10c>)
 8007db6:	4602      	mov	r2, r0
 8007db8:	f240 2137 	movw	r1, #567	; 0x237
 8007dbc:	4839      	ldr	r0, [pc, #228]	; (8007ea4 <__mdiff+0x110>)
 8007dbe:	f000 fb65 	bl	800848c <__assert_func>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007dc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dcc:	bfa4      	itt	ge
 8007dce:	4643      	movge	r3, r8
 8007dd0:	46a0      	movge	r8, r4
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007dd8:	bfa6      	itte	ge
 8007dda:	461c      	movge	r4, r3
 8007ddc:	2500      	movge	r5, #0
 8007dde:	2501      	movlt	r5, #1
 8007de0:	f7ff fd40 	bl	8007864 <_Balloc>
 8007de4:	b920      	cbnz	r0, 8007df0 <__mdiff+0x5c>
 8007de6:	4b2e      	ldr	r3, [pc, #184]	; (8007ea0 <__mdiff+0x10c>)
 8007de8:	4602      	mov	r2, r0
 8007dea:	f240 2145 	movw	r1, #581	; 0x245
 8007dee:	e7e5      	b.n	8007dbc <__mdiff+0x28>
 8007df0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007df4:	6926      	ldr	r6, [r4, #16]
 8007df6:	60c5      	str	r5, [r0, #12]
 8007df8:	f104 0914 	add.w	r9, r4, #20
 8007dfc:	f108 0514 	add.w	r5, r8, #20
 8007e00:	f100 0e14 	add.w	lr, r0, #20
 8007e04:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007e08:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e0c:	f108 0210 	add.w	r2, r8, #16
 8007e10:	46f2      	mov	sl, lr
 8007e12:	2100      	movs	r1, #0
 8007e14:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e1c:	fa11 f88b 	uxtah	r8, r1, fp
 8007e20:	b299      	uxth	r1, r3
 8007e22:	0c1b      	lsrs	r3, r3, #16
 8007e24:	eba8 0801 	sub.w	r8, r8, r1
 8007e28:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e2c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e30:	fa1f f888 	uxth.w	r8, r8
 8007e34:	1419      	asrs	r1, r3, #16
 8007e36:	454e      	cmp	r6, r9
 8007e38:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e3c:	f84a 3b04 	str.w	r3, [sl], #4
 8007e40:	d8e8      	bhi.n	8007e14 <__mdiff+0x80>
 8007e42:	1b33      	subs	r3, r6, r4
 8007e44:	3b15      	subs	r3, #21
 8007e46:	f023 0303 	bic.w	r3, r3, #3
 8007e4a:	3304      	adds	r3, #4
 8007e4c:	3415      	adds	r4, #21
 8007e4e:	42a6      	cmp	r6, r4
 8007e50:	bf38      	it	cc
 8007e52:	2304      	movcc	r3, #4
 8007e54:	441d      	add	r5, r3
 8007e56:	4473      	add	r3, lr
 8007e58:	469e      	mov	lr, r3
 8007e5a:	462e      	mov	r6, r5
 8007e5c:	4566      	cmp	r6, ip
 8007e5e:	d30e      	bcc.n	8007e7e <__mdiff+0xea>
 8007e60:	f10c 0203 	add.w	r2, ip, #3
 8007e64:	1b52      	subs	r2, r2, r5
 8007e66:	f022 0203 	bic.w	r2, r2, #3
 8007e6a:	3d03      	subs	r5, #3
 8007e6c:	45ac      	cmp	ip, r5
 8007e6e:	bf38      	it	cc
 8007e70:	2200      	movcc	r2, #0
 8007e72:	4413      	add	r3, r2
 8007e74:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007e78:	b17a      	cbz	r2, 8007e9a <__mdiff+0x106>
 8007e7a:	6107      	str	r7, [r0, #16]
 8007e7c:	e7a4      	b.n	8007dc8 <__mdiff+0x34>
 8007e7e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007e82:	fa11 f288 	uxtah	r2, r1, r8
 8007e86:	1414      	asrs	r4, r2, #16
 8007e88:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007e8c:	b292      	uxth	r2, r2
 8007e8e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007e92:	f84e 2b04 	str.w	r2, [lr], #4
 8007e96:	1421      	asrs	r1, r4, #16
 8007e98:	e7e0      	b.n	8007e5c <__mdiff+0xc8>
 8007e9a:	3f01      	subs	r7, #1
 8007e9c:	e7ea      	b.n	8007e74 <__mdiff+0xe0>
 8007e9e:	bf00      	nop
 8007ea0:	0800884b 	.word	0x0800884b
 8007ea4:	0800885c 	.word	0x0800885c

08007ea8 <__d2b>:
 8007ea8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007eac:	460f      	mov	r7, r1
 8007eae:	2101      	movs	r1, #1
 8007eb0:	ec59 8b10 	vmov	r8, r9, d0
 8007eb4:	4616      	mov	r6, r2
 8007eb6:	f7ff fcd5 	bl	8007864 <_Balloc>
 8007eba:	4604      	mov	r4, r0
 8007ebc:	b930      	cbnz	r0, 8007ecc <__d2b+0x24>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	4b24      	ldr	r3, [pc, #144]	; (8007f54 <__d2b+0xac>)
 8007ec2:	4825      	ldr	r0, [pc, #148]	; (8007f58 <__d2b+0xb0>)
 8007ec4:	f240 310f 	movw	r1, #783	; 0x30f
 8007ec8:	f000 fae0 	bl	800848c <__assert_func>
 8007ecc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ed0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ed4:	bb2d      	cbnz	r5, 8007f22 <__d2b+0x7a>
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	f1b8 0300 	subs.w	r3, r8, #0
 8007edc:	d026      	beq.n	8007f2c <__d2b+0x84>
 8007ede:	4668      	mov	r0, sp
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	f7ff fd87 	bl	80079f4 <__lo0bits>
 8007ee6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007eea:	b1e8      	cbz	r0, 8007f28 <__d2b+0x80>
 8007eec:	f1c0 0320 	rsb	r3, r0, #32
 8007ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef4:	430b      	orrs	r3, r1
 8007ef6:	40c2      	lsrs	r2, r0
 8007ef8:	6163      	str	r3, [r4, #20]
 8007efa:	9201      	str	r2, [sp, #4]
 8007efc:	9b01      	ldr	r3, [sp, #4]
 8007efe:	61a3      	str	r3, [r4, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	bf14      	ite	ne
 8007f04:	2202      	movne	r2, #2
 8007f06:	2201      	moveq	r2, #1
 8007f08:	6122      	str	r2, [r4, #16]
 8007f0a:	b1bd      	cbz	r5, 8007f3c <__d2b+0x94>
 8007f0c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f10:	4405      	add	r5, r0
 8007f12:	603d      	str	r5, [r7, #0]
 8007f14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f18:	6030      	str	r0, [r6, #0]
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	b003      	add	sp, #12
 8007f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f26:	e7d6      	b.n	8007ed6 <__d2b+0x2e>
 8007f28:	6161      	str	r1, [r4, #20]
 8007f2a:	e7e7      	b.n	8007efc <__d2b+0x54>
 8007f2c:	a801      	add	r0, sp, #4
 8007f2e:	f7ff fd61 	bl	80079f4 <__lo0bits>
 8007f32:	9b01      	ldr	r3, [sp, #4]
 8007f34:	6163      	str	r3, [r4, #20]
 8007f36:	3020      	adds	r0, #32
 8007f38:	2201      	movs	r2, #1
 8007f3a:	e7e5      	b.n	8007f08 <__d2b+0x60>
 8007f3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f44:	6038      	str	r0, [r7, #0]
 8007f46:	6918      	ldr	r0, [r3, #16]
 8007f48:	f7ff fd34 	bl	80079b4 <__hi0bits>
 8007f4c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f50:	e7e2      	b.n	8007f18 <__d2b+0x70>
 8007f52:	bf00      	nop
 8007f54:	0800884b 	.word	0x0800884b
 8007f58:	0800885c 	.word	0x0800885c

08007f5c <__sfputc_r>:
 8007f5c:	6893      	ldr	r3, [r2, #8]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	b410      	push	{r4}
 8007f64:	6093      	str	r3, [r2, #8]
 8007f66:	da08      	bge.n	8007f7a <__sfputc_r+0x1e>
 8007f68:	6994      	ldr	r4, [r2, #24]
 8007f6a:	42a3      	cmp	r3, r4
 8007f6c:	db01      	blt.n	8007f72 <__sfputc_r+0x16>
 8007f6e:	290a      	cmp	r1, #10
 8007f70:	d103      	bne.n	8007f7a <__sfputc_r+0x1e>
 8007f72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f76:	f000 b9e3 	b.w	8008340 <__swbuf_r>
 8007f7a:	6813      	ldr	r3, [r2, #0]
 8007f7c:	1c58      	adds	r0, r3, #1
 8007f7e:	6010      	str	r0, [r2, #0]
 8007f80:	7019      	strb	r1, [r3, #0]
 8007f82:	4608      	mov	r0, r1
 8007f84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f88:	4770      	bx	lr

08007f8a <__sfputs_r>:
 8007f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f8c:	4606      	mov	r6, r0
 8007f8e:	460f      	mov	r7, r1
 8007f90:	4614      	mov	r4, r2
 8007f92:	18d5      	adds	r5, r2, r3
 8007f94:	42ac      	cmp	r4, r5
 8007f96:	d101      	bne.n	8007f9c <__sfputs_r+0x12>
 8007f98:	2000      	movs	r0, #0
 8007f9a:	e007      	b.n	8007fac <__sfputs_r+0x22>
 8007f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa0:	463a      	mov	r2, r7
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f7ff ffda 	bl	8007f5c <__sfputc_r>
 8007fa8:	1c43      	adds	r3, r0, #1
 8007faa:	d1f3      	bne.n	8007f94 <__sfputs_r+0xa>
 8007fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fb0 <_vfiprintf_r>:
 8007fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb4:	460d      	mov	r5, r1
 8007fb6:	b09d      	sub	sp, #116	; 0x74
 8007fb8:	4614      	mov	r4, r2
 8007fba:	4698      	mov	r8, r3
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	b118      	cbz	r0, 8007fc8 <_vfiprintf_r+0x18>
 8007fc0:	6a03      	ldr	r3, [r0, #32]
 8007fc2:	b90b      	cbnz	r3, 8007fc8 <_vfiprintf_r+0x18>
 8007fc4:	f7fe fbb8 	bl	8006738 <__sinit>
 8007fc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fca:	07d9      	lsls	r1, r3, #31
 8007fcc:	d405      	bmi.n	8007fda <_vfiprintf_r+0x2a>
 8007fce:	89ab      	ldrh	r3, [r5, #12]
 8007fd0:	059a      	lsls	r2, r3, #22
 8007fd2:	d402      	bmi.n	8007fda <_vfiprintf_r+0x2a>
 8007fd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fd6:	f7fe fcb8 	bl	800694a <__retarget_lock_acquire_recursive>
 8007fda:	89ab      	ldrh	r3, [r5, #12]
 8007fdc:	071b      	lsls	r3, r3, #28
 8007fde:	d501      	bpl.n	8007fe4 <_vfiprintf_r+0x34>
 8007fe0:	692b      	ldr	r3, [r5, #16]
 8007fe2:	b99b      	cbnz	r3, 800800c <_vfiprintf_r+0x5c>
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	f000 f9e8 	bl	80083bc <__swsetup_r>
 8007fec:	b170      	cbz	r0, 800800c <_vfiprintf_r+0x5c>
 8007fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ff0:	07dc      	lsls	r4, r3, #31
 8007ff2:	d504      	bpl.n	8007ffe <_vfiprintf_r+0x4e>
 8007ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff8:	b01d      	add	sp, #116	; 0x74
 8007ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ffe:	89ab      	ldrh	r3, [r5, #12]
 8008000:	0598      	lsls	r0, r3, #22
 8008002:	d4f7      	bmi.n	8007ff4 <_vfiprintf_r+0x44>
 8008004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008006:	f7fe fca1 	bl	800694c <__retarget_lock_release_recursive>
 800800a:	e7f3      	b.n	8007ff4 <_vfiprintf_r+0x44>
 800800c:	2300      	movs	r3, #0
 800800e:	9309      	str	r3, [sp, #36]	; 0x24
 8008010:	2320      	movs	r3, #32
 8008012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008016:	f8cd 800c 	str.w	r8, [sp, #12]
 800801a:	2330      	movs	r3, #48	; 0x30
 800801c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80081d0 <_vfiprintf_r+0x220>
 8008020:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008024:	f04f 0901 	mov.w	r9, #1
 8008028:	4623      	mov	r3, r4
 800802a:	469a      	mov	sl, r3
 800802c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008030:	b10a      	cbz	r2, 8008036 <_vfiprintf_r+0x86>
 8008032:	2a25      	cmp	r2, #37	; 0x25
 8008034:	d1f9      	bne.n	800802a <_vfiprintf_r+0x7a>
 8008036:	ebba 0b04 	subs.w	fp, sl, r4
 800803a:	d00b      	beq.n	8008054 <_vfiprintf_r+0xa4>
 800803c:	465b      	mov	r3, fp
 800803e:	4622      	mov	r2, r4
 8008040:	4629      	mov	r1, r5
 8008042:	4630      	mov	r0, r6
 8008044:	f7ff ffa1 	bl	8007f8a <__sfputs_r>
 8008048:	3001      	adds	r0, #1
 800804a:	f000 80a9 	beq.w	80081a0 <_vfiprintf_r+0x1f0>
 800804e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008050:	445a      	add	r2, fp
 8008052:	9209      	str	r2, [sp, #36]	; 0x24
 8008054:	f89a 3000 	ldrb.w	r3, [sl]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 80a1 	beq.w	80081a0 <_vfiprintf_r+0x1f0>
 800805e:	2300      	movs	r3, #0
 8008060:	f04f 32ff 	mov.w	r2, #4294967295
 8008064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008068:	f10a 0a01 	add.w	sl, sl, #1
 800806c:	9304      	str	r3, [sp, #16]
 800806e:	9307      	str	r3, [sp, #28]
 8008070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008074:	931a      	str	r3, [sp, #104]	; 0x68
 8008076:	4654      	mov	r4, sl
 8008078:	2205      	movs	r2, #5
 800807a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800807e:	4854      	ldr	r0, [pc, #336]	; (80081d0 <_vfiprintf_r+0x220>)
 8008080:	f7f8 f8be 	bl	8000200 <memchr>
 8008084:	9a04      	ldr	r2, [sp, #16]
 8008086:	b9d8      	cbnz	r0, 80080c0 <_vfiprintf_r+0x110>
 8008088:	06d1      	lsls	r1, r2, #27
 800808a:	bf44      	itt	mi
 800808c:	2320      	movmi	r3, #32
 800808e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008092:	0713      	lsls	r3, r2, #28
 8008094:	bf44      	itt	mi
 8008096:	232b      	movmi	r3, #43	; 0x2b
 8008098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800809c:	f89a 3000 	ldrb.w	r3, [sl]
 80080a0:	2b2a      	cmp	r3, #42	; 0x2a
 80080a2:	d015      	beq.n	80080d0 <_vfiprintf_r+0x120>
 80080a4:	9a07      	ldr	r2, [sp, #28]
 80080a6:	4654      	mov	r4, sl
 80080a8:	2000      	movs	r0, #0
 80080aa:	f04f 0c0a 	mov.w	ip, #10
 80080ae:	4621      	mov	r1, r4
 80080b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080b4:	3b30      	subs	r3, #48	; 0x30
 80080b6:	2b09      	cmp	r3, #9
 80080b8:	d94d      	bls.n	8008156 <_vfiprintf_r+0x1a6>
 80080ba:	b1b0      	cbz	r0, 80080ea <_vfiprintf_r+0x13a>
 80080bc:	9207      	str	r2, [sp, #28]
 80080be:	e014      	b.n	80080ea <_vfiprintf_r+0x13a>
 80080c0:	eba0 0308 	sub.w	r3, r0, r8
 80080c4:	fa09 f303 	lsl.w	r3, r9, r3
 80080c8:	4313      	orrs	r3, r2
 80080ca:	9304      	str	r3, [sp, #16]
 80080cc:	46a2      	mov	sl, r4
 80080ce:	e7d2      	b.n	8008076 <_vfiprintf_r+0xc6>
 80080d0:	9b03      	ldr	r3, [sp, #12]
 80080d2:	1d19      	adds	r1, r3, #4
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	9103      	str	r1, [sp, #12]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	bfbb      	ittet	lt
 80080dc:	425b      	neglt	r3, r3
 80080de:	f042 0202 	orrlt.w	r2, r2, #2
 80080e2:	9307      	strge	r3, [sp, #28]
 80080e4:	9307      	strlt	r3, [sp, #28]
 80080e6:	bfb8      	it	lt
 80080e8:	9204      	strlt	r2, [sp, #16]
 80080ea:	7823      	ldrb	r3, [r4, #0]
 80080ec:	2b2e      	cmp	r3, #46	; 0x2e
 80080ee:	d10c      	bne.n	800810a <_vfiprintf_r+0x15a>
 80080f0:	7863      	ldrb	r3, [r4, #1]
 80080f2:	2b2a      	cmp	r3, #42	; 0x2a
 80080f4:	d134      	bne.n	8008160 <_vfiprintf_r+0x1b0>
 80080f6:	9b03      	ldr	r3, [sp, #12]
 80080f8:	1d1a      	adds	r2, r3, #4
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	9203      	str	r2, [sp, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	bfb8      	it	lt
 8008102:	f04f 33ff 	movlt.w	r3, #4294967295
 8008106:	3402      	adds	r4, #2
 8008108:	9305      	str	r3, [sp, #20]
 800810a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80081e0 <_vfiprintf_r+0x230>
 800810e:	7821      	ldrb	r1, [r4, #0]
 8008110:	2203      	movs	r2, #3
 8008112:	4650      	mov	r0, sl
 8008114:	f7f8 f874 	bl	8000200 <memchr>
 8008118:	b138      	cbz	r0, 800812a <_vfiprintf_r+0x17a>
 800811a:	9b04      	ldr	r3, [sp, #16]
 800811c:	eba0 000a 	sub.w	r0, r0, sl
 8008120:	2240      	movs	r2, #64	; 0x40
 8008122:	4082      	lsls	r2, r0
 8008124:	4313      	orrs	r3, r2
 8008126:	3401      	adds	r4, #1
 8008128:	9304      	str	r3, [sp, #16]
 800812a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800812e:	4829      	ldr	r0, [pc, #164]	; (80081d4 <_vfiprintf_r+0x224>)
 8008130:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008134:	2206      	movs	r2, #6
 8008136:	f7f8 f863 	bl	8000200 <memchr>
 800813a:	2800      	cmp	r0, #0
 800813c:	d03f      	beq.n	80081be <_vfiprintf_r+0x20e>
 800813e:	4b26      	ldr	r3, [pc, #152]	; (80081d8 <_vfiprintf_r+0x228>)
 8008140:	bb1b      	cbnz	r3, 800818a <_vfiprintf_r+0x1da>
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	3307      	adds	r3, #7
 8008146:	f023 0307 	bic.w	r3, r3, #7
 800814a:	3308      	adds	r3, #8
 800814c:	9303      	str	r3, [sp, #12]
 800814e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008150:	443b      	add	r3, r7
 8008152:	9309      	str	r3, [sp, #36]	; 0x24
 8008154:	e768      	b.n	8008028 <_vfiprintf_r+0x78>
 8008156:	fb0c 3202 	mla	r2, ip, r2, r3
 800815a:	460c      	mov	r4, r1
 800815c:	2001      	movs	r0, #1
 800815e:	e7a6      	b.n	80080ae <_vfiprintf_r+0xfe>
 8008160:	2300      	movs	r3, #0
 8008162:	3401      	adds	r4, #1
 8008164:	9305      	str	r3, [sp, #20]
 8008166:	4619      	mov	r1, r3
 8008168:	f04f 0c0a 	mov.w	ip, #10
 800816c:	4620      	mov	r0, r4
 800816e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008172:	3a30      	subs	r2, #48	; 0x30
 8008174:	2a09      	cmp	r2, #9
 8008176:	d903      	bls.n	8008180 <_vfiprintf_r+0x1d0>
 8008178:	2b00      	cmp	r3, #0
 800817a:	d0c6      	beq.n	800810a <_vfiprintf_r+0x15a>
 800817c:	9105      	str	r1, [sp, #20]
 800817e:	e7c4      	b.n	800810a <_vfiprintf_r+0x15a>
 8008180:	fb0c 2101 	mla	r1, ip, r1, r2
 8008184:	4604      	mov	r4, r0
 8008186:	2301      	movs	r3, #1
 8008188:	e7f0      	b.n	800816c <_vfiprintf_r+0x1bc>
 800818a:	ab03      	add	r3, sp, #12
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	462a      	mov	r2, r5
 8008190:	4b12      	ldr	r3, [pc, #72]	; (80081dc <_vfiprintf_r+0x22c>)
 8008192:	a904      	add	r1, sp, #16
 8008194:	4630      	mov	r0, r6
 8008196:	f7fd fe7d 	bl	8005e94 <_printf_float>
 800819a:	4607      	mov	r7, r0
 800819c:	1c78      	adds	r0, r7, #1
 800819e:	d1d6      	bne.n	800814e <_vfiprintf_r+0x19e>
 80081a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081a2:	07d9      	lsls	r1, r3, #31
 80081a4:	d405      	bmi.n	80081b2 <_vfiprintf_r+0x202>
 80081a6:	89ab      	ldrh	r3, [r5, #12]
 80081a8:	059a      	lsls	r2, r3, #22
 80081aa:	d402      	bmi.n	80081b2 <_vfiprintf_r+0x202>
 80081ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081ae:	f7fe fbcd 	bl	800694c <__retarget_lock_release_recursive>
 80081b2:	89ab      	ldrh	r3, [r5, #12]
 80081b4:	065b      	lsls	r3, r3, #25
 80081b6:	f53f af1d 	bmi.w	8007ff4 <_vfiprintf_r+0x44>
 80081ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081bc:	e71c      	b.n	8007ff8 <_vfiprintf_r+0x48>
 80081be:	ab03      	add	r3, sp, #12
 80081c0:	9300      	str	r3, [sp, #0]
 80081c2:	462a      	mov	r2, r5
 80081c4:	4b05      	ldr	r3, [pc, #20]	; (80081dc <_vfiprintf_r+0x22c>)
 80081c6:	a904      	add	r1, sp, #16
 80081c8:	4630      	mov	r0, r6
 80081ca:	f7fe f907 	bl	80063dc <_printf_i>
 80081ce:	e7e4      	b.n	800819a <_vfiprintf_r+0x1ea>
 80081d0:	080089b4 	.word	0x080089b4
 80081d4:	080089be 	.word	0x080089be
 80081d8:	08005e95 	.word	0x08005e95
 80081dc:	08007f8b 	.word	0x08007f8b
 80081e0:	080089ba 	.word	0x080089ba

080081e4 <__sflush_r>:
 80081e4:	898a      	ldrh	r2, [r1, #12]
 80081e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ea:	4605      	mov	r5, r0
 80081ec:	0710      	lsls	r0, r2, #28
 80081ee:	460c      	mov	r4, r1
 80081f0:	d458      	bmi.n	80082a4 <__sflush_r+0xc0>
 80081f2:	684b      	ldr	r3, [r1, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	dc05      	bgt.n	8008204 <__sflush_r+0x20>
 80081f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	dc02      	bgt.n	8008204 <__sflush_r+0x20>
 80081fe:	2000      	movs	r0, #0
 8008200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008206:	2e00      	cmp	r6, #0
 8008208:	d0f9      	beq.n	80081fe <__sflush_r+0x1a>
 800820a:	2300      	movs	r3, #0
 800820c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008210:	682f      	ldr	r7, [r5, #0]
 8008212:	6a21      	ldr	r1, [r4, #32]
 8008214:	602b      	str	r3, [r5, #0]
 8008216:	d032      	beq.n	800827e <__sflush_r+0x9a>
 8008218:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800821a:	89a3      	ldrh	r3, [r4, #12]
 800821c:	075a      	lsls	r2, r3, #29
 800821e:	d505      	bpl.n	800822c <__sflush_r+0x48>
 8008220:	6863      	ldr	r3, [r4, #4]
 8008222:	1ac0      	subs	r0, r0, r3
 8008224:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008226:	b10b      	cbz	r3, 800822c <__sflush_r+0x48>
 8008228:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800822a:	1ac0      	subs	r0, r0, r3
 800822c:	2300      	movs	r3, #0
 800822e:	4602      	mov	r2, r0
 8008230:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008232:	6a21      	ldr	r1, [r4, #32]
 8008234:	4628      	mov	r0, r5
 8008236:	47b0      	blx	r6
 8008238:	1c43      	adds	r3, r0, #1
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	d106      	bne.n	800824c <__sflush_r+0x68>
 800823e:	6829      	ldr	r1, [r5, #0]
 8008240:	291d      	cmp	r1, #29
 8008242:	d82b      	bhi.n	800829c <__sflush_r+0xb8>
 8008244:	4a29      	ldr	r2, [pc, #164]	; (80082ec <__sflush_r+0x108>)
 8008246:	410a      	asrs	r2, r1
 8008248:	07d6      	lsls	r6, r2, #31
 800824a:	d427      	bmi.n	800829c <__sflush_r+0xb8>
 800824c:	2200      	movs	r2, #0
 800824e:	6062      	str	r2, [r4, #4]
 8008250:	04d9      	lsls	r1, r3, #19
 8008252:	6922      	ldr	r2, [r4, #16]
 8008254:	6022      	str	r2, [r4, #0]
 8008256:	d504      	bpl.n	8008262 <__sflush_r+0x7e>
 8008258:	1c42      	adds	r2, r0, #1
 800825a:	d101      	bne.n	8008260 <__sflush_r+0x7c>
 800825c:	682b      	ldr	r3, [r5, #0]
 800825e:	b903      	cbnz	r3, 8008262 <__sflush_r+0x7e>
 8008260:	6560      	str	r0, [r4, #84]	; 0x54
 8008262:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008264:	602f      	str	r7, [r5, #0]
 8008266:	2900      	cmp	r1, #0
 8008268:	d0c9      	beq.n	80081fe <__sflush_r+0x1a>
 800826a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800826e:	4299      	cmp	r1, r3
 8008270:	d002      	beq.n	8008278 <__sflush_r+0x94>
 8008272:	4628      	mov	r0, r5
 8008274:	f7ff f9f6 	bl	8007664 <_free_r>
 8008278:	2000      	movs	r0, #0
 800827a:	6360      	str	r0, [r4, #52]	; 0x34
 800827c:	e7c0      	b.n	8008200 <__sflush_r+0x1c>
 800827e:	2301      	movs	r3, #1
 8008280:	4628      	mov	r0, r5
 8008282:	47b0      	blx	r6
 8008284:	1c41      	adds	r1, r0, #1
 8008286:	d1c8      	bne.n	800821a <__sflush_r+0x36>
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0c5      	beq.n	800821a <__sflush_r+0x36>
 800828e:	2b1d      	cmp	r3, #29
 8008290:	d001      	beq.n	8008296 <__sflush_r+0xb2>
 8008292:	2b16      	cmp	r3, #22
 8008294:	d101      	bne.n	800829a <__sflush_r+0xb6>
 8008296:	602f      	str	r7, [r5, #0]
 8008298:	e7b1      	b.n	80081fe <__sflush_r+0x1a>
 800829a:	89a3      	ldrh	r3, [r4, #12]
 800829c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082a0:	81a3      	strh	r3, [r4, #12]
 80082a2:	e7ad      	b.n	8008200 <__sflush_r+0x1c>
 80082a4:	690f      	ldr	r7, [r1, #16]
 80082a6:	2f00      	cmp	r7, #0
 80082a8:	d0a9      	beq.n	80081fe <__sflush_r+0x1a>
 80082aa:	0793      	lsls	r3, r2, #30
 80082ac:	680e      	ldr	r6, [r1, #0]
 80082ae:	bf08      	it	eq
 80082b0:	694b      	ldreq	r3, [r1, #20]
 80082b2:	600f      	str	r7, [r1, #0]
 80082b4:	bf18      	it	ne
 80082b6:	2300      	movne	r3, #0
 80082b8:	eba6 0807 	sub.w	r8, r6, r7
 80082bc:	608b      	str	r3, [r1, #8]
 80082be:	f1b8 0f00 	cmp.w	r8, #0
 80082c2:	dd9c      	ble.n	80081fe <__sflush_r+0x1a>
 80082c4:	6a21      	ldr	r1, [r4, #32]
 80082c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082c8:	4643      	mov	r3, r8
 80082ca:	463a      	mov	r2, r7
 80082cc:	4628      	mov	r0, r5
 80082ce:	47b0      	blx	r6
 80082d0:	2800      	cmp	r0, #0
 80082d2:	dc06      	bgt.n	80082e2 <__sflush_r+0xfe>
 80082d4:	89a3      	ldrh	r3, [r4, #12]
 80082d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082da:	81a3      	strh	r3, [r4, #12]
 80082dc:	f04f 30ff 	mov.w	r0, #4294967295
 80082e0:	e78e      	b.n	8008200 <__sflush_r+0x1c>
 80082e2:	4407      	add	r7, r0
 80082e4:	eba8 0800 	sub.w	r8, r8, r0
 80082e8:	e7e9      	b.n	80082be <__sflush_r+0xda>
 80082ea:	bf00      	nop
 80082ec:	dfbffffe 	.word	0xdfbffffe

080082f0 <_fflush_r>:
 80082f0:	b538      	push	{r3, r4, r5, lr}
 80082f2:	690b      	ldr	r3, [r1, #16]
 80082f4:	4605      	mov	r5, r0
 80082f6:	460c      	mov	r4, r1
 80082f8:	b913      	cbnz	r3, 8008300 <_fflush_r+0x10>
 80082fa:	2500      	movs	r5, #0
 80082fc:	4628      	mov	r0, r5
 80082fe:	bd38      	pop	{r3, r4, r5, pc}
 8008300:	b118      	cbz	r0, 800830a <_fflush_r+0x1a>
 8008302:	6a03      	ldr	r3, [r0, #32]
 8008304:	b90b      	cbnz	r3, 800830a <_fflush_r+0x1a>
 8008306:	f7fe fa17 	bl	8006738 <__sinit>
 800830a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d0f3      	beq.n	80082fa <_fflush_r+0xa>
 8008312:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008314:	07d0      	lsls	r0, r2, #31
 8008316:	d404      	bmi.n	8008322 <_fflush_r+0x32>
 8008318:	0599      	lsls	r1, r3, #22
 800831a:	d402      	bmi.n	8008322 <_fflush_r+0x32>
 800831c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800831e:	f7fe fb14 	bl	800694a <__retarget_lock_acquire_recursive>
 8008322:	4628      	mov	r0, r5
 8008324:	4621      	mov	r1, r4
 8008326:	f7ff ff5d 	bl	80081e4 <__sflush_r>
 800832a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800832c:	07da      	lsls	r2, r3, #31
 800832e:	4605      	mov	r5, r0
 8008330:	d4e4      	bmi.n	80082fc <_fflush_r+0xc>
 8008332:	89a3      	ldrh	r3, [r4, #12]
 8008334:	059b      	lsls	r3, r3, #22
 8008336:	d4e1      	bmi.n	80082fc <_fflush_r+0xc>
 8008338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800833a:	f7fe fb07 	bl	800694c <__retarget_lock_release_recursive>
 800833e:	e7dd      	b.n	80082fc <_fflush_r+0xc>

08008340 <__swbuf_r>:
 8008340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008342:	460e      	mov	r6, r1
 8008344:	4614      	mov	r4, r2
 8008346:	4605      	mov	r5, r0
 8008348:	b118      	cbz	r0, 8008352 <__swbuf_r+0x12>
 800834a:	6a03      	ldr	r3, [r0, #32]
 800834c:	b90b      	cbnz	r3, 8008352 <__swbuf_r+0x12>
 800834e:	f7fe f9f3 	bl	8006738 <__sinit>
 8008352:	69a3      	ldr	r3, [r4, #24]
 8008354:	60a3      	str	r3, [r4, #8]
 8008356:	89a3      	ldrh	r3, [r4, #12]
 8008358:	071a      	lsls	r2, r3, #28
 800835a:	d525      	bpl.n	80083a8 <__swbuf_r+0x68>
 800835c:	6923      	ldr	r3, [r4, #16]
 800835e:	b31b      	cbz	r3, 80083a8 <__swbuf_r+0x68>
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	6922      	ldr	r2, [r4, #16]
 8008364:	1a98      	subs	r0, r3, r2
 8008366:	6963      	ldr	r3, [r4, #20]
 8008368:	b2f6      	uxtb	r6, r6
 800836a:	4283      	cmp	r3, r0
 800836c:	4637      	mov	r7, r6
 800836e:	dc04      	bgt.n	800837a <__swbuf_r+0x3a>
 8008370:	4621      	mov	r1, r4
 8008372:	4628      	mov	r0, r5
 8008374:	f7ff ffbc 	bl	80082f0 <_fflush_r>
 8008378:	b9e0      	cbnz	r0, 80083b4 <__swbuf_r+0x74>
 800837a:	68a3      	ldr	r3, [r4, #8]
 800837c:	3b01      	subs	r3, #1
 800837e:	60a3      	str	r3, [r4, #8]
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	6022      	str	r2, [r4, #0]
 8008386:	701e      	strb	r6, [r3, #0]
 8008388:	6962      	ldr	r2, [r4, #20]
 800838a:	1c43      	adds	r3, r0, #1
 800838c:	429a      	cmp	r2, r3
 800838e:	d004      	beq.n	800839a <__swbuf_r+0x5a>
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	07db      	lsls	r3, r3, #31
 8008394:	d506      	bpl.n	80083a4 <__swbuf_r+0x64>
 8008396:	2e0a      	cmp	r6, #10
 8008398:	d104      	bne.n	80083a4 <__swbuf_r+0x64>
 800839a:	4621      	mov	r1, r4
 800839c:	4628      	mov	r0, r5
 800839e:	f7ff ffa7 	bl	80082f0 <_fflush_r>
 80083a2:	b938      	cbnz	r0, 80083b4 <__swbuf_r+0x74>
 80083a4:	4638      	mov	r0, r7
 80083a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083a8:	4621      	mov	r1, r4
 80083aa:	4628      	mov	r0, r5
 80083ac:	f000 f806 	bl	80083bc <__swsetup_r>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d0d5      	beq.n	8008360 <__swbuf_r+0x20>
 80083b4:	f04f 37ff 	mov.w	r7, #4294967295
 80083b8:	e7f4      	b.n	80083a4 <__swbuf_r+0x64>
	...

080083bc <__swsetup_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	4b2a      	ldr	r3, [pc, #168]	; (8008468 <__swsetup_r+0xac>)
 80083c0:	4605      	mov	r5, r0
 80083c2:	6818      	ldr	r0, [r3, #0]
 80083c4:	460c      	mov	r4, r1
 80083c6:	b118      	cbz	r0, 80083d0 <__swsetup_r+0x14>
 80083c8:	6a03      	ldr	r3, [r0, #32]
 80083ca:	b90b      	cbnz	r3, 80083d0 <__swsetup_r+0x14>
 80083cc:	f7fe f9b4 	bl	8006738 <__sinit>
 80083d0:	89a3      	ldrh	r3, [r4, #12]
 80083d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083d6:	0718      	lsls	r0, r3, #28
 80083d8:	d422      	bmi.n	8008420 <__swsetup_r+0x64>
 80083da:	06d9      	lsls	r1, r3, #27
 80083dc:	d407      	bmi.n	80083ee <__swsetup_r+0x32>
 80083de:	2309      	movs	r3, #9
 80083e0:	602b      	str	r3, [r5, #0]
 80083e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083e6:	81a3      	strh	r3, [r4, #12]
 80083e8:	f04f 30ff 	mov.w	r0, #4294967295
 80083ec:	e034      	b.n	8008458 <__swsetup_r+0x9c>
 80083ee:	0758      	lsls	r0, r3, #29
 80083f0:	d512      	bpl.n	8008418 <__swsetup_r+0x5c>
 80083f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083f4:	b141      	cbz	r1, 8008408 <__swsetup_r+0x4c>
 80083f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083fa:	4299      	cmp	r1, r3
 80083fc:	d002      	beq.n	8008404 <__swsetup_r+0x48>
 80083fe:	4628      	mov	r0, r5
 8008400:	f7ff f930 	bl	8007664 <_free_r>
 8008404:	2300      	movs	r3, #0
 8008406:	6363      	str	r3, [r4, #52]	; 0x34
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	2300      	movs	r3, #0
 8008412:	6063      	str	r3, [r4, #4]
 8008414:	6923      	ldr	r3, [r4, #16]
 8008416:	6023      	str	r3, [r4, #0]
 8008418:	89a3      	ldrh	r3, [r4, #12]
 800841a:	f043 0308 	orr.w	r3, r3, #8
 800841e:	81a3      	strh	r3, [r4, #12]
 8008420:	6923      	ldr	r3, [r4, #16]
 8008422:	b94b      	cbnz	r3, 8008438 <__swsetup_r+0x7c>
 8008424:	89a3      	ldrh	r3, [r4, #12]
 8008426:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800842a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800842e:	d003      	beq.n	8008438 <__swsetup_r+0x7c>
 8008430:	4621      	mov	r1, r4
 8008432:	4628      	mov	r0, r5
 8008434:	f000 f8b6 	bl	80085a4 <__smakebuf_r>
 8008438:	89a0      	ldrh	r0, [r4, #12]
 800843a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800843e:	f010 0301 	ands.w	r3, r0, #1
 8008442:	d00a      	beq.n	800845a <__swsetup_r+0x9e>
 8008444:	2300      	movs	r3, #0
 8008446:	60a3      	str	r3, [r4, #8]
 8008448:	6963      	ldr	r3, [r4, #20]
 800844a:	425b      	negs	r3, r3
 800844c:	61a3      	str	r3, [r4, #24]
 800844e:	6923      	ldr	r3, [r4, #16]
 8008450:	b943      	cbnz	r3, 8008464 <__swsetup_r+0xa8>
 8008452:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008456:	d1c4      	bne.n	80083e2 <__swsetup_r+0x26>
 8008458:	bd38      	pop	{r3, r4, r5, pc}
 800845a:	0781      	lsls	r1, r0, #30
 800845c:	bf58      	it	pl
 800845e:	6963      	ldrpl	r3, [r4, #20]
 8008460:	60a3      	str	r3, [r4, #8]
 8008462:	e7f4      	b.n	800844e <__swsetup_r+0x92>
 8008464:	2000      	movs	r0, #0
 8008466:	e7f7      	b.n	8008458 <__swsetup_r+0x9c>
 8008468:	200000c4 	.word	0x200000c4

0800846c <_sbrk_r>:
 800846c:	b538      	push	{r3, r4, r5, lr}
 800846e:	4d06      	ldr	r5, [pc, #24]	; (8008488 <_sbrk_r+0x1c>)
 8008470:	2300      	movs	r3, #0
 8008472:	4604      	mov	r4, r0
 8008474:	4608      	mov	r0, r1
 8008476:	602b      	str	r3, [r5, #0]
 8008478:	f7f8 fe66 	bl	8001148 <_sbrk>
 800847c:	1c43      	adds	r3, r0, #1
 800847e:	d102      	bne.n	8008486 <_sbrk_r+0x1a>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	b103      	cbz	r3, 8008486 <_sbrk_r+0x1a>
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	bd38      	pop	{r3, r4, r5, pc}
 8008488:	20004d68 	.word	0x20004d68

0800848c <__assert_func>:
 800848c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800848e:	4614      	mov	r4, r2
 8008490:	461a      	mov	r2, r3
 8008492:	4b09      	ldr	r3, [pc, #36]	; (80084b8 <__assert_func+0x2c>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4605      	mov	r5, r0
 8008498:	68d8      	ldr	r0, [r3, #12]
 800849a:	b14c      	cbz	r4, 80084b0 <__assert_func+0x24>
 800849c:	4b07      	ldr	r3, [pc, #28]	; (80084bc <__assert_func+0x30>)
 800849e:	9100      	str	r1, [sp, #0]
 80084a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084a4:	4906      	ldr	r1, [pc, #24]	; (80084c0 <__assert_func+0x34>)
 80084a6:	462b      	mov	r3, r5
 80084a8:	f000 f844 	bl	8008534 <fiprintf>
 80084ac:	f000 f8d8 	bl	8008660 <abort>
 80084b0:	4b04      	ldr	r3, [pc, #16]	; (80084c4 <__assert_func+0x38>)
 80084b2:	461c      	mov	r4, r3
 80084b4:	e7f3      	b.n	800849e <__assert_func+0x12>
 80084b6:	bf00      	nop
 80084b8:	200000c4 	.word	0x200000c4
 80084bc:	080089cf 	.word	0x080089cf
 80084c0:	080089dc 	.word	0x080089dc
 80084c4:	08008a0a 	.word	0x08008a0a

080084c8 <_calloc_r>:
 80084c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084ca:	fba1 2402 	umull	r2, r4, r1, r2
 80084ce:	b94c      	cbnz	r4, 80084e4 <_calloc_r+0x1c>
 80084d0:	4611      	mov	r1, r2
 80084d2:	9201      	str	r2, [sp, #4]
 80084d4:	f7ff f93a 	bl	800774c <_malloc_r>
 80084d8:	9a01      	ldr	r2, [sp, #4]
 80084da:	4605      	mov	r5, r0
 80084dc:	b930      	cbnz	r0, 80084ec <_calloc_r+0x24>
 80084de:	4628      	mov	r0, r5
 80084e0:	b003      	add	sp, #12
 80084e2:	bd30      	pop	{r4, r5, pc}
 80084e4:	220c      	movs	r2, #12
 80084e6:	6002      	str	r2, [r0, #0]
 80084e8:	2500      	movs	r5, #0
 80084ea:	e7f8      	b.n	80084de <_calloc_r+0x16>
 80084ec:	4621      	mov	r1, r4
 80084ee:	f7fe f9ae 	bl	800684e <memset>
 80084f2:	e7f4      	b.n	80084de <_calloc_r+0x16>

080084f4 <__ascii_mbtowc>:
 80084f4:	b082      	sub	sp, #8
 80084f6:	b901      	cbnz	r1, 80084fa <__ascii_mbtowc+0x6>
 80084f8:	a901      	add	r1, sp, #4
 80084fa:	b142      	cbz	r2, 800850e <__ascii_mbtowc+0x1a>
 80084fc:	b14b      	cbz	r3, 8008512 <__ascii_mbtowc+0x1e>
 80084fe:	7813      	ldrb	r3, [r2, #0]
 8008500:	600b      	str	r3, [r1, #0]
 8008502:	7812      	ldrb	r2, [r2, #0]
 8008504:	1e10      	subs	r0, r2, #0
 8008506:	bf18      	it	ne
 8008508:	2001      	movne	r0, #1
 800850a:	b002      	add	sp, #8
 800850c:	4770      	bx	lr
 800850e:	4610      	mov	r0, r2
 8008510:	e7fb      	b.n	800850a <__ascii_mbtowc+0x16>
 8008512:	f06f 0001 	mvn.w	r0, #1
 8008516:	e7f8      	b.n	800850a <__ascii_mbtowc+0x16>

08008518 <__ascii_wctomb>:
 8008518:	b149      	cbz	r1, 800852e <__ascii_wctomb+0x16>
 800851a:	2aff      	cmp	r2, #255	; 0xff
 800851c:	bf85      	ittet	hi
 800851e:	238a      	movhi	r3, #138	; 0x8a
 8008520:	6003      	strhi	r3, [r0, #0]
 8008522:	700a      	strbls	r2, [r1, #0]
 8008524:	f04f 30ff 	movhi.w	r0, #4294967295
 8008528:	bf98      	it	ls
 800852a:	2001      	movls	r0, #1
 800852c:	4770      	bx	lr
 800852e:	4608      	mov	r0, r1
 8008530:	4770      	bx	lr
	...

08008534 <fiprintf>:
 8008534:	b40e      	push	{r1, r2, r3}
 8008536:	b503      	push	{r0, r1, lr}
 8008538:	4601      	mov	r1, r0
 800853a:	ab03      	add	r3, sp, #12
 800853c:	4805      	ldr	r0, [pc, #20]	; (8008554 <fiprintf+0x20>)
 800853e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008542:	6800      	ldr	r0, [r0, #0]
 8008544:	9301      	str	r3, [sp, #4]
 8008546:	f7ff fd33 	bl	8007fb0 <_vfiprintf_r>
 800854a:	b002      	add	sp, #8
 800854c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008550:	b003      	add	sp, #12
 8008552:	4770      	bx	lr
 8008554:	200000c4 	.word	0x200000c4

08008558 <__swhatbuf_r>:
 8008558:	b570      	push	{r4, r5, r6, lr}
 800855a:	460c      	mov	r4, r1
 800855c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008560:	2900      	cmp	r1, #0
 8008562:	b096      	sub	sp, #88	; 0x58
 8008564:	4615      	mov	r5, r2
 8008566:	461e      	mov	r6, r3
 8008568:	da0d      	bge.n	8008586 <__swhatbuf_r+0x2e>
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008570:	f04f 0100 	mov.w	r1, #0
 8008574:	bf0c      	ite	eq
 8008576:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800857a:	2340      	movne	r3, #64	; 0x40
 800857c:	2000      	movs	r0, #0
 800857e:	6031      	str	r1, [r6, #0]
 8008580:	602b      	str	r3, [r5, #0]
 8008582:	b016      	add	sp, #88	; 0x58
 8008584:	bd70      	pop	{r4, r5, r6, pc}
 8008586:	466a      	mov	r2, sp
 8008588:	f000 f848 	bl	800861c <_fstat_r>
 800858c:	2800      	cmp	r0, #0
 800858e:	dbec      	blt.n	800856a <__swhatbuf_r+0x12>
 8008590:	9901      	ldr	r1, [sp, #4]
 8008592:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008596:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800859a:	4259      	negs	r1, r3
 800859c:	4159      	adcs	r1, r3
 800859e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085a2:	e7eb      	b.n	800857c <__swhatbuf_r+0x24>

080085a4 <__smakebuf_r>:
 80085a4:	898b      	ldrh	r3, [r1, #12]
 80085a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80085a8:	079d      	lsls	r5, r3, #30
 80085aa:	4606      	mov	r6, r0
 80085ac:	460c      	mov	r4, r1
 80085ae:	d507      	bpl.n	80085c0 <__smakebuf_r+0x1c>
 80085b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	6123      	str	r3, [r4, #16]
 80085b8:	2301      	movs	r3, #1
 80085ba:	6163      	str	r3, [r4, #20]
 80085bc:	b002      	add	sp, #8
 80085be:	bd70      	pop	{r4, r5, r6, pc}
 80085c0:	ab01      	add	r3, sp, #4
 80085c2:	466a      	mov	r2, sp
 80085c4:	f7ff ffc8 	bl	8008558 <__swhatbuf_r>
 80085c8:	9900      	ldr	r1, [sp, #0]
 80085ca:	4605      	mov	r5, r0
 80085cc:	4630      	mov	r0, r6
 80085ce:	f7ff f8bd 	bl	800774c <_malloc_r>
 80085d2:	b948      	cbnz	r0, 80085e8 <__smakebuf_r+0x44>
 80085d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d8:	059a      	lsls	r2, r3, #22
 80085da:	d4ef      	bmi.n	80085bc <__smakebuf_r+0x18>
 80085dc:	f023 0303 	bic.w	r3, r3, #3
 80085e0:	f043 0302 	orr.w	r3, r3, #2
 80085e4:	81a3      	strh	r3, [r4, #12]
 80085e6:	e7e3      	b.n	80085b0 <__smakebuf_r+0xc>
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	6020      	str	r0, [r4, #0]
 80085ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085f0:	81a3      	strh	r3, [r4, #12]
 80085f2:	9b00      	ldr	r3, [sp, #0]
 80085f4:	6163      	str	r3, [r4, #20]
 80085f6:	9b01      	ldr	r3, [sp, #4]
 80085f8:	6120      	str	r0, [r4, #16]
 80085fa:	b15b      	cbz	r3, 8008614 <__smakebuf_r+0x70>
 80085fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008600:	4630      	mov	r0, r6
 8008602:	f000 f81d 	bl	8008640 <_isatty_r>
 8008606:	b128      	cbz	r0, 8008614 <__smakebuf_r+0x70>
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	f023 0303 	bic.w	r3, r3, #3
 800860e:	f043 0301 	orr.w	r3, r3, #1
 8008612:	81a3      	strh	r3, [r4, #12]
 8008614:	89a3      	ldrh	r3, [r4, #12]
 8008616:	431d      	orrs	r5, r3
 8008618:	81a5      	strh	r5, [r4, #12]
 800861a:	e7cf      	b.n	80085bc <__smakebuf_r+0x18>

0800861c <_fstat_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4d07      	ldr	r5, [pc, #28]	; (800863c <_fstat_r+0x20>)
 8008620:	2300      	movs	r3, #0
 8008622:	4604      	mov	r4, r0
 8008624:	4608      	mov	r0, r1
 8008626:	4611      	mov	r1, r2
 8008628:	602b      	str	r3, [r5, #0]
 800862a:	f7f8 fd64 	bl	80010f6 <_fstat>
 800862e:	1c43      	adds	r3, r0, #1
 8008630:	d102      	bne.n	8008638 <_fstat_r+0x1c>
 8008632:	682b      	ldr	r3, [r5, #0]
 8008634:	b103      	cbz	r3, 8008638 <_fstat_r+0x1c>
 8008636:	6023      	str	r3, [r4, #0]
 8008638:	bd38      	pop	{r3, r4, r5, pc}
 800863a:	bf00      	nop
 800863c:	20004d68 	.word	0x20004d68

08008640 <_isatty_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4d06      	ldr	r5, [pc, #24]	; (800865c <_isatty_r+0x1c>)
 8008644:	2300      	movs	r3, #0
 8008646:	4604      	mov	r4, r0
 8008648:	4608      	mov	r0, r1
 800864a:	602b      	str	r3, [r5, #0]
 800864c:	f7f8 fd63 	bl	8001116 <_isatty>
 8008650:	1c43      	adds	r3, r0, #1
 8008652:	d102      	bne.n	800865a <_isatty_r+0x1a>
 8008654:	682b      	ldr	r3, [r5, #0]
 8008656:	b103      	cbz	r3, 800865a <_isatty_r+0x1a>
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	20004d68 	.word	0x20004d68

08008660 <abort>:
 8008660:	b508      	push	{r3, lr}
 8008662:	2006      	movs	r0, #6
 8008664:	f000 f82c 	bl	80086c0 <raise>
 8008668:	2001      	movs	r0, #1
 800866a:	f7f8 fcf5 	bl	8001058 <_exit>

0800866e <_raise_r>:
 800866e:	291f      	cmp	r1, #31
 8008670:	b538      	push	{r3, r4, r5, lr}
 8008672:	4604      	mov	r4, r0
 8008674:	460d      	mov	r5, r1
 8008676:	d904      	bls.n	8008682 <_raise_r+0x14>
 8008678:	2316      	movs	r3, #22
 800867a:	6003      	str	r3, [r0, #0]
 800867c:	f04f 30ff 	mov.w	r0, #4294967295
 8008680:	bd38      	pop	{r3, r4, r5, pc}
 8008682:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008684:	b112      	cbz	r2, 800868c <_raise_r+0x1e>
 8008686:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800868a:	b94b      	cbnz	r3, 80086a0 <_raise_r+0x32>
 800868c:	4620      	mov	r0, r4
 800868e:	f000 f831 	bl	80086f4 <_getpid_r>
 8008692:	462a      	mov	r2, r5
 8008694:	4601      	mov	r1, r0
 8008696:	4620      	mov	r0, r4
 8008698:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800869c:	f000 b818 	b.w	80086d0 <_kill_r>
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d00a      	beq.n	80086ba <_raise_r+0x4c>
 80086a4:	1c59      	adds	r1, r3, #1
 80086a6:	d103      	bne.n	80086b0 <_raise_r+0x42>
 80086a8:	2316      	movs	r3, #22
 80086aa:	6003      	str	r3, [r0, #0]
 80086ac:	2001      	movs	r0, #1
 80086ae:	e7e7      	b.n	8008680 <_raise_r+0x12>
 80086b0:	2400      	movs	r4, #0
 80086b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80086b6:	4628      	mov	r0, r5
 80086b8:	4798      	blx	r3
 80086ba:	2000      	movs	r0, #0
 80086bc:	e7e0      	b.n	8008680 <_raise_r+0x12>
	...

080086c0 <raise>:
 80086c0:	4b02      	ldr	r3, [pc, #8]	; (80086cc <raise+0xc>)
 80086c2:	4601      	mov	r1, r0
 80086c4:	6818      	ldr	r0, [r3, #0]
 80086c6:	f7ff bfd2 	b.w	800866e <_raise_r>
 80086ca:	bf00      	nop
 80086cc:	200000c4 	.word	0x200000c4

080086d0 <_kill_r>:
 80086d0:	b538      	push	{r3, r4, r5, lr}
 80086d2:	4d07      	ldr	r5, [pc, #28]	; (80086f0 <_kill_r+0x20>)
 80086d4:	2300      	movs	r3, #0
 80086d6:	4604      	mov	r4, r0
 80086d8:	4608      	mov	r0, r1
 80086da:	4611      	mov	r1, r2
 80086dc:	602b      	str	r3, [r5, #0]
 80086de:	f7f8 fcab 	bl	8001038 <_kill>
 80086e2:	1c43      	adds	r3, r0, #1
 80086e4:	d102      	bne.n	80086ec <_kill_r+0x1c>
 80086e6:	682b      	ldr	r3, [r5, #0]
 80086e8:	b103      	cbz	r3, 80086ec <_kill_r+0x1c>
 80086ea:	6023      	str	r3, [r4, #0]
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
 80086ee:	bf00      	nop
 80086f0:	20004d68 	.word	0x20004d68

080086f4 <_getpid_r>:
 80086f4:	f7f8 bc98 	b.w	8001028 <_getpid>

080086f8 <_init>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	bf00      	nop
 80086fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fe:	bc08      	pop	{r3}
 8008700:	469e      	mov	lr, r3
 8008702:	4770      	bx	lr

08008704 <_fini>:
 8008704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008706:	bf00      	nop
 8008708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800870a:	bc08      	pop	{r3}
 800870c:	469e      	mov	lr, r3
 800870e:	4770      	bx	lr
