#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000246b92fbc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000246b93945d0_0 .net "PC", 31 0, L_00000246b9421960;  1 drivers
v00000246b9393450_0 .net "cycles_consumed", 31 0, v00000246b93943f0_0;  1 drivers
v00000246b9392ff0_0 .var "input_clk", 0 0;
v00000246b9393090_0 .var "rst", 0 0;
S_00000246b9109fd0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000246b92fbc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000246b92dfc00 .functor NOR 1, v00000246b9392ff0_0, v00000246b93835a0_0, C4<0>, C4<0>;
L_00000246b92e0ed0 .functor AND 1, v00000246b9363690_0, v00000246b93634b0_0, C4<1>, C4<1>;
L_00000246b92e0300 .functor AND 1, L_00000246b92e0ed0, L_00000246b9392b90, C4<1>, C4<1>;
L_00000246b92e0f40 .functor AND 1, v00000246b9351330_0, v00000246b9351970_0, C4<1>, C4<1>;
L_00000246b92dfce0 .functor AND 1, L_00000246b92e0f40, L_00000246b9392c30, C4<1>, C4<1>;
L_00000246b92e1020 .functor AND 1, v00000246b9382a60_0, v00000246b9383500_0, C4<1>, C4<1>;
L_00000246b92dfe30 .functor AND 1, L_00000246b92e1020, L_00000246b9392cd0, C4<1>, C4<1>;
L_00000246b92e1330 .functor AND 1, v00000246b9363690_0, v00000246b93634b0_0, C4<1>, C4<1>;
L_00000246b92e1480 .functor AND 1, L_00000246b92e1330, L_00000246b93934f0, C4<1>, C4<1>;
L_00000246b92dfd50 .functor AND 1, v00000246b9351330_0, v00000246b9351970_0, C4<1>, C4<1>;
L_00000246b92dfdc0 .functor AND 1, L_00000246b92dfd50, L_00000246b9393590, C4<1>, C4<1>;
L_00000246b92dfea0 .functor AND 1, v00000246b9382a60_0, v00000246b9383500_0, C4<1>, C4<1>;
L_00000246b92dfff0 .functor AND 1, L_00000246b92dfea0, L_00000246b9393630, C4<1>, C4<1>;
L_00000246b9398ef0 .functor NOT 1, L_00000246b92dfc00, C4<0>, C4<0>, C4<0>;
L_00000246b9398cc0 .functor NOT 1, L_00000246b92dfc00, C4<0>, C4<0>, C4<0>;
L_00000246b93a3c30 .functor NOT 1, L_00000246b92dfc00, C4<0>, C4<0>, C4<0>;
L_00000246b93a4aa0 .functor NOT 1, L_00000246b92dfc00, C4<0>, C4<0>, C4<0>;
L_00000246b93a4b80 .functor NOT 1, L_00000246b92dfc00, C4<0>, C4<0>, C4<0>;
L_00000246b9421960 .functor BUFZ 32, v00000246b9386e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b9382560_0 .net "EX1_ALU_OPER1", 31 0, L_00000246b939a0e0;  1 drivers
v00000246b9384220_0 .net "EX1_ALU_OPER2", 31 0, L_00000246b93a3b50;  1 drivers
v00000246b93821a0_0 .net "EX1_PC", 31 0, v00000246b93617f0_0;  1 drivers
v00000246b9381e80_0 .net "EX1_PFC", 31 0, v00000246b9362a10_0;  1 drivers
v00000246b9381f20_0 .net "EX1_PFC_to_IF", 31 0, L_00000246b9390bb0;  1 drivers
v00000246b9381fc0_0 .net "EX1_forward_to_B", 31 0, v00000246b9360d50_0;  1 drivers
v00000246b9382240_0 .net "EX1_is_beq", 0 0, v00000246b9361f70_0;  1 drivers
v00000246b93826a0_0 .net "EX1_is_bne", 0 0, v00000246b9360fd0_0;  1 drivers
v00000246b9386d40_0 .net "EX1_is_jal", 0 0, v00000246b93619d0_0;  1 drivers
v00000246b9385260_0 .net "EX1_is_jr", 0 0, v00000246b9363190_0;  1 drivers
v00000246b93849a0_0 .net "EX1_is_oper2_immed", 0 0, v00000246b9362bf0_0;  1 drivers
v00000246b9386020_0 .net "EX1_memread", 0 0, v00000246b9361a70_0;  1 drivers
v00000246b93853a0_0 .net "EX1_memwrite", 0 0, v00000246b9362150_0;  1 drivers
v00000246b9386ac0_0 .net "EX1_opcode", 11 0, v00000246b9361430_0;  1 drivers
v00000246b9386c00_0 .net "EX1_predicted", 0 0, v00000246b93621f0_0;  1 drivers
v00000246b9386b60_0 .net "EX1_rd_ind", 4 0, v00000246b9362830_0;  1 drivers
v00000246b93865c0_0 .net "EX1_rd_indzero", 0 0, v00000246b9361b10_0;  1 drivers
v00000246b9385940_0 .net "EX1_regwrite", 0 0, v00000246b9361bb0_0;  1 drivers
v00000246b9385da0_0 .net "EX1_rs1", 31 0, v00000246b9362ab0_0;  1 drivers
v00000246b93860c0_0 .net "EX1_rs1_ind", 4 0, v00000246b9362290_0;  1 drivers
v00000246b93867a0_0 .net "EX1_rs2", 31 0, v00000246b9362330_0;  1 drivers
v00000246b93845e0_0 .net "EX1_rs2_ind", 4 0, v00000246b9362e70_0;  1 drivers
v00000246b9384720_0 .net "EX1_rs2_out", 31 0, L_00000246b93a4480;  1 drivers
v00000246b9384680_0 .net "EX2_ALU_OPER1", 31 0, v00000246b9364770_0;  1 drivers
v00000246b9385080_0 .net "EX2_ALU_OPER2", 31 0, v00000246b9363af0_0;  1 drivers
v00000246b9385120_0 .net "EX2_ALU_OUT", 31 0, L_00000246b9391f10;  1 drivers
v00000246b9386520_0 .net "EX2_PC", 31 0, v00000246b93641d0_0;  1 drivers
v00000246b93847c0_0 .net "EX2_PFC_to_IF", 31 0, v00000246b9363870_0;  1 drivers
v00000246b9385e40_0 .net "EX2_forward_to_B", 31 0, v00000246b9364810_0;  1 drivers
v00000246b93851c0_0 .net "EX2_is_beq", 0 0, v00000246b93648b0_0;  1 drivers
v00000246b9385800_0 .net "EX2_is_bne", 0 0, v00000246b9364310_0;  1 drivers
v00000246b93859e0_0 .net "EX2_is_jal", 0 0, v00000246b9363eb0_0;  1 drivers
v00000246b9384ae0_0 .net "EX2_is_jr", 0 0, v00000246b9364950_0;  1 drivers
v00000246b9386660_0 .net "EX2_is_oper2_immed", 0 0, v00000246b9363730_0;  1 drivers
v00000246b9384b80_0 .net "EX2_memread", 0 0, v00000246b93649f0_0;  1 drivers
v00000246b9384860_0 .net "EX2_memwrite", 0 0, v00000246b9364a90_0;  1 drivers
v00000246b9386ca0_0 .net "EX2_opcode", 11 0, v00000246b93635f0_0;  1 drivers
v00000246b9385300_0 .net "EX2_predicted", 0 0, v00000246b9363410_0;  1 drivers
v00000246b9384a40_0 .net "EX2_rd_ind", 4 0, v00000246b9363b90_0;  1 drivers
v00000246b9384900_0 .net "EX2_rd_indzero", 0 0, v00000246b93634b0_0;  1 drivers
v00000246b9385ee0_0 .net "EX2_regwrite", 0 0, v00000246b9363690_0;  1 drivers
v00000246b9385440_0 .net "EX2_rs1", 31 0, v00000246b93637d0_0;  1 drivers
v00000246b9384c20_0 .net "EX2_rs1_ind", 4 0, v00000246b9363910_0;  1 drivers
v00000246b9386200_0 .net "EX2_rs2_ind", 4 0, v00000246b93639b0_0;  1 drivers
v00000246b9385a80_0 .net "EX2_rs2_out", 31 0, v00000246b9363a50_0;  1 drivers
v00000246b93854e0_0 .net "ID_INST", 31 0, v00000246b93686d0_0;  1 drivers
v00000246b9386160_0 .net "ID_PC", 31 0, v00000246b9368770_0;  1 drivers
v00000246b9384cc0_0 .net "ID_PFC_to_EX", 31 0, L_00000246b9396dd0;  1 drivers
v00000246b9384f40_0 .net "ID_PFC_to_IF", 31 0, L_00000246b9397550;  1 drivers
v00000246b9386480_0 .net "ID_forward_to_B", 31 0, L_00000246b9396ab0;  1 drivers
v00000246b9386840_0 .net "ID_is_beq", 0 0, L_00000246b9397af0;  1 drivers
v00000246b93856c0_0 .net "ID_is_bne", 0 0, L_00000246b9395430;  1 drivers
v00000246b9385b20_0 .net "ID_is_j", 0 0, L_00000246b9397b90;  1 drivers
v00000246b9385f80_0 .net "ID_is_jal", 0 0, L_00000246b9397ff0;  1 drivers
v00000246b9385580_0 .net "ID_is_jr", 0 0, L_00000246b9395570;  1 drivers
v00000246b9385760_0 .net "ID_is_oper2_immed", 0 0, L_00000246b9399ac0;  1 drivers
v00000246b9384d60_0 .net "ID_memread", 0 0, L_00000246b9397cd0;  1 drivers
v00000246b93862a0_0 .net "ID_memwrite", 0 0, L_00000246b93981d0;  1 drivers
v00000246b9384e00_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  1 drivers
v00000246b9385620_0 .net "ID_predicted", 0 0, v00000246b936b470_0;  1 drivers
v00000246b9386340_0 .net "ID_rd_ind", 4 0, v00000246b93876a0_0;  1 drivers
v00000246b9386700_0 .net "ID_regwrite", 0 0, L_00000246b9398130;  1 drivers
v00000246b9384ea0_0 .net "ID_rs1", 31 0, v00000246b936f2f0_0;  1 drivers
v00000246b93868e0_0 .net "ID_rs1_ind", 4 0, v00000246b9387740_0;  1 drivers
v00000246b9386a20_0 .net "ID_rs2", 31 0, v00000246b936f390_0;  1 drivers
v00000246b93858a0_0 .net "ID_rs2_ind", 4 0, v00000246b9387060_0;  1 drivers
v00000246b9384fe0_0 .net "IF_INST", 31 0, L_00000246b9398b70;  1 drivers
v00000246b9385bc0_0 .net "IF_pc", 31 0, v00000246b9386e80_0;  1 drivers
v00000246b9385c60_0 .net "MEM_ALU_OUT", 31 0, v00000246b9352ff0_0;  1 drivers
v00000246b9386980_0 .net "MEM_Data_mem_out", 31 0, v00000246b93844a0_0;  1 drivers
v00000246b9385d00_0 .net "MEM_memread", 0 0, v00000246b9351830_0;  1 drivers
v00000246b93863e0_0 .net "MEM_memwrite", 0 0, v00000246b9351fb0_0;  1 drivers
v00000246b9393a90_0 .net "MEM_opcode", 11 0, v00000246b9351650_0;  1 drivers
v00000246b9394710_0 .net "MEM_rd_ind", 4 0, v00000246b9352190_0;  1 drivers
v00000246b9392e10_0 .net "MEM_rd_indzero", 0 0, v00000246b9351970_0;  1 drivers
v00000246b9394c10_0 .net "MEM_regwrite", 0 0, v00000246b9351330_0;  1 drivers
v00000246b93947b0_0 .net "MEM_rs2", 31 0, v00000246b9351290_0;  1 drivers
v00000246b9393950_0 .net "PC", 31 0, L_00000246b9421960;  alias, 1 drivers
v00000246b9394850_0 .net "STALL_ID1_FLUSH", 0 0, v00000246b936b8d0_0;  1 drivers
v00000246b9393f90_0 .net "STALL_ID2_FLUSH", 0 0, v00000246b936a070_0;  1 drivers
v00000246b9393ef0_0 .net "STALL_IF_FLUSH", 0 0, v00000246b936e530_0;  1 drivers
v00000246b9394b70_0 .net "WB_ALU_OUT", 31 0, v00000246b9382060_0;  1 drivers
v00000246b93948f0_0 .net "WB_Data_mem_out", 31 0, v00000246b9383e60_0;  1 drivers
v00000246b93931d0_0 .net "WB_memread", 0 0, v00000246b9383dc0_0;  1 drivers
v00000246b9393c70_0 .net "WB_rd_ind", 4 0, v00000246b9382600_0;  1 drivers
v00000246b93933b0_0 .net "WB_rd_indzero", 0 0, v00000246b9383500_0;  1 drivers
v00000246b9393270_0 .net "WB_regwrite", 0 0, v00000246b9382a60_0;  1 drivers
v00000246b9394990_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  1 drivers
v00000246b93936d0_0 .net *"_ivl_1", 0 0, L_00000246b92e0ed0;  1 drivers
v00000246b9394a30_0 .net *"_ivl_13", 0 0, L_00000246b92e1020;  1 drivers
v00000246b93938b0_0 .net *"_ivl_14", 0 0, L_00000246b9392cd0;  1 drivers
v00000246b9394ad0_0 .net *"_ivl_19", 0 0, L_00000246b92e1330;  1 drivers
v00000246b9392f50_0 .net *"_ivl_2", 0 0, L_00000246b9392b90;  1 drivers
v00000246b9394530_0 .net *"_ivl_20", 0 0, L_00000246b93934f0;  1 drivers
v00000246b9393770_0 .net *"_ivl_25", 0 0, L_00000246b92dfd50;  1 drivers
v00000246b9393b30_0 .net *"_ivl_26", 0 0, L_00000246b9393590;  1 drivers
v00000246b9394cb0_0 .net *"_ivl_31", 0 0, L_00000246b92dfea0;  1 drivers
v00000246b9394d50_0 .net *"_ivl_32", 0 0, L_00000246b9393630;  1 drivers
v00000246b9394670_0 .net *"_ivl_40", 31 0, L_00000246b9397eb0;  1 drivers
L_00000246b93b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9394df0_0 .net *"_ivl_43", 26 0, L_00000246b93b0c58;  1 drivers
L_00000246b93b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b93939f0_0 .net/2u *"_ivl_44", 31 0, L_00000246b93b0ca0;  1 drivers
v00000246b93952f0_0 .net *"_ivl_52", 31 0, L_00000246b940d150;  1 drivers
L_00000246b93b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9394e90_0 .net *"_ivl_55", 26 0, L_00000246b93b0d30;  1 drivers
L_00000246b93b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9394f30_0 .net/2u *"_ivl_56", 31 0, L_00000246b93b0d78;  1 drivers
v00000246b9394350_0 .net *"_ivl_7", 0 0, L_00000246b92e0f40;  1 drivers
v00000246b9395250_0 .net *"_ivl_8", 0 0, L_00000246b9392c30;  1 drivers
v00000246b9393e50_0 .net "alu_selA", 1 0, L_00000246b9392d70;  1 drivers
v00000246b93942b0_0 .net "alu_selB", 1 0, L_00000246b9395bb0;  1 drivers
v00000246b9394030_0 .net "clk", 0 0, L_00000246b92dfc00;  1 drivers
v00000246b93943f0_0 .var "cycles_consumed", 31 0;
v00000246b9393810_0 .net "exhaz", 0 0, L_00000246b92dfce0;  1 drivers
v00000246b9394170_0 .net "exhaz2", 0 0, L_00000246b92dfdc0;  1 drivers
v00000246b9393db0_0 .net "hlt", 0 0, v00000246b93835a0_0;  1 drivers
v00000246b93940d0_0 .net "idhaz", 0 0, L_00000246b92e0300;  1 drivers
v00000246b9394fd0_0 .net "idhaz2", 0 0, L_00000246b92e1480;  1 drivers
v00000246b9395070_0 .net "if_id_write", 0 0, v00000246b936d810_0;  1 drivers
v00000246b9395110_0 .net "input_clk", 0 0, v00000246b9392ff0_0;  1 drivers
v00000246b9393bd0_0 .net "is_branch_and_taken", 0 0, L_00000246b9398b00;  1 drivers
v00000246b9393130_0 .net "memhaz", 0 0, L_00000246b92dfe30;  1 drivers
v00000246b93951b0_0 .net "memhaz2", 0 0, L_00000246b92dfff0;  1 drivers
v00000246b9393310_0 .net "pc_src", 2 0, L_00000246b93965b0;  1 drivers
v00000246b9393d10_0 .net "pc_write", 0 0, v00000246b936d450_0;  1 drivers
v00000246b9394210_0 .net "rst", 0 0, v00000246b9393090_0;  1 drivers
v00000246b9392eb0_0 .net "store_rs2_forward", 1 0, L_00000246b93968d0;  1 drivers
v00000246b9394490_0 .net "wdata_to_reg_file", 31 0, L_00000246b94228b0;  1 drivers
E_00000246b92d4e90/0 .event negedge, v00000246b936b330_0;
E_00000246b92d4e90/1 .event posedge, v00000246b93524b0_0;
E_00000246b92d4e90 .event/or E_00000246b92d4e90/0, E_00000246b92d4e90/1;
L_00000246b9392b90 .cmp/eq 5, v00000246b9363b90_0, v00000246b9362290_0;
L_00000246b9392c30 .cmp/eq 5, v00000246b9352190_0, v00000246b9362290_0;
L_00000246b9392cd0 .cmp/eq 5, v00000246b9382600_0, v00000246b9362290_0;
L_00000246b93934f0 .cmp/eq 5, v00000246b9363b90_0, v00000246b9362e70_0;
L_00000246b9393590 .cmp/eq 5, v00000246b9352190_0, v00000246b9362e70_0;
L_00000246b9393630 .cmp/eq 5, v00000246b9382600_0, v00000246b9362e70_0;
L_00000246b9397eb0 .concat [ 5 27 0 0], v00000246b93876a0_0, L_00000246b93b0c58;
L_00000246b9397d70 .cmp/ne 32, L_00000246b9397eb0, L_00000246b93b0ca0;
L_00000246b940d150 .concat [ 5 27 0 0], v00000246b9363b90_0, L_00000246b93b0d30;
L_00000246b940bd50 .cmp/ne 32, L_00000246b940d150, L_00000246b93b0d78;
S_00000246b91196f0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000246b92e1250 .functor NOT 1, L_00000246b92dfce0, C4<0>, C4<0>, C4<0>;
L_00000246b92e11e0 .functor AND 1, L_00000246b92dfe30, L_00000246b92e1250, C4<1>, C4<1>;
L_00000246b92e12c0 .functor OR 1, L_00000246b92e0300, L_00000246b92e11e0, C4<0>, C4<0>;
L_00000246b92dfc70 .functor OR 1, L_00000246b92e0300, L_00000246b92dfce0, C4<0>, C4<0>;
v00000246b92fac70_0 .net *"_ivl_12", 0 0, L_00000246b92dfc70;  1 drivers
v00000246b92fb490_0 .net *"_ivl_2", 0 0, L_00000246b92e1250;  1 drivers
v00000246b92fad10_0 .net *"_ivl_5", 0 0, L_00000246b92e11e0;  1 drivers
v00000246b92f9af0_0 .net *"_ivl_7", 0 0, L_00000246b92e12c0;  1 drivers
v00000246b92fb850_0 .net "alu_selA", 1 0, L_00000246b9392d70;  alias, 1 drivers
v00000246b92f9cd0_0 .net "exhaz", 0 0, L_00000246b92dfce0;  alias, 1 drivers
v00000246b92fb170_0 .net "idhaz", 0 0, L_00000246b92e0300;  alias, 1 drivers
v00000246b92fb670_0 .net "memhaz", 0 0, L_00000246b92dfe30;  alias, 1 drivers
L_00000246b9392d70 .concat8 [ 1 1 0 0], L_00000246b92e12c0, L_00000246b92dfc70;
S_00000246b90d6040 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000246b92dff80 .functor NOT 1, L_00000246b92dfdc0, C4<0>, C4<0>, C4<0>;
L_00000246b92e0140 .functor AND 1, L_00000246b92dfff0, L_00000246b92dff80, C4<1>, C4<1>;
L_00000246b92e0370 .functor OR 1, L_00000246b92e1480, L_00000246b92e0140, C4<0>, C4<0>;
L_00000246b92e03e0 .functor NOT 1, v00000246b9362bf0_0, C4<0>, C4<0>, C4<0>;
L_00000246b92e0450 .functor AND 1, L_00000246b92e0370, L_00000246b92e03e0, C4<1>, C4<1>;
L_00000246b92e0680 .functor OR 1, L_00000246b92e1480, L_00000246b92dfdc0, C4<0>, C4<0>;
L_00000246b92e1560 .functor NOT 1, v00000246b9362bf0_0, C4<0>, C4<0>, C4<0>;
L_00000246b92e1870 .functor AND 1, L_00000246b92e0680, L_00000246b92e1560, C4<1>, C4<1>;
v00000246b92fa310_0 .net "EX1_is_oper2_immed", 0 0, v00000246b9362bf0_0;  alias, 1 drivers
v00000246b92fadb0_0 .net *"_ivl_11", 0 0, L_00000246b92e0450;  1 drivers
v00000246b92faef0_0 .net *"_ivl_16", 0 0, L_00000246b92e0680;  1 drivers
v00000246b92fa4f0_0 .net *"_ivl_17", 0 0, L_00000246b92e1560;  1 drivers
v00000246b92fb7b0_0 .net *"_ivl_2", 0 0, L_00000246b92dff80;  1 drivers
v00000246b92faf90_0 .net *"_ivl_20", 0 0, L_00000246b92e1870;  1 drivers
v00000246b92fb030_0 .net *"_ivl_5", 0 0, L_00000246b92e0140;  1 drivers
v00000246b92f9f50_0 .net *"_ivl_7", 0 0, L_00000246b92e0370;  1 drivers
v00000246b92f99b0_0 .net *"_ivl_8", 0 0, L_00000246b92e03e0;  1 drivers
v00000246b92fa590_0 .net "alu_selB", 1 0, L_00000246b9395bb0;  alias, 1 drivers
v00000246b92f9a50_0 .net "exhaz", 0 0, L_00000246b92dfdc0;  alias, 1 drivers
v00000246b92f9b90_0 .net "idhaz", 0 0, L_00000246b92e1480;  alias, 1 drivers
v00000246b92f9e10_0 .net "memhaz", 0 0, L_00000246b92dfff0;  alias, 1 drivers
L_00000246b9395bb0 .concat8 [ 1 1 0 0], L_00000246b92e0450, L_00000246b92e1870;
S_00000246b90d61d0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000246b92e15d0 .functor NOT 1, L_00000246b92dfdc0, C4<0>, C4<0>, C4<0>;
L_00000246b92e1720 .functor AND 1, L_00000246b92dfff0, L_00000246b92e15d0, C4<1>, C4<1>;
L_00000246b92e1640 .functor OR 1, L_00000246b92e1480, L_00000246b92e1720, C4<0>, C4<0>;
L_00000246b92e1790 .functor OR 1, L_00000246b92e1480, L_00000246b92dfdc0, C4<0>, C4<0>;
v00000246b92fa630_0 .net *"_ivl_12", 0 0, L_00000246b92e1790;  1 drivers
v00000246b92f9ff0_0 .net *"_ivl_2", 0 0, L_00000246b92e15d0;  1 drivers
v00000246b92fa1d0_0 .net *"_ivl_5", 0 0, L_00000246b92e1720;  1 drivers
v00000246b92fa270_0 .net *"_ivl_7", 0 0, L_00000246b92e1640;  1 drivers
v00000246b92fa6d0_0 .net "exhaz", 0 0, L_00000246b92dfdc0;  alias, 1 drivers
v00000246b92fa810_0 .net "idhaz", 0 0, L_00000246b92e1480;  alias, 1 drivers
v00000246b9278bf0_0 .net "memhaz", 0 0, L_00000246b92dfff0;  alias, 1 drivers
v00000246b9277610_0 .net "store_rs2_forward", 1 0, L_00000246b93968d0;  alias, 1 drivers
L_00000246b93968d0 .concat8 [ 1 1 0 0], L_00000246b92e1640, L_00000246b92e1790;
S_00000246b90a29c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000246b92772f0_0 .net "EX_ALU_OUT", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b9278470_0 .net "EX_memread", 0 0, v00000246b93649f0_0;  alias, 1 drivers
v00000246b925f800_0 .net "EX_memwrite", 0 0, v00000246b9364a90_0;  alias, 1 drivers
v00000246b925fe40_0 .net "EX_opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
v00000246b9352f50_0 .net "EX_rd_ind", 4 0, v00000246b9363b90_0;  alias, 1 drivers
v00000246b93510b0_0 .net "EX_rd_indzero", 0 0, L_00000246b940bd50;  1 drivers
v00000246b93515b0_0 .net "EX_regwrite", 0 0, v00000246b9363690_0;  alias, 1 drivers
v00000246b9351e70_0 .net "EX_rs2_out", 31 0, v00000246b9363a50_0;  alias, 1 drivers
v00000246b9352ff0_0 .var "MEM_ALU_OUT", 31 0;
v00000246b9351830_0 .var "MEM_memread", 0 0;
v00000246b9351fb0_0 .var "MEM_memwrite", 0 0;
v00000246b9351650_0 .var "MEM_opcode", 11 0;
v00000246b9352190_0 .var "MEM_rd_ind", 4 0;
v00000246b9351970_0 .var "MEM_rd_indzero", 0 0;
v00000246b9351330_0 .var "MEM_regwrite", 0 0;
v00000246b9351290_0 .var "MEM_rs2", 31 0;
v00000246b9352af0_0 .net "clk", 0 0, L_00000246b93a4aa0;  1 drivers
v00000246b93524b0_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d55d0 .event posedge, v00000246b93524b0_0, v00000246b9352af0_0;
S_00000246b90a2b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000246b90e14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b90e1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b90e1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b90e1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b90e15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b90e15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b90e1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b90e1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b90e16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b90e16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b90e1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b90e1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b90e1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b90e17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b90e17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b90e1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b90e1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b90e1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b90e18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b90e1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b90e1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b90e1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b90e19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b90e19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b90e1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000246b93a4a30 .functor XOR 1, L_00000246b93a3990, v00000246b9363410_0, C4<0>, C4<0>;
L_00000246b93a48e0 .functor NOT 1, L_00000246b93a4a30, C4<0>, C4<0>, C4<0>;
L_00000246b93a4b10 .functor OR 1, v00000246b9393090_0, L_00000246b93a48e0, C4<0>, C4<0>;
L_00000246b93a4870 .functor NOT 1, L_00000246b93a4b10, C4<0>, C4<0>, C4<0>;
v00000246b9355840_0 .net "ALU_OP", 3 0, v00000246b9355700_0;  1 drivers
v00000246b9357aa0_0 .net "BranchDecision", 0 0, L_00000246b93a3990;  1 drivers
v00000246b9357dc0_0 .net "CF", 0 0, v00000246b9355de0_0;  1 drivers
v00000246b9357d20_0 .net "EX_opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
v00000246b93576e0_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  alias, 1 drivers
v00000246b9357c80_0 .net "ZF", 0 0, L_00000246b93a3370;  1 drivers
L_00000246b93b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000246b9357a00_0 .net/2u *"_ivl_0", 31 0, L_00000246b93b0ce8;  1 drivers
v00000246b9357fa0_0 .net *"_ivl_11", 0 0, L_00000246b93a4b10;  1 drivers
v00000246b9358ae0_0 .net *"_ivl_2", 31 0, L_00000246b93910b0;  1 drivers
v00000246b9358cc0_0 .net *"_ivl_6", 0 0, L_00000246b93a4a30;  1 drivers
v00000246b93580e0_0 .net *"_ivl_8", 0 0, L_00000246b93a48e0;  1 drivers
v00000246b93587c0_0 .net "alu_out", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b9357640_0 .net "alu_outw", 31 0, v00000246b9356100_0;  1 drivers
v00000246b9358360_0 .net "is_beq", 0 0, v00000246b93648b0_0;  alias, 1 drivers
v00000246b9357e60_0 .net "is_bne", 0 0, v00000246b9364310_0;  alias, 1 drivers
v00000246b93582c0_0 .net "is_jal", 0 0, v00000246b9363eb0_0;  alias, 1 drivers
v00000246b9357b40_0 .net "oper1", 31 0, v00000246b9364770_0;  alias, 1 drivers
v00000246b9358540_0 .net "oper2", 31 0, v00000246b9363af0_0;  alias, 1 drivers
v00000246b93585e0_0 .net "pc", 31 0, v00000246b93641d0_0;  alias, 1 drivers
v00000246b9358400_0 .net "predicted", 0 0, v00000246b9363410_0;  alias, 1 drivers
v00000246b9358a40_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
L_00000246b93910b0 .arith/sum 32, v00000246b93641d0_0, L_00000246b93b0ce8;
L_00000246b9391f10 .functor MUXZ 32, v00000246b9356100_0, L_00000246b93910b0, v00000246b9363eb0_0, C4<>;
S_00000246b90f9b20 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000246b90a2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000246b93a30d0 .functor AND 1, v00000246b93648b0_0, L_00000246b93a3760, C4<1>, C4<1>;
L_00000246b93a33e0 .functor NOT 1, L_00000246b93a3760, C4<0>, C4<0>, C4<0>;
L_00000246b93a3610 .functor AND 1, v00000246b9364310_0, L_00000246b93a33e0, C4<1>, C4<1>;
L_00000246b93a3990 .functor OR 1, L_00000246b93a30d0, L_00000246b93a3610, C4<0>, C4<0>;
v00000246b9356d80_0 .net "BranchDecision", 0 0, L_00000246b93a3990;  alias, 1 drivers
v00000246b9356060_0 .net *"_ivl_2", 0 0, L_00000246b93a33e0;  1 drivers
v00000246b9355480_0 .net "is_beq", 0 0, v00000246b93648b0_0;  alias, 1 drivers
v00000246b9356ba0_0 .net "is_beq_taken", 0 0, L_00000246b93a30d0;  1 drivers
v00000246b9355660_0 .net "is_bne", 0 0, v00000246b9364310_0;  alias, 1 drivers
v00000246b9355d40_0 .net "is_bne_taken", 0 0, L_00000246b93a3610;  1 drivers
v00000246b9357140_0 .net "is_eq", 0 0, L_00000246b93a3760;  1 drivers
v00000246b9356920_0 .net "oper1", 31 0, v00000246b9364770_0;  alias, 1 drivers
v00000246b93569c0_0 .net "oper2", 31 0, v00000246b9363af0_0;  alias, 1 drivers
S_00000246b90f9cb0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000246b90f9b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000246b93a3680 .functor XOR 1, L_00000246b9391fb0, L_00000246b9391290, C4<0>, C4<0>;
L_00000246b93a3920 .functor XOR 1, L_00000246b9392050, L_00000246b9390430, C4<0>, C4<0>;
L_00000246b93a3ed0 .functor XOR 1, L_00000246b9390570, L_00000246b93906b0, C4<0>, C4<0>;
L_00000246b93a37d0 .functor XOR 1, L_00000246b9390b10, L_00000246b9390c50, C4<0>, C4<0>;
L_00000246b93a3300 .functor XOR 1, L_00000246b93922d0, L_00000246b9390cf0, C4<0>, C4<0>;
L_00000246b93a2d50 .functor XOR 1, L_00000246b9390d90, L_00000246b9391330, C4<0>, C4<0>;
L_00000246b93a4640 .functor XOR 1, L_00000246b9409cd0, L_00000246b940adb0, C4<0>, C4<0>;
L_00000246b93a4020 .functor XOR 1, L_00000246b940a450, L_00000246b940b0d0, C4<0>, C4<0>;
L_00000246b93a2ea0 .functor XOR 1, L_00000246b940a310, L_00000246b9409af0, C4<0>, C4<0>;
L_00000246b93a3df0 .functor XOR 1, L_00000246b9409b90, L_00000246b940ae50, C4<0>, C4<0>;
L_00000246b93a3140 .functor XOR 1, L_00000246b94095f0, L_00000246b9409f50, C4<0>, C4<0>;
L_00000246b93a4560 .functor XOR 1, L_00000246b940b530, L_00000246b940a8b0, C4<0>, C4<0>;
L_00000246b93a4790 .functor XOR 1, L_00000246b940a3b0, L_00000246b940a590, C4<0>, C4<0>;
L_00000246b93a2ce0 .functor XOR 1, L_00000246b940b670, L_00000246b940b5d0, C4<0>, C4<0>;
L_00000246b93a3a70 .functor XOR 1, L_00000246b940b710, L_00000246b940a4f0, C4<0>, C4<0>;
L_00000246b93a3840 .functor XOR 1, L_00000246b9409910, L_00000246b940b170, C4<0>, C4<0>;
L_00000246b93a4250 .functor XOR 1, L_00000246b940b7b0, L_00000246b940b850, C4<0>, C4<0>;
L_00000246b93a3f40 .functor XOR 1, L_00000246b940b8f0, L_00000246b9409d70, C4<0>, C4<0>;
L_00000246b93a38b0 .functor XOR 1, L_00000246b940af90, L_00000246b940a130, C4<0>, C4<0>;
L_00000246b93a44f0 .functor XOR 1, L_00000246b940a9f0, L_00000246b94097d0, C4<0>, C4<0>;
L_00000246b93a3bc0 .functor XOR 1, L_00000246b9409e10, L_00000246b9409eb0, C4<0>, C4<0>;
L_00000246b93a2dc0 .functor XOR 1, L_00000246b9409870, L_00000246b94099b0, C4<0>, C4<0>;
L_00000246b93a2f10 .functor XOR 1, L_00000246b940ac70, L_00000246b9409ff0, C4<0>, C4<0>;
L_00000246b93a3fb0 .functor XOR 1, L_00000246b940b030, L_00000246b940aa90, C4<0>, C4<0>;
L_00000246b93a31b0 .functor XOR 1, L_00000246b940ad10, L_00000246b9409690, C4<0>, C4<0>;
L_00000246b93a2ff0 .functor XOR 1, L_00000246b940aef0, L_00000246b940b2b0, C4<0>, C4<0>;
L_00000246b93a3060 .functor XOR 1, L_00000246b940b210, L_00000246b940a090, C4<0>, C4<0>;
L_00000246b93a4090 .functor XOR 1, L_00000246b940b350, L_00000246b940b3f0, C4<0>, C4<0>;
L_00000246b93a3530 .functor XOR 1, L_00000246b940b990, L_00000246b940b490, C4<0>, C4<0>;
L_00000246b93a36f0 .functor XOR 1, L_00000246b940ba30, L_00000246b940a630, C4<0>, C4<0>;
L_00000246b93a4170 .functor XOR 1, L_00000246b940bad0, L_00000246b9409a50, C4<0>, C4<0>;
L_00000246b93a41e0 .functor XOR 1, L_00000246b940ab30, L_00000246b940bb70, C4<0>, C4<0>;
L_00000246b93a3760/0/0 .functor OR 1, L_00000246b940bc10, L_00000246b940a6d0, L_00000246b940a770, L_00000246b940a1d0;
L_00000246b93a3760/0/4 .functor OR 1, L_00000246b940a270, L_00000246b940bcb0, L_00000246b9409730, L_00000246b9409c30;
L_00000246b93a3760/0/8 .functor OR 1, L_00000246b940a810, L_00000246b940a950, L_00000246b940abd0, L_00000246b940ced0;
L_00000246b93a3760/0/12 .functor OR 1, L_00000246b940c4d0, L_00000246b940d290, L_00000246b940cd90, L_00000246b940c930;
L_00000246b93a3760/0/16 .functor OR 1, L_00000246b940cbb0, L_00000246b940e230, L_00000246b940c610, L_00000246b940ce30;
L_00000246b93a3760/0/20 .functor OR 1, L_00000246b940d470, L_00000246b940be90, L_00000246b940e370, L_00000246b940cf70;
L_00000246b93a3760/0/24 .functor OR 1, L_00000246b940d510, L_00000246b940dab0, L_00000246b940cc50, L_00000246b940c570;
L_00000246b93a3760/0/28 .functor OR 1, L_00000246b940e4b0, L_00000246b940d5b0, L_00000246b940d330, L_00000246b940d0b0;
L_00000246b93a3760/1/0 .functor OR 1, L_00000246b93a3760/0/0, L_00000246b93a3760/0/4, L_00000246b93a3760/0/8, L_00000246b93a3760/0/12;
L_00000246b93a3760/1/4 .functor OR 1, L_00000246b93a3760/0/16, L_00000246b93a3760/0/20, L_00000246b93a3760/0/24, L_00000246b93a3760/0/28;
L_00000246b93a3760 .functor NOR 1, L_00000246b93a3760/1/0, L_00000246b93a3760/1/4, C4<0>, C4<0>;
v00000246b9352a50_0 .net *"_ivl_0", 0 0, L_00000246b93a3680;  1 drivers
v00000246b93529b0_0 .net *"_ivl_101", 0 0, L_00000246b940b850;  1 drivers
v00000246b9353310_0 .net *"_ivl_102", 0 0, L_00000246b93a3f40;  1 drivers
v00000246b9352230_0 .net *"_ivl_105", 0 0, L_00000246b940b8f0;  1 drivers
v00000246b93533b0_0 .net *"_ivl_107", 0 0, L_00000246b9409d70;  1 drivers
v00000246b93516f0_0 .net *"_ivl_108", 0 0, L_00000246b93a38b0;  1 drivers
v00000246b9351ab0_0 .net *"_ivl_11", 0 0, L_00000246b9390430;  1 drivers
v00000246b9352b90_0 .net *"_ivl_111", 0 0, L_00000246b940af90;  1 drivers
v00000246b9352730_0 .net *"_ivl_113", 0 0, L_00000246b940a130;  1 drivers
v00000246b9351f10_0 .net *"_ivl_114", 0 0, L_00000246b93a44f0;  1 drivers
v00000246b9352370_0 .net *"_ivl_117", 0 0, L_00000246b940a9f0;  1 drivers
v00000246b9351b50_0 .net *"_ivl_119", 0 0, L_00000246b94097d0;  1 drivers
v00000246b9351510_0 .net *"_ivl_12", 0 0, L_00000246b93a3ed0;  1 drivers
v00000246b9352cd0_0 .net *"_ivl_120", 0 0, L_00000246b93a3bc0;  1 drivers
v00000246b93522d0_0 .net *"_ivl_123", 0 0, L_00000246b9409e10;  1 drivers
v00000246b93518d0_0 .net *"_ivl_125", 0 0, L_00000246b9409eb0;  1 drivers
v00000246b9352e10_0 .net *"_ivl_126", 0 0, L_00000246b93a2dc0;  1 drivers
v00000246b9353450_0 .net *"_ivl_129", 0 0, L_00000246b9409870;  1 drivers
v00000246b9351150_0 .net *"_ivl_131", 0 0, L_00000246b94099b0;  1 drivers
v00000246b9353270_0 .net *"_ivl_132", 0 0, L_00000246b93a2f10;  1 drivers
v00000246b9353590_0 .net *"_ivl_135", 0 0, L_00000246b940ac70;  1 drivers
v00000246b93513d0_0 .net *"_ivl_137", 0 0, L_00000246b9409ff0;  1 drivers
v00000246b9352c30_0 .net *"_ivl_138", 0 0, L_00000246b93a3fb0;  1 drivers
v00000246b9352d70_0 .net *"_ivl_141", 0 0, L_00000246b940b030;  1 drivers
v00000246b9352410_0 .net *"_ivl_143", 0 0, L_00000246b940aa90;  1 drivers
v00000246b9352550_0 .net *"_ivl_144", 0 0, L_00000246b93a31b0;  1 drivers
v00000246b9352eb0_0 .net *"_ivl_147", 0 0, L_00000246b940ad10;  1 drivers
v00000246b9353090_0 .net *"_ivl_149", 0 0, L_00000246b9409690;  1 drivers
v00000246b9351bf0_0 .net *"_ivl_15", 0 0, L_00000246b9390570;  1 drivers
v00000246b9351790_0 .net *"_ivl_150", 0 0, L_00000246b93a2ff0;  1 drivers
v00000246b9353130_0 .net *"_ivl_153", 0 0, L_00000246b940aef0;  1 drivers
v00000246b93531d0_0 .net *"_ivl_155", 0 0, L_00000246b940b2b0;  1 drivers
v00000246b9351c90_0 .net *"_ivl_156", 0 0, L_00000246b93a3060;  1 drivers
v00000246b93534f0_0 .net *"_ivl_159", 0 0, L_00000246b940b210;  1 drivers
v00000246b9351470_0 .net *"_ivl_161", 0 0, L_00000246b940a090;  1 drivers
v00000246b93525f0_0 .net *"_ivl_162", 0 0, L_00000246b93a4090;  1 drivers
v00000246b9351d30_0 .net *"_ivl_165", 0 0, L_00000246b940b350;  1 drivers
v00000246b9351dd0_0 .net *"_ivl_167", 0 0, L_00000246b940b3f0;  1 drivers
v00000246b9352050_0 .net *"_ivl_168", 0 0, L_00000246b93a3530;  1 drivers
v00000246b93520f0_0 .net *"_ivl_17", 0 0, L_00000246b93906b0;  1 drivers
v00000246b93511f0_0 .net *"_ivl_171", 0 0, L_00000246b940b990;  1 drivers
v00000246b9352690_0 .net *"_ivl_173", 0 0, L_00000246b940b490;  1 drivers
v00000246b9350e30_0 .net *"_ivl_174", 0 0, L_00000246b93a36f0;  1 drivers
v00000246b93527d0_0 .net *"_ivl_177", 0 0, L_00000246b940ba30;  1 drivers
v00000246b9350ed0_0 .net *"_ivl_179", 0 0, L_00000246b940a630;  1 drivers
v00000246b9352870_0 .net *"_ivl_18", 0 0, L_00000246b93a37d0;  1 drivers
v00000246b9352910_0 .net *"_ivl_180", 0 0, L_00000246b93a4170;  1 drivers
v00000246b9350f70_0 .net *"_ivl_183", 0 0, L_00000246b940bad0;  1 drivers
v00000246b9351010_0 .net *"_ivl_185", 0 0, L_00000246b9409a50;  1 drivers
v00000246b9353c70_0 .net *"_ivl_186", 0 0, L_00000246b93a41e0;  1 drivers
v00000246b9354850_0 .net *"_ivl_190", 0 0, L_00000246b940ab30;  1 drivers
v00000246b9353630_0 .net *"_ivl_192", 0 0, L_00000246b940bb70;  1 drivers
v00000246b9353770_0 .net *"_ivl_194", 0 0, L_00000246b940bc10;  1 drivers
v00000246b9354030_0 .net *"_ivl_196", 0 0, L_00000246b940a6d0;  1 drivers
v00000246b9353d10_0 .net *"_ivl_198", 0 0, L_00000246b940a770;  1 drivers
v00000246b93547b0_0 .net *"_ivl_200", 0 0, L_00000246b940a1d0;  1 drivers
v00000246b9354170_0 .net *"_ivl_202", 0 0, L_00000246b940a270;  1 drivers
v00000246b93536d0_0 .net *"_ivl_204", 0 0, L_00000246b940bcb0;  1 drivers
v00000246b9354490_0 .net *"_ivl_206", 0 0, L_00000246b9409730;  1 drivers
v00000246b9353810_0 .net *"_ivl_208", 0 0, L_00000246b9409c30;  1 drivers
v00000246b9353bd0_0 .net *"_ivl_21", 0 0, L_00000246b9390b10;  1 drivers
v00000246b93538b0_0 .net *"_ivl_210", 0 0, L_00000246b940a810;  1 drivers
v00000246b9354c10_0 .net *"_ivl_212", 0 0, L_00000246b940a950;  1 drivers
v00000246b9353950_0 .net *"_ivl_214", 0 0, L_00000246b940abd0;  1 drivers
v00000246b93548f0_0 .net *"_ivl_216", 0 0, L_00000246b940ced0;  1 drivers
v00000246b93539f0_0 .net *"_ivl_218", 0 0, L_00000246b940c4d0;  1 drivers
v00000246b93545d0_0 .net *"_ivl_220", 0 0, L_00000246b940d290;  1 drivers
v00000246b93543f0_0 .net *"_ivl_222", 0 0, L_00000246b940cd90;  1 drivers
v00000246b9353db0_0 .net *"_ivl_224", 0 0, L_00000246b940c930;  1 drivers
v00000246b9353a90_0 .net *"_ivl_226", 0 0, L_00000246b940cbb0;  1 drivers
v00000246b9353e50_0 .net *"_ivl_228", 0 0, L_00000246b940e230;  1 drivers
v00000246b93540d0_0 .net *"_ivl_23", 0 0, L_00000246b9390c50;  1 drivers
v00000246b93542b0_0 .net *"_ivl_230", 0 0, L_00000246b940c610;  1 drivers
v00000246b9354530_0 .net *"_ivl_232", 0 0, L_00000246b940ce30;  1 drivers
v00000246b9354990_0 .net *"_ivl_234", 0 0, L_00000246b940d470;  1 drivers
v00000246b9353ef0_0 .net *"_ivl_236", 0 0, L_00000246b940be90;  1 drivers
v00000246b9354a30_0 .net *"_ivl_238", 0 0, L_00000246b940e370;  1 drivers
v00000246b9353f90_0 .net *"_ivl_24", 0 0, L_00000246b93a3300;  1 drivers
v00000246b9354350_0 .net *"_ivl_240", 0 0, L_00000246b940cf70;  1 drivers
v00000246b9353b30_0 .net *"_ivl_242", 0 0, L_00000246b940d510;  1 drivers
v00000246b9354ad0_0 .net *"_ivl_244", 0 0, L_00000246b940dab0;  1 drivers
v00000246b9354210_0 .net *"_ivl_246", 0 0, L_00000246b940cc50;  1 drivers
v00000246b9354670_0 .net *"_ivl_248", 0 0, L_00000246b940c570;  1 drivers
v00000246b9354710_0 .net *"_ivl_250", 0 0, L_00000246b940e4b0;  1 drivers
v00000246b9354b70_0 .net *"_ivl_252", 0 0, L_00000246b940d5b0;  1 drivers
v00000246b9354cb0_0 .net *"_ivl_254", 0 0, L_00000246b940d330;  1 drivers
v00000246b9278150_0 .net *"_ivl_256", 0 0, L_00000246b940d0b0;  1 drivers
v00000246b93561a0_0 .net *"_ivl_27", 0 0, L_00000246b93922d0;  1 drivers
v00000246b9354e40_0 .net *"_ivl_29", 0 0, L_00000246b9390cf0;  1 drivers
v00000246b93553e0_0 .net *"_ivl_3", 0 0, L_00000246b9391fb0;  1 drivers
v00000246b9357500_0 .net *"_ivl_30", 0 0, L_00000246b93a2d50;  1 drivers
v00000246b9356ec0_0 .net *"_ivl_33", 0 0, L_00000246b9390d90;  1 drivers
v00000246b93575a0_0 .net *"_ivl_35", 0 0, L_00000246b9391330;  1 drivers
v00000246b93566a0_0 .net *"_ivl_36", 0 0, L_00000246b93a4640;  1 drivers
v00000246b93573c0_0 .net *"_ivl_39", 0 0, L_00000246b9409cd0;  1 drivers
v00000246b9356240_0 .net *"_ivl_41", 0 0, L_00000246b940adb0;  1 drivers
v00000246b9355e80_0 .net *"_ivl_42", 0 0, L_00000246b93a4020;  1 drivers
v00000246b9355340_0 .net *"_ivl_45", 0 0, L_00000246b940a450;  1 drivers
v00000246b9357000_0 .net *"_ivl_47", 0 0, L_00000246b940b0d0;  1 drivers
v00000246b9355160_0 .net *"_ivl_48", 0 0, L_00000246b93a2ea0;  1 drivers
v00000246b93557a0_0 .net *"_ivl_5", 0 0, L_00000246b9391290;  1 drivers
v00000246b9355b60_0 .net *"_ivl_51", 0 0, L_00000246b940a310;  1 drivers
v00000246b9355f20_0 .net *"_ivl_53", 0 0, L_00000246b9409af0;  1 drivers
v00000246b9356600_0 .net *"_ivl_54", 0 0, L_00000246b93a3df0;  1 drivers
v00000246b9354f80_0 .net *"_ivl_57", 0 0, L_00000246b9409b90;  1 drivers
v00000246b93567e0_0 .net *"_ivl_59", 0 0, L_00000246b940ae50;  1 drivers
v00000246b9355200_0 .net *"_ivl_6", 0 0, L_00000246b93a3920;  1 drivers
v00000246b9355c00_0 .net *"_ivl_60", 0 0, L_00000246b93a3140;  1 drivers
v00000246b9356e20_0 .net *"_ivl_63", 0 0, L_00000246b94095f0;  1 drivers
v00000246b93558e0_0 .net *"_ivl_65", 0 0, L_00000246b9409f50;  1 drivers
v00000246b93562e0_0 .net *"_ivl_66", 0 0, L_00000246b93a4560;  1 drivers
v00000246b9355a20_0 .net *"_ivl_69", 0 0, L_00000246b940b530;  1 drivers
v00000246b9356740_0 .net *"_ivl_71", 0 0, L_00000246b940a8b0;  1 drivers
v00000246b9356380_0 .net *"_ivl_72", 0 0, L_00000246b93a4790;  1 drivers
v00000246b9355ca0_0 .net *"_ivl_75", 0 0, L_00000246b940a3b0;  1 drivers
v00000246b9357320_0 .net *"_ivl_77", 0 0, L_00000246b940a590;  1 drivers
v00000246b9355520_0 .net *"_ivl_78", 0 0, L_00000246b93a2ce0;  1 drivers
v00000246b9356420_0 .net *"_ivl_81", 0 0, L_00000246b940b670;  1 drivers
v00000246b93570a0_0 .net *"_ivl_83", 0 0, L_00000246b940b5d0;  1 drivers
v00000246b93552a0_0 .net *"_ivl_84", 0 0, L_00000246b93a3a70;  1 drivers
v00000246b93571e0_0 .net *"_ivl_87", 0 0, L_00000246b940b710;  1 drivers
v00000246b9354ee0_0 .net *"_ivl_89", 0 0, L_00000246b940a4f0;  1 drivers
v00000246b9356c40_0 .net *"_ivl_9", 0 0, L_00000246b9392050;  1 drivers
v00000246b9355fc0_0 .net *"_ivl_90", 0 0, L_00000246b93a3840;  1 drivers
v00000246b93564c0_0 .net *"_ivl_93", 0 0, L_00000246b9409910;  1 drivers
v00000246b9355980_0 .net *"_ivl_95", 0 0, L_00000246b940b170;  1 drivers
v00000246b93555c0_0 .net *"_ivl_96", 0 0, L_00000246b93a4250;  1 drivers
v00000246b9356ce0_0 .net *"_ivl_99", 0 0, L_00000246b940b7b0;  1 drivers
v00000246b9356560_0 .net "a", 31 0, v00000246b9364770_0;  alias, 1 drivers
v00000246b9355ac0_0 .net "b", 31 0, v00000246b9363af0_0;  alias, 1 drivers
v00000246b9356f60_0 .net "out", 0 0, L_00000246b93a3760;  alias, 1 drivers
v00000246b9356880_0 .net "temp", 31 0, L_00000246b9409550;  1 drivers
L_00000246b9391fb0 .part v00000246b9364770_0, 0, 1;
L_00000246b9391290 .part v00000246b9363af0_0, 0, 1;
L_00000246b9392050 .part v00000246b9364770_0, 1, 1;
L_00000246b9390430 .part v00000246b9363af0_0, 1, 1;
L_00000246b9390570 .part v00000246b9364770_0, 2, 1;
L_00000246b93906b0 .part v00000246b9363af0_0, 2, 1;
L_00000246b9390b10 .part v00000246b9364770_0, 3, 1;
L_00000246b9390c50 .part v00000246b9363af0_0, 3, 1;
L_00000246b93922d0 .part v00000246b9364770_0, 4, 1;
L_00000246b9390cf0 .part v00000246b9363af0_0, 4, 1;
L_00000246b9390d90 .part v00000246b9364770_0, 5, 1;
L_00000246b9391330 .part v00000246b9363af0_0, 5, 1;
L_00000246b9409cd0 .part v00000246b9364770_0, 6, 1;
L_00000246b940adb0 .part v00000246b9363af0_0, 6, 1;
L_00000246b940a450 .part v00000246b9364770_0, 7, 1;
L_00000246b940b0d0 .part v00000246b9363af0_0, 7, 1;
L_00000246b940a310 .part v00000246b9364770_0, 8, 1;
L_00000246b9409af0 .part v00000246b9363af0_0, 8, 1;
L_00000246b9409b90 .part v00000246b9364770_0, 9, 1;
L_00000246b940ae50 .part v00000246b9363af0_0, 9, 1;
L_00000246b94095f0 .part v00000246b9364770_0, 10, 1;
L_00000246b9409f50 .part v00000246b9363af0_0, 10, 1;
L_00000246b940b530 .part v00000246b9364770_0, 11, 1;
L_00000246b940a8b0 .part v00000246b9363af0_0, 11, 1;
L_00000246b940a3b0 .part v00000246b9364770_0, 12, 1;
L_00000246b940a590 .part v00000246b9363af0_0, 12, 1;
L_00000246b940b670 .part v00000246b9364770_0, 13, 1;
L_00000246b940b5d0 .part v00000246b9363af0_0, 13, 1;
L_00000246b940b710 .part v00000246b9364770_0, 14, 1;
L_00000246b940a4f0 .part v00000246b9363af0_0, 14, 1;
L_00000246b9409910 .part v00000246b9364770_0, 15, 1;
L_00000246b940b170 .part v00000246b9363af0_0, 15, 1;
L_00000246b940b7b0 .part v00000246b9364770_0, 16, 1;
L_00000246b940b850 .part v00000246b9363af0_0, 16, 1;
L_00000246b940b8f0 .part v00000246b9364770_0, 17, 1;
L_00000246b9409d70 .part v00000246b9363af0_0, 17, 1;
L_00000246b940af90 .part v00000246b9364770_0, 18, 1;
L_00000246b940a130 .part v00000246b9363af0_0, 18, 1;
L_00000246b940a9f0 .part v00000246b9364770_0, 19, 1;
L_00000246b94097d0 .part v00000246b9363af0_0, 19, 1;
L_00000246b9409e10 .part v00000246b9364770_0, 20, 1;
L_00000246b9409eb0 .part v00000246b9363af0_0, 20, 1;
L_00000246b9409870 .part v00000246b9364770_0, 21, 1;
L_00000246b94099b0 .part v00000246b9363af0_0, 21, 1;
L_00000246b940ac70 .part v00000246b9364770_0, 22, 1;
L_00000246b9409ff0 .part v00000246b9363af0_0, 22, 1;
L_00000246b940b030 .part v00000246b9364770_0, 23, 1;
L_00000246b940aa90 .part v00000246b9363af0_0, 23, 1;
L_00000246b940ad10 .part v00000246b9364770_0, 24, 1;
L_00000246b9409690 .part v00000246b9363af0_0, 24, 1;
L_00000246b940aef0 .part v00000246b9364770_0, 25, 1;
L_00000246b940b2b0 .part v00000246b9363af0_0, 25, 1;
L_00000246b940b210 .part v00000246b9364770_0, 26, 1;
L_00000246b940a090 .part v00000246b9363af0_0, 26, 1;
L_00000246b940b350 .part v00000246b9364770_0, 27, 1;
L_00000246b940b3f0 .part v00000246b9363af0_0, 27, 1;
L_00000246b940b990 .part v00000246b9364770_0, 28, 1;
L_00000246b940b490 .part v00000246b9363af0_0, 28, 1;
L_00000246b940ba30 .part v00000246b9364770_0, 29, 1;
L_00000246b940a630 .part v00000246b9363af0_0, 29, 1;
L_00000246b940bad0 .part v00000246b9364770_0, 30, 1;
L_00000246b9409a50 .part v00000246b9363af0_0, 30, 1;
LS_00000246b9409550_0_0 .concat8 [ 1 1 1 1], L_00000246b93a3680, L_00000246b93a3920, L_00000246b93a3ed0, L_00000246b93a37d0;
LS_00000246b9409550_0_4 .concat8 [ 1 1 1 1], L_00000246b93a3300, L_00000246b93a2d50, L_00000246b93a4640, L_00000246b93a4020;
LS_00000246b9409550_0_8 .concat8 [ 1 1 1 1], L_00000246b93a2ea0, L_00000246b93a3df0, L_00000246b93a3140, L_00000246b93a4560;
LS_00000246b9409550_0_12 .concat8 [ 1 1 1 1], L_00000246b93a4790, L_00000246b93a2ce0, L_00000246b93a3a70, L_00000246b93a3840;
LS_00000246b9409550_0_16 .concat8 [ 1 1 1 1], L_00000246b93a4250, L_00000246b93a3f40, L_00000246b93a38b0, L_00000246b93a44f0;
LS_00000246b9409550_0_20 .concat8 [ 1 1 1 1], L_00000246b93a3bc0, L_00000246b93a2dc0, L_00000246b93a2f10, L_00000246b93a3fb0;
LS_00000246b9409550_0_24 .concat8 [ 1 1 1 1], L_00000246b93a31b0, L_00000246b93a2ff0, L_00000246b93a3060, L_00000246b93a4090;
LS_00000246b9409550_0_28 .concat8 [ 1 1 1 1], L_00000246b93a3530, L_00000246b93a36f0, L_00000246b93a4170, L_00000246b93a41e0;
LS_00000246b9409550_1_0 .concat8 [ 4 4 4 4], LS_00000246b9409550_0_0, LS_00000246b9409550_0_4, LS_00000246b9409550_0_8, LS_00000246b9409550_0_12;
LS_00000246b9409550_1_4 .concat8 [ 4 4 4 4], LS_00000246b9409550_0_16, LS_00000246b9409550_0_20, LS_00000246b9409550_0_24, LS_00000246b9409550_0_28;
L_00000246b9409550 .concat8 [ 16 16 0 0], LS_00000246b9409550_1_0, LS_00000246b9409550_1_4;
L_00000246b940ab30 .part v00000246b9364770_0, 31, 1;
L_00000246b940bb70 .part v00000246b9363af0_0, 31, 1;
L_00000246b940bc10 .part L_00000246b9409550, 0, 1;
L_00000246b940a6d0 .part L_00000246b9409550, 1, 1;
L_00000246b940a770 .part L_00000246b9409550, 2, 1;
L_00000246b940a1d0 .part L_00000246b9409550, 3, 1;
L_00000246b940a270 .part L_00000246b9409550, 4, 1;
L_00000246b940bcb0 .part L_00000246b9409550, 5, 1;
L_00000246b9409730 .part L_00000246b9409550, 6, 1;
L_00000246b9409c30 .part L_00000246b9409550, 7, 1;
L_00000246b940a810 .part L_00000246b9409550, 8, 1;
L_00000246b940a950 .part L_00000246b9409550, 9, 1;
L_00000246b940abd0 .part L_00000246b9409550, 10, 1;
L_00000246b940ced0 .part L_00000246b9409550, 11, 1;
L_00000246b940c4d0 .part L_00000246b9409550, 12, 1;
L_00000246b940d290 .part L_00000246b9409550, 13, 1;
L_00000246b940cd90 .part L_00000246b9409550, 14, 1;
L_00000246b940c930 .part L_00000246b9409550, 15, 1;
L_00000246b940cbb0 .part L_00000246b9409550, 16, 1;
L_00000246b940e230 .part L_00000246b9409550, 17, 1;
L_00000246b940c610 .part L_00000246b9409550, 18, 1;
L_00000246b940ce30 .part L_00000246b9409550, 19, 1;
L_00000246b940d470 .part L_00000246b9409550, 20, 1;
L_00000246b940be90 .part L_00000246b9409550, 21, 1;
L_00000246b940e370 .part L_00000246b9409550, 22, 1;
L_00000246b940cf70 .part L_00000246b9409550, 23, 1;
L_00000246b940d510 .part L_00000246b9409550, 24, 1;
L_00000246b940dab0 .part L_00000246b9409550, 25, 1;
L_00000246b940cc50 .part L_00000246b9409550, 26, 1;
L_00000246b940c570 .part L_00000246b9409550, 27, 1;
L_00000246b940e4b0 .part L_00000246b9409550, 28, 1;
L_00000246b940d5b0 .part L_00000246b9409550, 29, 1;
L_00000246b940d330 .part L_00000246b9409550, 30, 1;
L_00000246b940d0b0 .part L_00000246b9409550, 31, 1;
S_00000246b913c910 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000246b90a2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000246b92d5750 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000246b93a3370 .functor NOT 1, L_00000246b9391ab0, C4<0>, C4<0>, C4<0>;
v00000246b9357280_0 .net "A", 31 0, v00000246b9364770_0;  alias, 1 drivers
v00000246b9356a60_0 .net "ALUOP", 3 0, v00000246b9355700_0;  alias, 1 drivers
v00000246b93550c0_0 .net "B", 31 0, v00000246b9363af0_0;  alias, 1 drivers
v00000246b9355de0_0 .var "CF", 0 0;
v00000246b9356b00_0 .net "ZF", 0 0, L_00000246b93a3370;  alias, 1 drivers
v00000246b9357460_0 .net *"_ivl_1", 0 0, L_00000246b9391ab0;  1 drivers
v00000246b9356100_0 .var "res", 31 0;
E_00000246b92d4dd0 .event anyedge, v00000246b9356a60_0, v00000246b9356560_0, v00000246b9355ac0_0, v00000246b9355de0_0;
L_00000246b9391ab0 .reduce/or v00000246b9356100_0;
S_00000246b913caa0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000246b90a2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000246b9359600 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9359638 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b9359670 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b93596a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b93596e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9359718 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9359750 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b9359788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b93597c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b93597f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9359830 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b9359868 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b93598a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b93598d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9359910 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9359948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9359980 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b93599b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b93599f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9359a28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9359a60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9359a98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9359ad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9359b08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9359b40 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b9355700_0 .var "ALU_OP", 3 0;
v00000246b9355020_0 .net "opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
E_00000246b92d4fd0 .event anyedge, v00000246b925fe40_0;
S_00000246b91431c0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000246b9362010_0 .net "EX1_forward_to_B", 31 0, v00000246b9360d50_0;  alias, 1 drivers
v00000246b93612f0_0 .net "EX_PFC", 31 0, v00000246b9362a10_0;  alias, 1 drivers
v00000246b9361930_0 .net "EX_PFC_to_IF", 31 0, L_00000246b9390bb0;  alias, 1 drivers
v00000246b9360f30_0 .net "alu_selA", 1 0, L_00000246b9392d70;  alias, 1 drivers
v00000246b9361570_0 .net "alu_selB", 1 0, L_00000246b9395bb0;  alias, 1 drivers
v00000246b93616b0_0 .net "ex_haz", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b93620b0_0 .net "id_haz", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b93623d0_0 .net "is_jr", 0 0, v00000246b9363190_0;  alias, 1 drivers
v00000246b9361d90_0 .net "mem_haz", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b9363370_0 .net "oper1", 31 0, L_00000246b939a0e0;  alias, 1 drivers
v00000246b9361890_0 .net "oper2", 31 0, L_00000246b93a3b50;  alias, 1 drivers
v00000246b9362970_0 .net "pc", 31 0, v00000246b93617f0_0;  alias, 1 drivers
v00000246b93630f0_0 .net "rs1", 31 0, v00000246b9362ab0_0;  alias, 1 drivers
v00000246b9363230_0 .net "rs2_in", 31 0, v00000246b9362330_0;  alias, 1 drivers
v00000246b93628d0_0 .net "rs2_out", 31 0, L_00000246b93a4480;  alias, 1 drivers
v00000246b9361390_0 .net "store_rs2_forward", 1 0, L_00000246b93968d0;  alias, 1 drivers
L_00000246b9390bb0 .functor MUXZ 32, v00000246b9362a10_0, L_00000246b939a0e0, v00000246b9363190_0, C4<>;
S_00000246b9143350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000246b91431c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000246b92d5250 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000246b9398630 .functor NOT 1, L_00000246b93911f0, C4<0>, C4<0>, C4<0>;
L_00000246b9398390 .functor NOT 1, L_00000246b9391510, C4<0>, C4<0>, C4<0>;
L_00000246b9399cf0 .functor NOT 1, L_00000246b9391010, C4<0>, C4<0>, C4<0>;
L_00000246b9398a20 .functor NOT 1, L_00000246b9391790, C4<0>, C4<0>, C4<0>;
L_00000246b9399eb0 .functor AND 32, L_00000246b93986a0, v00000246b9362ab0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b9398400 .functor AND 32, L_00000246b9399350, L_00000246b94228b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b9398a90 .functor OR 32, L_00000246b9399eb0, L_00000246b9398400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b939a2a0 .functor AND 32, L_00000246b9399d60, v00000246b9352ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b939a150 .functor OR 32, L_00000246b9398a90, L_00000246b939a2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b939a070 .functor AND 32, L_00000246b9399e40, L_00000246b9391f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b939a0e0 .functor OR 32, L_00000246b939a150, L_00000246b939a070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b9358860_0 .net *"_ivl_1", 0 0, L_00000246b93911f0;  1 drivers
v00000246b93589a0_0 .net *"_ivl_13", 0 0, L_00000246b9391010;  1 drivers
v00000246b93578c0_0 .net *"_ivl_14", 0 0, L_00000246b9399cf0;  1 drivers
v00000246b9357960_0 .net *"_ivl_19", 0 0, L_00000246b9392370;  1 drivers
v00000246b9357be0_0 .net *"_ivl_2", 0 0, L_00000246b9398630;  1 drivers
v00000246b935b9b0_0 .net *"_ivl_23", 0 0, L_00000246b9390610;  1 drivers
v00000246b935bc30_0 .net *"_ivl_27", 0 0, L_00000246b9391790;  1 drivers
v00000246b935c4f0_0 .net *"_ivl_28", 0 0, L_00000246b9398a20;  1 drivers
v00000246b935afb0_0 .net *"_ivl_33", 0 0, L_00000246b9392a50;  1 drivers
v00000246b935b050_0 .net *"_ivl_37", 0 0, L_00000246b9392410;  1 drivers
v00000246b935b2d0_0 .net *"_ivl_40", 31 0, L_00000246b9399eb0;  1 drivers
v00000246b935cf90_0 .net *"_ivl_42", 31 0, L_00000246b9398400;  1 drivers
v00000246b935b410_0 .net *"_ivl_44", 31 0, L_00000246b9398a90;  1 drivers
v00000246b935c810_0 .net *"_ivl_46", 31 0, L_00000246b939a2a0;  1 drivers
v00000246b935b370_0 .net *"_ivl_48", 31 0, L_00000246b939a150;  1 drivers
v00000246b935b910_0 .net *"_ivl_50", 31 0, L_00000246b939a070;  1 drivers
v00000246b935b7d0_0 .net *"_ivl_7", 0 0, L_00000246b9391510;  1 drivers
v00000246b935c3b0_0 .net *"_ivl_8", 0 0, L_00000246b9398390;  1 drivers
v00000246b935c630_0 .net "ina", 31 0, v00000246b9362ab0_0;  alias, 1 drivers
v00000246b935cdb0_0 .net "inb", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b935d030_0 .net "inc", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b935ce50_0 .net "ind", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b935b690_0 .net "out", 31 0, L_00000246b939a0e0;  alias, 1 drivers
v00000246b935cef0_0 .net "s0", 31 0, L_00000246b93986a0;  1 drivers
v00000246b935bf50_0 .net "s1", 31 0, L_00000246b9399350;  1 drivers
v00000246b935c450_0 .net "s2", 31 0, L_00000246b9399d60;  1 drivers
v00000246b935b730_0 .net "s3", 31 0, L_00000246b9399e40;  1 drivers
v00000246b935be10_0 .net "sel", 1 0, L_00000246b9392d70;  alias, 1 drivers
L_00000246b93911f0 .part L_00000246b9392d70, 1, 1;
LS_00000246b9390a70_0_0 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_4 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_8 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_12 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_16 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_20 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_24 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_0_28 .concat [ 1 1 1 1], L_00000246b9398630, L_00000246b9398630, L_00000246b9398630, L_00000246b9398630;
LS_00000246b9390a70_1_0 .concat [ 4 4 4 4], LS_00000246b9390a70_0_0, LS_00000246b9390a70_0_4, LS_00000246b9390a70_0_8, LS_00000246b9390a70_0_12;
LS_00000246b9390a70_1_4 .concat [ 4 4 4 4], LS_00000246b9390a70_0_16, LS_00000246b9390a70_0_20, LS_00000246b9390a70_0_24, LS_00000246b9390a70_0_28;
L_00000246b9390a70 .concat [ 16 16 0 0], LS_00000246b9390a70_1_0, LS_00000246b9390a70_1_4;
L_00000246b9391510 .part L_00000246b9392d70, 0, 1;
LS_00000246b9390e30_0_0 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_4 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_8 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_12 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_16 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_20 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_24 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_0_28 .concat [ 1 1 1 1], L_00000246b9398390, L_00000246b9398390, L_00000246b9398390, L_00000246b9398390;
LS_00000246b9390e30_1_0 .concat [ 4 4 4 4], LS_00000246b9390e30_0_0, LS_00000246b9390e30_0_4, LS_00000246b9390e30_0_8, LS_00000246b9390e30_0_12;
LS_00000246b9390e30_1_4 .concat [ 4 4 4 4], LS_00000246b9390e30_0_16, LS_00000246b9390e30_0_20, LS_00000246b9390e30_0_24, LS_00000246b9390e30_0_28;
L_00000246b9390e30 .concat [ 16 16 0 0], LS_00000246b9390e30_1_0, LS_00000246b9390e30_1_4;
L_00000246b9391010 .part L_00000246b9392d70, 1, 1;
LS_00000246b9391470_0_0 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_4 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_8 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_12 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_16 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_20 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_24 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_0_28 .concat [ 1 1 1 1], L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0, L_00000246b9399cf0;
LS_00000246b9391470_1_0 .concat [ 4 4 4 4], LS_00000246b9391470_0_0, LS_00000246b9391470_0_4, LS_00000246b9391470_0_8, LS_00000246b9391470_0_12;
LS_00000246b9391470_1_4 .concat [ 4 4 4 4], LS_00000246b9391470_0_16, LS_00000246b9391470_0_20, LS_00000246b9391470_0_24, LS_00000246b9391470_0_28;
L_00000246b9391470 .concat [ 16 16 0 0], LS_00000246b9391470_1_0, LS_00000246b9391470_1_4;
L_00000246b9392370 .part L_00000246b9392d70, 0, 1;
LS_00000246b9391bf0_0_0 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_4 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_8 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_12 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_16 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_20 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_24 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_0_28 .concat [ 1 1 1 1], L_00000246b9392370, L_00000246b9392370, L_00000246b9392370, L_00000246b9392370;
LS_00000246b9391bf0_1_0 .concat [ 4 4 4 4], LS_00000246b9391bf0_0_0, LS_00000246b9391bf0_0_4, LS_00000246b9391bf0_0_8, LS_00000246b9391bf0_0_12;
LS_00000246b9391bf0_1_4 .concat [ 4 4 4 4], LS_00000246b9391bf0_0_16, LS_00000246b9391bf0_0_20, LS_00000246b9391bf0_0_24, LS_00000246b9391bf0_0_28;
L_00000246b9391bf0 .concat [ 16 16 0 0], LS_00000246b9391bf0_1_0, LS_00000246b9391bf0_1_4;
L_00000246b9390610 .part L_00000246b9392d70, 1, 1;
LS_00000246b93913d0_0_0 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_4 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_8 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_12 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_16 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_20 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_24 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_0_28 .concat [ 1 1 1 1], L_00000246b9390610, L_00000246b9390610, L_00000246b9390610, L_00000246b9390610;
LS_00000246b93913d0_1_0 .concat [ 4 4 4 4], LS_00000246b93913d0_0_0, LS_00000246b93913d0_0_4, LS_00000246b93913d0_0_8, LS_00000246b93913d0_0_12;
LS_00000246b93913d0_1_4 .concat [ 4 4 4 4], LS_00000246b93913d0_0_16, LS_00000246b93913d0_0_20, LS_00000246b93913d0_0_24, LS_00000246b93913d0_0_28;
L_00000246b93913d0 .concat [ 16 16 0 0], LS_00000246b93913d0_1_0, LS_00000246b93913d0_1_4;
L_00000246b9391790 .part L_00000246b9392d70, 0, 1;
LS_00000246b93909d0_0_0 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_4 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_8 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_12 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_16 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_20 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_24 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_0_28 .concat [ 1 1 1 1], L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20, L_00000246b9398a20;
LS_00000246b93909d0_1_0 .concat [ 4 4 4 4], LS_00000246b93909d0_0_0, LS_00000246b93909d0_0_4, LS_00000246b93909d0_0_8, LS_00000246b93909d0_0_12;
LS_00000246b93909d0_1_4 .concat [ 4 4 4 4], LS_00000246b93909d0_0_16, LS_00000246b93909d0_0_20, LS_00000246b93909d0_0_24, LS_00000246b93909d0_0_28;
L_00000246b93909d0 .concat [ 16 16 0 0], LS_00000246b93909d0_1_0, LS_00000246b93909d0_1_4;
L_00000246b9392a50 .part L_00000246b9392d70, 1, 1;
LS_00000246b9390750_0_0 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_4 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_8 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_12 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_16 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_20 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_24 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_0_28 .concat [ 1 1 1 1], L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50, L_00000246b9392a50;
LS_00000246b9390750_1_0 .concat [ 4 4 4 4], LS_00000246b9390750_0_0, LS_00000246b9390750_0_4, LS_00000246b9390750_0_8, LS_00000246b9390750_0_12;
LS_00000246b9390750_1_4 .concat [ 4 4 4 4], LS_00000246b9390750_0_16, LS_00000246b9390750_0_20, LS_00000246b9390750_0_24, LS_00000246b9390750_0_28;
L_00000246b9390750 .concat [ 16 16 0 0], LS_00000246b9390750_1_0, LS_00000246b9390750_1_4;
L_00000246b9392410 .part L_00000246b9392d70, 0, 1;
LS_00000246b93924b0_0_0 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_4 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_8 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_12 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_16 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_20 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_24 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_0_28 .concat [ 1 1 1 1], L_00000246b9392410, L_00000246b9392410, L_00000246b9392410, L_00000246b9392410;
LS_00000246b93924b0_1_0 .concat [ 4 4 4 4], LS_00000246b93924b0_0_0, LS_00000246b93924b0_0_4, LS_00000246b93924b0_0_8, LS_00000246b93924b0_0_12;
LS_00000246b93924b0_1_4 .concat [ 4 4 4 4], LS_00000246b93924b0_0_16, LS_00000246b93924b0_0_20, LS_00000246b93924b0_0_24, LS_00000246b93924b0_0_28;
L_00000246b93924b0 .concat [ 16 16 0 0], LS_00000246b93924b0_1_0, LS_00000246b93924b0_1_4;
S_00000246b90f8280 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000246b9143350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93986a0 .functor AND 32, L_00000246b9390a70, L_00000246b9390e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b9358900_0 .net "in1", 31 0, L_00000246b9390a70;  1 drivers
v00000246b9358180_0 .net "in2", 31 0, L_00000246b9390e30;  1 drivers
v00000246b9357f00_0 .net "out", 31 0, L_00000246b93986a0;  alias, 1 drivers
S_00000246b90f8410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000246b9143350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b9399350 .functor AND 32, L_00000246b9391470, L_00000246b9391bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b9358b80_0 .net "in1", 31 0, L_00000246b9391470;  1 drivers
v00000246b9357780_0 .net "in2", 31 0, L_00000246b9391bf0;  1 drivers
v00000246b93584a0_0 .net "out", 31 0, L_00000246b9399350;  alias, 1 drivers
S_00000246b91315c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000246b9143350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b9399d60 .functor AND 32, L_00000246b93913d0, L_00000246b93909d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b9358040_0 .net "in1", 31 0, L_00000246b93913d0;  1 drivers
v00000246b9358680_0 .net "in2", 31 0, L_00000246b93909d0;  1 drivers
v00000246b9358c20_0 .net "out", 31 0, L_00000246b9399d60;  alias, 1 drivers
S_00000246b935a3a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000246b9143350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b9399e40 .functor AND 32, L_00000246b9390750, L_00000246b93924b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b9357820_0 .net "in1", 31 0, L_00000246b9390750;  1 drivers
v00000246b9358220_0 .net "in2", 31 0, L_00000246b93924b0;  1 drivers
v00000246b9358720_0 .net "out", 31 0, L_00000246b9399e40;  alias, 1 drivers
S_00000246b935a210 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000246b91431c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000246b92d5150 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000246b9399f90 .functor NOT 1, L_00000246b9391c90, C4<0>, C4<0>, C4<0>;
L_00000246b939a000 .functor NOT 1, L_00000246b93927d0, C4<0>, C4<0>, C4<0>;
L_00000246b92e0060 .functor NOT 1, L_00000246b9391650, C4<0>, C4<0>, C4<0>;
L_00000246b93a4800 .functor NOT 1, L_00000246b9391d30, C4<0>, C4<0>, C4<0>;
L_00000246b93a35a0 .functor AND 32, L_00000246b939a230, v00000246b9360d50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a2c70 .functor AND 32, L_00000246b939a1c0, L_00000246b94228b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a3ae0 .functor OR 32, L_00000246b93a35a0, L_00000246b93a2c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b93a45d0 .functor AND 32, L_00000246b93a4100, v00000246b9352ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a34c0 .functor OR 32, L_00000246b93a3ae0, L_00000246b93a45d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b93a3d80 .functor AND 32, L_00000246b93a46b0, L_00000246b9391f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a3b50 .functor OR 32, L_00000246b93a34c0, L_00000246b93a3d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b935c8b0_0 .net *"_ivl_1", 0 0, L_00000246b9391c90;  1 drivers
v00000246b935cbd0_0 .net *"_ivl_13", 0 0, L_00000246b9391650;  1 drivers
v00000246b935c130_0 .net *"_ivl_14", 0 0, L_00000246b92e0060;  1 drivers
v00000246b935d2b0_0 .net *"_ivl_19", 0 0, L_00000246b93916f0;  1 drivers
v00000246b935ba50_0 .net *"_ivl_2", 0 0, L_00000246b9399f90;  1 drivers
v00000246b935c1d0_0 .net *"_ivl_23", 0 0, L_00000246b9391b50;  1 drivers
v00000246b935c270_0 .net *"_ivl_27", 0 0, L_00000246b9391d30;  1 drivers
v00000246b935ad30_0 .net *"_ivl_28", 0 0, L_00000246b93a4800;  1 drivers
v00000246b935c310_0 .net *"_ivl_33", 0 0, L_00000246b9391830;  1 drivers
v00000246b935c950_0 .net *"_ivl_37", 0 0, L_00000246b9390390;  1 drivers
v00000246b935baf0_0 .net *"_ivl_40", 31 0, L_00000246b93a35a0;  1 drivers
v00000246b935bcd0_0 .net *"_ivl_42", 31 0, L_00000246b93a2c70;  1 drivers
v00000246b935c9f0_0 .net *"_ivl_44", 31 0, L_00000246b93a3ae0;  1 drivers
v00000246b935b0f0_0 .net *"_ivl_46", 31 0, L_00000246b93a45d0;  1 drivers
v00000246b935b190_0 .net *"_ivl_48", 31 0, L_00000246b93a34c0;  1 drivers
v00000246b935b870_0 .net *"_ivl_50", 31 0, L_00000246b93a3d80;  1 drivers
v00000246b935bb90_0 .net *"_ivl_7", 0 0, L_00000246b93927d0;  1 drivers
v00000246b935ca90_0 .net *"_ivl_8", 0 0, L_00000246b939a000;  1 drivers
v00000246b935cd10_0 .net "ina", 31 0, v00000246b9360d50_0;  alias, 1 drivers
v00000246b935beb0_0 .net "inb", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b935cb30_0 .net "inc", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b935cc70_0 .net "ind", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b935d350_0 .net "out", 31 0, L_00000246b93a3b50;  alias, 1 drivers
v00000246b935abf0_0 .net "s0", 31 0, L_00000246b939a230;  1 drivers
v00000246b935ac90_0 .net "s1", 31 0, L_00000246b939a1c0;  1 drivers
v00000246b935b230_0 .net "s2", 31 0, L_00000246b93a4100;  1 drivers
v00000246b935add0_0 .net "s3", 31 0, L_00000246b93a46b0;  1 drivers
v00000246b935ae70_0 .net "sel", 1 0, L_00000246b9395bb0;  alias, 1 drivers
L_00000246b9391c90 .part L_00000246b9395bb0, 1, 1;
LS_00000246b93915b0_0_0 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_4 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_8 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_12 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_16 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_20 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_24 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_0_28 .concat [ 1 1 1 1], L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90, L_00000246b9399f90;
LS_00000246b93915b0_1_0 .concat [ 4 4 4 4], LS_00000246b93915b0_0_0, LS_00000246b93915b0_0_4, LS_00000246b93915b0_0_8, LS_00000246b93915b0_0_12;
LS_00000246b93915b0_1_4 .concat [ 4 4 4 4], LS_00000246b93915b0_0_16, LS_00000246b93915b0_0_20, LS_00000246b93915b0_0_24, LS_00000246b93915b0_0_28;
L_00000246b93915b0 .concat [ 16 16 0 0], LS_00000246b93915b0_1_0, LS_00000246b93915b0_1_4;
L_00000246b93927d0 .part L_00000246b9395bb0, 0, 1;
LS_00000246b9392550_0_0 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_4 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_8 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_12 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_16 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_20 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_24 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_0_28 .concat [ 1 1 1 1], L_00000246b939a000, L_00000246b939a000, L_00000246b939a000, L_00000246b939a000;
LS_00000246b9392550_1_0 .concat [ 4 4 4 4], LS_00000246b9392550_0_0, LS_00000246b9392550_0_4, LS_00000246b9392550_0_8, LS_00000246b9392550_0_12;
LS_00000246b9392550_1_4 .concat [ 4 4 4 4], LS_00000246b9392550_0_16, LS_00000246b9392550_0_20, LS_00000246b9392550_0_24, LS_00000246b9392550_0_28;
L_00000246b9392550 .concat [ 16 16 0 0], LS_00000246b9392550_1_0, LS_00000246b9392550_1_4;
L_00000246b9391650 .part L_00000246b9395bb0, 1, 1;
LS_00000246b9391a10_0_0 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_4 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_8 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_12 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_16 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_20 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_24 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_0_28 .concat [ 1 1 1 1], L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060, L_00000246b92e0060;
LS_00000246b9391a10_1_0 .concat [ 4 4 4 4], LS_00000246b9391a10_0_0, LS_00000246b9391a10_0_4, LS_00000246b9391a10_0_8, LS_00000246b9391a10_0_12;
LS_00000246b9391a10_1_4 .concat [ 4 4 4 4], LS_00000246b9391a10_0_16, LS_00000246b9391a10_0_20, LS_00000246b9391a10_0_24, LS_00000246b9391a10_0_28;
L_00000246b9391a10 .concat [ 16 16 0 0], LS_00000246b9391a10_1_0, LS_00000246b9391a10_1_4;
L_00000246b93916f0 .part L_00000246b9395bb0, 0, 1;
LS_00000246b93904d0_0_0 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_4 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_8 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_12 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_16 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_20 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_24 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_0_28 .concat [ 1 1 1 1], L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0, L_00000246b93916f0;
LS_00000246b93904d0_1_0 .concat [ 4 4 4 4], LS_00000246b93904d0_0_0, LS_00000246b93904d0_0_4, LS_00000246b93904d0_0_8, LS_00000246b93904d0_0_12;
LS_00000246b93904d0_1_4 .concat [ 4 4 4 4], LS_00000246b93904d0_0_16, LS_00000246b93904d0_0_20, LS_00000246b93904d0_0_24, LS_00000246b93904d0_0_28;
L_00000246b93904d0 .concat [ 16 16 0 0], LS_00000246b93904d0_1_0, LS_00000246b93904d0_1_4;
L_00000246b9391b50 .part L_00000246b9395bb0, 1, 1;
LS_00000246b9391970_0_0 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_4 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_8 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_12 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_16 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_20 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_24 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_0_28 .concat [ 1 1 1 1], L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50, L_00000246b9391b50;
LS_00000246b9391970_1_0 .concat [ 4 4 4 4], LS_00000246b9391970_0_0, LS_00000246b9391970_0_4, LS_00000246b9391970_0_8, LS_00000246b9391970_0_12;
LS_00000246b9391970_1_4 .concat [ 4 4 4 4], LS_00000246b9391970_0_16, LS_00000246b9391970_0_20, LS_00000246b9391970_0_24, LS_00000246b9391970_0_28;
L_00000246b9391970 .concat [ 16 16 0 0], LS_00000246b9391970_1_0, LS_00000246b9391970_1_4;
L_00000246b9391d30 .part L_00000246b9395bb0, 0, 1;
LS_00000246b9391dd0_0_0 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_4 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_8 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_12 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_16 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_20 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_24 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_0_28 .concat [ 1 1 1 1], L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800, L_00000246b93a4800;
LS_00000246b9391dd0_1_0 .concat [ 4 4 4 4], LS_00000246b9391dd0_0_0, LS_00000246b9391dd0_0_4, LS_00000246b9391dd0_0_8, LS_00000246b9391dd0_0_12;
LS_00000246b9391dd0_1_4 .concat [ 4 4 4 4], LS_00000246b9391dd0_0_16, LS_00000246b9391dd0_0_20, LS_00000246b9391dd0_0_24, LS_00000246b9391dd0_0_28;
L_00000246b9391dd0 .concat [ 16 16 0 0], LS_00000246b9391dd0_1_0, LS_00000246b9391dd0_1_4;
L_00000246b9391830 .part L_00000246b9395bb0, 1, 1;
LS_00000246b9390890_0_0 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_4 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_8 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_12 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_16 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_20 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_24 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_0_28 .concat [ 1 1 1 1], L_00000246b9391830, L_00000246b9391830, L_00000246b9391830, L_00000246b9391830;
LS_00000246b9390890_1_0 .concat [ 4 4 4 4], LS_00000246b9390890_0_0, LS_00000246b9390890_0_4, LS_00000246b9390890_0_8, LS_00000246b9390890_0_12;
LS_00000246b9390890_1_4 .concat [ 4 4 4 4], LS_00000246b9390890_0_16, LS_00000246b9390890_0_20, LS_00000246b9390890_0_24, LS_00000246b9390890_0_28;
L_00000246b9390890 .concat [ 16 16 0 0], LS_00000246b9390890_1_0, LS_00000246b9390890_1_4;
L_00000246b9390390 .part L_00000246b9395bb0, 0, 1;
LS_00000246b9392230_0_0 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_4 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_8 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_12 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_16 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_20 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_24 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_0_28 .concat [ 1 1 1 1], L_00000246b9390390, L_00000246b9390390, L_00000246b9390390, L_00000246b9390390;
LS_00000246b9392230_1_0 .concat [ 4 4 4 4], LS_00000246b9392230_0_0, LS_00000246b9392230_0_4, LS_00000246b9392230_0_8, LS_00000246b9392230_0_12;
LS_00000246b9392230_1_4 .concat [ 4 4 4 4], LS_00000246b9392230_0_16, LS_00000246b9392230_0_20, LS_00000246b9392230_0_24, LS_00000246b9392230_0_28;
L_00000246b9392230 .concat [ 16 16 0 0], LS_00000246b9392230_1_0, LS_00000246b9392230_1_4;
S_00000246b935a080 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000246b935a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b939a230 .functor AND 32, L_00000246b93915b0, L_00000246b9392550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935c6d0_0 .net "in1", 31 0, L_00000246b93915b0;  1 drivers
v00000246b935bff0_0 .net "in2", 31 0, L_00000246b9392550;  1 drivers
v00000246b935d0d0_0 .net "out", 31 0, L_00000246b939a230;  alias, 1 drivers
S_00000246b935a6c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000246b935a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b939a1c0 .functor AND 32, L_00000246b9391a10, L_00000246b93904d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935c090_0 .net "in1", 31 0, L_00000246b9391a10;  1 drivers
v00000246b935bd70_0 .net "in2", 31 0, L_00000246b93904d0;  1 drivers
v00000246b935c590_0 .net "out", 31 0, L_00000246b939a1c0;  alias, 1 drivers
S_00000246b935a9e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000246b935a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a4100 .functor AND 32, L_00000246b9391970, L_00000246b9391dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935d170_0 .net "in1", 31 0, L_00000246b9391970;  1 drivers
v00000246b935b4b0_0 .net "in2", 31 0, L_00000246b9391dd0;  1 drivers
v00000246b935c770_0 .net "out", 31 0, L_00000246b93a4100;  alias, 1 drivers
S_00000246b935a850 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000246b935a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a46b0 .functor AND 32, L_00000246b9390890, L_00000246b9392230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935b550_0 .net "in1", 31 0, L_00000246b9390890;  1 drivers
v00000246b935d210_0 .net "in2", 31 0, L_00000246b9392230;  1 drivers
v00000246b935b5f0_0 .net "out", 31 0, L_00000246b93a46b0;  alias, 1 drivers
S_00000246b935a530 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000246b91431c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000246b92d5810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000246b93a3ca0 .functor NOT 1, L_00000246b93925f0, C4<0>, C4<0>, C4<0>;
L_00000246b93a3220 .functor NOT 1, L_00000246b9392690, C4<0>, C4<0>, C4<0>;
L_00000246b93a4720 .functor NOT 1, L_00000246b93920f0, C4<0>, C4<0>, C4<0>;
L_00000246b93a42c0 .functor NOT 1, L_00000246b9392870, C4<0>, C4<0>, C4<0>;
L_00000246b93a4410 .functor AND 32, L_00000246b93a4330, v00000246b9362330_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a3450 .functor AND 32, L_00000246b93a3e60, L_00000246b94228b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a2f80 .functor OR 32, L_00000246b93a4410, L_00000246b93a3450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b93a3a00 .functor AND 32, L_00000246b93a3d10, v00000246b9352ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a3290 .functor OR 32, L_00000246b93a2f80, L_00000246b93a3a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b93a2e30 .functor AND 32, L_00000246b93a43a0, L_00000246b9391f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a4480 .functor OR 32, L_00000246b93a3290, L_00000246b93a2e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b935d710_0 .net *"_ivl_1", 0 0, L_00000246b93925f0;  1 drivers
v00000246b935dfd0_0 .net *"_ivl_13", 0 0, L_00000246b93920f0;  1 drivers
v00000246b935e110_0 .net *"_ivl_14", 0 0, L_00000246b93a4720;  1 drivers
v00000246b935e430_0 .net *"_ivl_19", 0 0, L_00000246b9392190;  1 drivers
v00000246b935e1b0_0 .net *"_ivl_2", 0 0, L_00000246b93a3ca0;  1 drivers
v00000246b935d5d0_0 .net *"_ivl_23", 0 0, L_00000246b9390ed0;  1 drivers
v00000246b935d850_0 .net *"_ivl_27", 0 0, L_00000246b9392870;  1 drivers
v00000246b935e890_0 .net *"_ivl_28", 0 0, L_00000246b93a42c0;  1 drivers
v00000246b935d8f0_0 .net *"_ivl_33", 0 0, L_00000246b9391e70;  1 drivers
v00000246b935d990_0 .net *"_ivl_37", 0 0, L_00000246b9392910;  1 drivers
v00000246b935da30_0 .net *"_ivl_40", 31 0, L_00000246b93a4410;  1 drivers
v00000246b935de90_0 .net *"_ivl_42", 31 0, L_00000246b93a3450;  1 drivers
v00000246b935e2f0_0 .net *"_ivl_44", 31 0, L_00000246b93a2f80;  1 drivers
v00000246b935e250_0 .net *"_ivl_46", 31 0, L_00000246b93a3a00;  1 drivers
v00000246b935e390_0 .net *"_ivl_48", 31 0, L_00000246b93a3290;  1 drivers
v00000246b935e9d0_0 .net *"_ivl_50", 31 0, L_00000246b93a2e30;  1 drivers
v00000246b935ea70_0 .net *"_ivl_7", 0 0, L_00000246b9392690;  1 drivers
v00000246b935d3f0_0 .net *"_ivl_8", 0 0, L_00000246b93a3220;  1 drivers
v00000246b935e570_0 .net "ina", 31 0, v00000246b9362330_0;  alias, 1 drivers
v00000246b935e6b0_0 .net "inb", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b935d490_0 .net "inc", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b935d530_0 .net "ind", 31 0, L_00000246b9391f10;  alias, 1 drivers
v00000246b935dad0_0 .net "out", 31 0, L_00000246b93a4480;  alias, 1 drivers
v00000246b935db70_0 .net "s0", 31 0, L_00000246b93a4330;  1 drivers
v00000246b935dc10_0 .net "s1", 31 0, L_00000246b93a3e60;  1 drivers
v00000246b935dcb0_0 .net "s2", 31 0, L_00000246b93a3d10;  1 drivers
v00000246b9361750_0 .net "s3", 31 0, L_00000246b93a43a0;  1 drivers
v00000246b9361070_0 .net "sel", 1 0, L_00000246b93968d0;  alias, 1 drivers
L_00000246b93925f0 .part L_00000246b93968d0, 1, 1;
LS_00000246b93918d0_0_0 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_4 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_8 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_12 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_16 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_20 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_24 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_0_28 .concat [ 1 1 1 1], L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0, L_00000246b93a3ca0;
LS_00000246b93918d0_1_0 .concat [ 4 4 4 4], LS_00000246b93918d0_0_0, LS_00000246b93918d0_0_4, LS_00000246b93918d0_0_8, LS_00000246b93918d0_0_12;
LS_00000246b93918d0_1_4 .concat [ 4 4 4 4], LS_00000246b93918d0_0_16, LS_00000246b93918d0_0_20, LS_00000246b93918d0_0_24, LS_00000246b93918d0_0_28;
L_00000246b93918d0 .concat [ 16 16 0 0], LS_00000246b93918d0_1_0, LS_00000246b93918d0_1_4;
L_00000246b9392690 .part L_00000246b93968d0, 0, 1;
LS_00000246b9392af0_0_0 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_4 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_8 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_12 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_16 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_20 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_24 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_0_28 .concat [ 1 1 1 1], L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220, L_00000246b93a3220;
LS_00000246b9392af0_1_0 .concat [ 4 4 4 4], LS_00000246b9392af0_0_0, LS_00000246b9392af0_0_4, LS_00000246b9392af0_0_8, LS_00000246b9392af0_0_12;
LS_00000246b9392af0_1_4 .concat [ 4 4 4 4], LS_00000246b9392af0_0_16, LS_00000246b9392af0_0_20, LS_00000246b9392af0_0_24, LS_00000246b9392af0_0_28;
L_00000246b9392af0 .concat [ 16 16 0 0], LS_00000246b9392af0_1_0, LS_00000246b9392af0_1_4;
L_00000246b93920f0 .part L_00000246b93968d0, 1, 1;
LS_00000246b9391150_0_0 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_4 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_8 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_12 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_16 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_20 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_24 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_0_28 .concat [ 1 1 1 1], L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720, L_00000246b93a4720;
LS_00000246b9391150_1_0 .concat [ 4 4 4 4], LS_00000246b9391150_0_0, LS_00000246b9391150_0_4, LS_00000246b9391150_0_8, LS_00000246b9391150_0_12;
LS_00000246b9391150_1_4 .concat [ 4 4 4 4], LS_00000246b9391150_0_16, LS_00000246b9391150_0_20, LS_00000246b9391150_0_24, LS_00000246b9391150_0_28;
L_00000246b9391150 .concat [ 16 16 0 0], LS_00000246b9391150_1_0, LS_00000246b9391150_1_4;
L_00000246b9392190 .part L_00000246b93968d0, 0, 1;
LS_00000246b9390930_0_0 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_4 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_8 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_12 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_16 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_20 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_24 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_0_28 .concat [ 1 1 1 1], L_00000246b9392190, L_00000246b9392190, L_00000246b9392190, L_00000246b9392190;
LS_00000246b9390930_1_0 .concat [ 4 4 4 4], LS_00000246b9390930_0_0, LS_00000246b9390930_0_4, LS_00000246b9390930_0_8, LS_00000246b9390930_0_12;
LS_00000246b9390930_1_4 .concat [ 4 4 4 4], LS_00000246b9390930_0_16, LS_00000246b9390930_0_20, LS_00000246b9390930_0_24, LS_00000246b9390930_0_28;
L_00000246b9390930 .concat [ 16 16 0 0], LS_00000246b9390930_1_0, LS_00000246b9390930_1_4;
L_00000246b9390ed0 .part L_00000246b93968d0, 1, 1;
LS_00000246b9392730_0_0 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_4 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_8 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_12 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_16 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_20 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_24 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_0_28 .concat [ 1 1 1 1], L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0, L_00000246b9390ed0;
LS_00000246b9392730_1_0 .concat [ 4 4 4 4], LS_00000246b9392730_0_0, LS_00000246b9392730_0_4, LS_00000246b9392730_0_8, LS_00000246b9392730_0_12;
LS_00000246b9392730_1_4 .concat [ 4 4 4 4], LS_00000246b9392730_0_16, LS_00000246b9392730_0_20, LS_00000246b9392730_0_24, LS_00000246b9392730_0_28;
L_00000246b9392730 .concat [ 16 16 0 0], LS_00000246b9392730_1_0, LS_00000246b9392730_1_4;
L_00000246b9392870 .part L_00000246b93968d0, 0, 1;
LS_00000246b93907f0_0_0 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_4 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_8 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_12 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_16 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_20 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_24 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_0_28 .concat [ 1 1 1 1], L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0, L_00000246b93a42c0;
LS_00000246b93907f0_1_0 .concat [ 4 4 4 4], LS_00000246b93907f0_0_0, LS_00000246b93907f0_0_4, LS_00000246b93907f0_0_8, LS_00000246b93907f0_0_12;
LS_00000246b93907f0_1_4 .concat [ 4 4 4 4], LS_00000246b93907f0_0_16, LS_00000246b93907f0_0_20, LS_00000246b93907f0_0_24, LS_00000246b93907f0_0_28;
L_00000246b93907f0 .concat [ 16 16 0 0], LS_00000246b93907f0_1_0, LS_00000246b93907f0_1_4;
L_00000246b9391e70 .part L_00000246b93968d0, 1, 1;
LS_00000246b9390f70_0_0 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_4 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_8 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_12 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_16 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_20 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_24 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_0_28 .concat [ 1 1 1 1], L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70, L_00000246b9391e70;
LS_00000246b9390f70_1_0 .concat [ 4 4 4 4], LS_00000246b9390f70_0_0, LS_00000246b9390f70_0_4, LS_00000246b9390f70_0_8, LS_00000246b9390f70_0_12;
LS_00000246b9390f70_1_4 .concat [ 4 4 4 4], LS_00000246b9390f70_0_16, LS_00000246b9390f70_0_20, LS_00000246b9390f70_0_24, LS_00000246b9390f70_0_28;
L_00000246b9390f70 .concat [ 16 16 0 0], LS_00000246b9390f70_1_0, LS_00000246b9390f70_1_4;
L_00000246b9392910 .part L_00000246b93968d0, 0, 1;
LS_00000246b93929b0_0_0 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_4 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_8 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_12 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_16 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_20 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_24 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_0_28 .concat [ 1 1 1 1], L_00000246b9392910, L_00000246b9392910, L_00000246b9392910, L_00000246b9392910;
LS_00000246b93929b0_1_0 .concat [ 4 4 4 4], LS_00000246b93929b0_0_0, LS_00000246b93929b0_0_4, LS_00000246b93929b0_0_8, LS_00000246b93929b0_0_12;
LS_00000246b93929b0_1_4 .concat [ 4 4 4 4], LS_00000246b93929b0_0_16, LS_00000246b93929b0_0_20, LS_00000246b93929b0_0_24, LS_00000246b93929b0_0_28;
L_00000246b93929b0 .concat [ 16 16 0 0], LS_00000246b93929b0_1_0, LS_00000246b93929b0_1_4;
S_00000246b9359bd0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000246b935a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a4330 .functor AND 32, L_00000246b93918d0, L_00000246b9392af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935af10_0 .net "in1", 31 0, L_00000246b93918d0;  1 drivers
v00000246b935dd50_0 .net "in2", 31 0, L_00000246b9392af0;  1 drivers
v00000246b935d7b0_0 .net "out", 31 0, L_00000246b93a4330;  alias, 1 drivers
S_00000246b9359d60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000246b935a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a3e60 .functor AND 32, L_00000246b9391150, L_00000246b9390930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935df30_0 .net "in1", 31 0, L_00000246b9391150;  1 drivers
v00000246b935e610_0 .net "in2", 31 0, L_00000246b9390930;  1 drivers
v00000246b935e930_0 .net "out", 31 0, L_00000246b93a3e60;  alias, 1 drivers
S_00000246b9359ef0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000246b935a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a3d10 .functor AND 32, L_00000246b9392730, L_00000246b93907f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935e4d0_0 .net "in1", 31 0, L_00000246b9392730;  1 drivers
v00000246b935d670_0 .net "in2", 31 0, L_00000246b93907f0;  1 drivers
v00000246b935e070_0 .net "out", 31 0, L_00000246b93a3d10;  alias, 1 drivers
S_00000246b935f550 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000246b935a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000246b93a43a0 .functor AND 32, L_00000246b9390f70, L_00000246b93929b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000246b935e750_0 .net "in1", 31 0, L_00000246b9390f70;  1 drivers
v00000246b935ddf0_0 .net "in2", 31 0, L_00000246b93929b0;  1 drivers
v00000246b935e7f0_0 .net "out", 31 0, L_00000246b93a43a0;  alias, 1 drivers
S_00000246b935fb90 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000246b9364bc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9364bf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b9364c30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9364c68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b9364ca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9364cd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9364d10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b9364d48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b9364d80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b9364db8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9364df0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b9364e28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9364e60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9364e98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9364ed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9364f08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9364f40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9364f78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9364fb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9364fe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9365020 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9365058 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9365090 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b93650c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9365100 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b93617f0_0 .var "EX1_PC", 31 0;
v00000246b9362a10_0 .var "EX1_PFC", 31 0;
v00000246b9360d50_0 .var "EX1_forward_to_B", 31 0;
v00000246b9361f70_0 .var "EX1_is_beq", 0 0;
v00000246b9360fd0_0 .var "EX1_is_bne", 0 0;
v00000246b93619d0_0 .var "EX1_is_jal", 0 0;
v00000246b9363190_0 .var "EX1_is_jr", 0 0;
v00000246b9362bf0_0 .var "EX1_is_oper2_immed", 0 0;
v00000246b9361a70_0 .var "EX1_memread", 0 0;
v00000246b9362150_0 .var "EX1_memwrite", 0 0;
v00000246b9361430_0 .var "EX1_opcode", 11 0;
v00000246b93621f0_0 .var "EX1_predicted", 0 0;
v00000246b9362830_0 .var "EX1_rd_ind", 4 0;
v00000246b9361b10_0 .var "EX1_rd_indzero", 0 0;
v00000246b9361bb0_0 .var "EX1_regwrite", 0 0;
v00000246b9362ab0_0 .var "EX1_rs1", 31 0;
v00000246b9362290_0 .var "EX1_rs1_ind", 4 0;
v00000246b9362330_0 .var "EX1_rs2", 31 0;
v00000246b9362e70_0 .var "EX1_rs2_ind", 4 0;
v00000246b9361110_0 .net "FLUSH", 0 0, v00000246b936b8d0_0;  alias, 1 drivers
v00000246b9362470_0 .net "ID_PC", 31 0, v00000246b9368770_0;  alias, 1 drivers
v00000246b93611b0_0 .net "ID_PFC_to_EX", 31 0, L_00000246b9396dd0;  alias, 1 drivers
v00000246b9362d30_0 .net "ID_forward_to_B", 31 0, L_00000246b9396ab0;  alias, 1 drivers
v00000246b9362c90_0 .net "ID_is_beq", 0 0, L_00000246b9397af0;  alias, 1 drivers
v00000246b9362510_0 .net "ID_is_bne", 0 0, L_00000246b9395430;  alias, 1 drivers
v00000246b93625b0_0 .net "ID_is_jal", 0 0, L_00000246b9397ff0;  alias, 1 drivers
v00000246b9362b50_0 .net "ID_is_jr", 0 0, L_00000246b9395570;  alias, 1 drivers
v00000246b93632d0_0 .net "ID_is_oper2_immed", 0 0, L_00000246b9399ac0;  alias, 1 drivers
v00000246b93614d0_0 .net "ID_memread", 0 0, L_00000246b9397cd0;  alias, 1 drivers
v00000246b9360c10_0 .net "ID_memwrite", 0 0, L_00000246b93981d0;  alias, 1 drivers
v00000246b9361cf0_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
v00000246b9362dd0_0 .net "ID_predicted", 0 0, v00000246b936b470_0;  alias, 1 drivers
v00000246b9361c50_0 .net "ID_rd_ind", 4 0, v00000246b93876a0_0;  alias, 1 drivers
v00000246b9362f10_0 .net "ID_rd_indzero", 0 0, L_00000246b9397d70;  1 drivers
v00000246b9362650_0 .net "ID_regwrite", 0 0, L_00000246b9398130;  alias, 1 drivers
v00000246b9360cb0_0 .net "ID_rs1", 31 0, v00000246b936f2f0_0;  alias, 1 drivers
v00000246b9360e90_0 .net "ID_rs1_ind", 4 0, v00000246b9387740_0;  alias, 1 drivers
v00000246b9361e30_0 .net "ID_rs2", 31 0, v00000246b936f390_0;  alias, 1 drivers
v00000246b9361ed0_0 .net "ID_rs2_ind", 4 0, v00000246b9387060_0;  alias, 1 drivers
v00000246b9361250_0 .net "clk", 0 0, L_00000246b9398cc0;  1 drivers
v00000246b9361610_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d5990 .event posedge, v00000246b93524b0_0, v00000246b9361250_0;
S_00000246b935ef10 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000246b9365140 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9365178 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b93651b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b93651e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b9365220 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9365258 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9365290 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b93652c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b9365300 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b9365338 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9365370 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b93653a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b93653e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9365418 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9365450 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9365488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b93654c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b93654f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9365530 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9365568 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b93655a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b93655d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9365610 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9365648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9365680 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b9362fb0_0 .net "EX1_ALU_OPER1", 31 0, L_00000246b939a0e0;  alias, 1 drivers
v00000246b9363050_0 .net "EX1_ALU_OPER2", 31 0, L_00000246b93a3b50;  alias, 1 drivers
v00000246b93626f0_0 .net "EX1_PC", 31 0, v00000246b93617f0_0;  alias, 1 drivers
v00000246b9360df0_0 .net "EX1_PFC_to_IF", 31 0, L_00000246b9390bb0;  alias, 1 drivers
v00000246b9362790_0 .net "EX1_forward_to_B", 31 0, v00000246b9360d50_0;  alias, 1 drivers
v00000246b9363d70_0 .net "EX1_is_beq", 0 0, v00000246b9361f70_0;  alias, 1 drivers
v00000246b9363ff0_0 .net "EX1_is_bne", 0 0, v00000246b9360fd0_0;  alias, 1 drivers
v00000246b9363f50_0 .net "EX1_is_jal", 0 0, v00000246b93619d0_0;  alias, 1 drivers
v00000246b9363c30_0 .net "EX1_is_jr", 0 0, v00000246b9363190_0;  alias, 1 drivers
v00000246b93644f0_0 .net "EX1_is_oper2_immed", 0 0, v00000246b9362bf0_0;  alias, 1 drivers
v00000246b93646d0_0 .net "EX1_memread", 0 0, v00000246b9361a70_0;  alias, 1 drivers
v00000246b93643b0_0 .net "EX1_memwrite", 0 0, v00000246b9362150_0;  alias, 1 drivers
v00000246b9363550_0 .net "EX1_opcode", 11 0, v00000246b9361430_0;  alias, 1 drivers
v00000246b9363cd0_0 .net "EX1_predicted", 0 0, v00000246b93621f0_0;  alias, 1 drivers
v00000246b9363e10_0 .net "EX1_rd_ind", 4 0, v00000246b9362830_0;  alias, 1 drivers
v00000246b9364270_0 .net "EX1_rd_indzero", 0 0, v00000246b9361b10_0;  alias, 1 drivers
v00000246b9364590_0 .net "EX1_regwrite", 0 0, v00000246b9361bb0_0;  alias, 1 drivers
v00000246b9364450_0 .net "EX1_rs1", 31 0, v00000246b9362ab0_0;  alias, 1 drivers
v00000246b9364630_0 .net "EX1_rs1_ind", 4 0, v00000246b9362290_0;  alias, 1 drivers
v00000246b9364090_0 .net "EX1_rs2_ind", 4 0, v00000246b9362e70_0;  alias, 1 drivers
v00000246b9364130_0 .net "EX1_rs2_out", 31 0, L_00000246b93a4480;  alias, 1 drivers
v00000246b9364770_0 .var "EX2_ALU_OPER1", 31 0;
v00000246b9363af0_0 .var "EX2_ALU_OPER2", 31 0;
v00000246b93641d0_0 .var "EX2_PC", 31 0;
v00000246b9363870_0 .var "EX2_PFC_to_IF", 31 0;
v00000246b9364810_0 .var "EX2_forward_to_B", 31 0;
v00000246b93648b0_0 .var "EX2_is_beq", 0 0;
v00000246b9364310_0 .var "EX2_is_bne", 0 0;
v00000246b9363eb0_0 .var "EX2_is_jal", 0 0;
v00000246b9364950_0 .var "EX2_is_jr", 0 0;
v00000246b9363730_0 .var "EX2_is_oper2_immed", 0 0;
v00000246b93649f0_0 .var "EX2_memread", 0 0;
v00000246b9364a90_0 .var "EX2_memwrite", 0 0;
v00000246b93635f0_0 .var "EX2_opcode", 11 0;
v00000246b9363410_0 .var "EX2_predicted", 0 0;
v00000246b9363b90_0 .var "EX2_rd_ind", 4 0;
v00000246b93634b0_0 .var "EX2_rd_indzero", 0 0;
v00000246b9363690_0 .var "EX2_regwrite", 0 0;
v00000246b93637d0_0 .var "EX2_rs1", 31 0;
v00000246b9363910_0 .var "EX2_rs1_ind", 4 0;
v00000246b93639b0_0 .var "EX2_rs2_ind", 4 0;
v00000246b9363a50_0 .var "EX2_rs2_out", 31 0;
v00000246b936b1f0_0 .net "FLUSH", 0 0, v00000246b936a070_0;  alias, 1 drivers
v00000246b936bf10_0 .net "clk", 0 0, L_00000246b93a3c30;  1 drivers
v00000246b936a750_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d49d0 .event posedge, v00000246b93524b0_0, v00000246b936bf10_0;
S_00000246b93609a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000246b936f6e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b936f718 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b936f750 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b936f788 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b936f7c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b936f7f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b936f830 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b936f868 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b936f8a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b936f8d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b936f910 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b936f948 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b936f980 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b936f9b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b936f9f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b936fa28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b936fa60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b936fa98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b936fad0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b936fb08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b936fb40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b936fb78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b936fbb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b936fbe8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b936fc20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000246b9399f20 .functor OR 1, L_00000246b9397af0, L_00000246b9395430, C4<0>, C4<0>;
L_00000246b9398b00 .functor AND 1, L_00000246b9399f20, L_00000246b9398c50, C4<1>, C4<1>;
L_00000246b9399660 .functor OR 1, L_00000246b9397af0, L_00000246b9395430, C4<0>, C4<0>;
L_00000246b93996d0 .functor AND 1, L_00000246b9399660, L_00000246b9398c50, C4<1>, C4<1>;
L_00000246b9398f60 .functor OR 1, L_00000246b9397af0, L_00000246b9395430, C4<0>, C4<0>;
L_00000246b9399a50 .functor AND 1, L_00000246b9398f60, v00000246b936b470_0, C4<1>, C4<1>;
v00000246b9369170_0 .net "EX1_memread", 0 0, v00000246b9361a70_0;  alias, 1 drivers
v00000246b9369670_0 .net "EX1_opcode", 11 0, v00000246b9361430_0;  alias, 1 drivers
v00000246b9367730_0 .net "EX1_rd_ind", 4 0, v00000246b9362830_0;  alias, 1 drivers
v00000246b9367870_0 .net "EX1_rd_indzero", 0 0, v00000246b9361b10_0;  alias, 1 drivers
v00000246b9369990_0 .net "EX2_memread", 0 0, v00000246b93649f0_0;  alias, 1 drivers
v00000246b9368810_0 .net "EX2_opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
v00000246b9368950_0 .net "EX2_rd_ind", 4 0, v00000246b9363b90_0;  alias, 1 drivers
v00000246b9369a30_0 .net "EX2_rd_indzero", 0 0, v00000246b93634b0_0;  alias, 1 drivers
v00000246b9369490_0 .net "ID_EX1_flush", 0 0, v00000246b936b8d0_0;  alias, 1 drivers
v00000246b9368ef0_0 .net "ID_EX2_flush", 0 0, v00000246b936a070_0;  alias, 1 drivers
v00000246b9368c70_0 .net "ID_is_beq", 0 0, L_00000246b9397af0;  alias, 1 drivers
v00000246b93681d0_0 .net "ID_is_bne", 0 0, L_00000246b9395430;  alias, 1 drivers
v00000246b9368a90_0 .net "ID_is_j", 0 0, L_00000246b9397b90;  alias, 1 drivers
v00000246b9367c30_0 .net "ID_is_jal", 0 0, L_00000246b9397ff0;  alias, 1 drivers
v00000246b9369710_0 .net "ID_is_jr", 0 0, L_00000246b9395570;  alias, 1 drivers
v00000246b9367cd0_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
v00000246b9369e90_0 .net "ID_rs1_ind", 4 0, v00000246b9387740_0;  alias, 1 drivers
v00000246b9368270_0 .net "ID_rs2_ind", 4 0, v00000246b9387060_0;  alias, 1 drivers
v00000246b9369210_0 .net "IF_ID_flush", 0 0, v00000246b936e530_0;  alias, 1 drivers
v00000246b9367a50_0 .net "IF_ID_write", 0 0, v00000246b936d810_0;  alias, 1 drivers
v00000246b9369d50_0 .net "PC_src", 2 0, L_00000246b93965b0;  alias, 1 drivers
v00000246b9368590_0 .net "PFC_to_EX", 31 0, L_00000246b9396dd0;  alias, 1 drivers
v00000246b9367910_0 .net "PFC_to_IF", 31 0, L_00000246b9397550;  alias, 1 drivers
v00000246b9369350_0 .net "WB_rd_ind", 4 0, v00000246b9382600_0;  alias, 1 drivers
v00000246b9368b30_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  alias, 1 drivers
v00000246b9368d10_0 .net *"_ivl_11", 0 0, L_00000246b93996d0;  1 drivers
v00000246b93698f0_0 .net *"_ivl_13", 10 0, L_00000246b9395e30;  1 drivers
v00000246b9367af0_0 .net *"_ivl_15", 10 0, L_00000246b9397190;  1 drivers
v00000246b9368090_0 .net *"_ivl_16", 10 0, L_00000246b93977d0;  1 drivers
v00000246b9368450_0 .net *"_ivl_19", 10 0, L_00000246b9395c50;  1 drivers
v00000246b93688b0_0 .net *"_ivl_20", 10 0, L_00000246b9396bf0;  1 drivers
v00000246b9368f90_0 .net *"_ivl_25", 0 0, L_00000246b9398f60;  1 drivers
v00000246b93689f0_0 .net *"_ivl_27", 0 0, L_00000246b9399a50;  1 drivers
v00000246b93692b0_0 .net *"_ivl_29", 10 0, L_00000246b93963d0;  1 drivers
v00000246b9368bd0_0 .net *"_ivl_3", 0 0, L_00000246b9399f20;  1 drivers
L_00000246b93b01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000246b9367b90_0 .net/2u *"_ivl_30", 10 0, L_00000246b93b01f0;  1 drivers
v00000246b93684f0_0 .net *"_ivl_32", 10 0, L_00000246b9395cf0;  1 drivers
v00000246b93697b0_0 .net *"_ivl_35", 10 0, L_00000246b9397370;  1 drivers
v00000246b9368310_0 .net *"_ivl_37", 10 0, L_00000246b9397410;  1 drivers
v00000246b9368db0_0 .net *"_ivl_38", 10 0, L_00000246b9397a50;  1 drivers
v00000246b93683b0_0 .net *"_ivl_40", 10 0, L_00000246b9396790;  1 drivers
L_00000246b93b0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9369030_0 .net/2s *"_ivl_45", 20 0, L_00000246b93b0238;  1 drivers
L_00000246b93b0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9368e50_0 .net/2s *"_ivl_50", 20 0, L_00000246b93b0280;  1 drivers
v00000246b9368630_0 .net *"_ivl_9", 0 0, L_00000246b9399660;  1 drivers
v00000246b9369530_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b9369c10_0 .net "forward_to_B", 31 0, L_00000246b9396ab0;  alias, 1 drivers
v00000246b9367e10_0 .net "imm", 31 0, v00000246b936c7d0_0;  1 drivers
v00000246b93690d0_0 .net "inst", 31 0, v00000246b93686d0_0;  alias, 1 drivers
v00000246b9369ad0_0 .net "is_branch_and_taken", 0 0, L_00000246b9398b00;  alias, 1 drivers
v00000246b9367eb0_0 .net "is_oper2_immed", 0 0, L_00000246b9399ac0;  alias, 1 drivers
v00000246b93693f0_0 .net "mem_read", 0 0, L_00000246b9397cd0;  alias, 1 drivers
v00000246b93695d0_0 .net "mem_write", 0 0, L_00000246b93981d0;  alias, 1 drivers
v00000246b9367d70_0 .net "pc", 31 0, v00000246b9368770_0;  alias, 1 drivers
v00000246b9369850_0 .net "pc_write", 0 0, v00000246b936d450_0;  alias, 1 drivers
v00000246b9367f50_0 .net "predicted", 0 0, L_00000246b9398c50;  1 drivers
v00000246b9369b70_0 .net "predicted_to_EX", 0 0, v00000246b936b470_0;  alias, 1 drivers
v00000246b9369cb0_0 .net "reg_write", 0 0, L_00000246b9398130;  alias, 1 drivers
v00000246b9369df0_0 .net "reg_write_from_wb", 0 0, v00000246b9382a60_0;  alias, 1 drivers
v00000246b93677d0_0 .net "rs1", 31 0, v00000246b936f2f0_0;  alias, 1 drivers
v00000246b93679b0_0 .net "rs2", 31 0, v00000246b936f390_0;  alias, 1 drivers
v00000246b9367ff0_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
v00000246b9368130_0 .net "wr_reg_data", 31 0, L_00000246b94228b0;  alias, 1 drivers
L_00000246b9396ab0 .functor MUXZ 32, v00000246b936f390_0, v00000246b936c7d0_0, L_00000246b9399ac0, C4<>;
L_00000246b9395e30 .part v00000246b9368770_0, 0, 11;
L_00000246b9397190 .part v00000246b93686d0_0, 0, 11;
L_00000246b93977d0 .arith/sum 11, L_00000246b9395e30, L_00000246b9397190;
L_00000246b9395c50 .part v00000246b93686d0_0, 0, 11;
L_00000246b9396bf0 .functor MUXZ 11, L_00000246b9395c50, L_00000246b93977d0, L_00000246b93996d0, C4<>;
L_00000246b93963d0 .part v00000246b9368770_0, 0, 11;
L_00000246b9395cf0 .arith/sum 11, L_00000246b93963d0, L_00000246b93b01f0;
L_00000246b9397370 .part v00000246b9368770_0, 0, 11;
L_00000246b9397410 .part v00000246b93686d0_0, 0, 11;
L_00000246b9397a50 .arith/sum 11, L_00000246b9397370, L_00000246b9397410;
L_00000246b9396790 .functor MUXZ 11, L_00000246b9397a50, L_00000246b9395cf0, L_00000246b9399a50, C4<>;
L_00000246b9397550 .concat8 [ 11 21 0 0], L_00000246b9396bf0, L_00000246b93b0238;
L_00000246b9396dd0 .concat8 [ 11 21 0 0], L_00000246b9396790, L_00000246b93b0280;
S_00000246b935f0a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000246b93609a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000246b936fc60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b936fc98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b936fcd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b936fd08 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b936fd40 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b936fd78 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b936fdb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b936fde8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b936fe20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b936fe58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b936fe90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b936fec8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b936ff00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b936ff38 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b936ff70 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b936ffa8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b936ffe0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9370018 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9370050 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9370088 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b93700c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b93700f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9370130 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9370168 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b93701a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000246b93992e0 .functor OR 1, L_00000246b9398c50, L_00000246b9396830, C4<0>, C4<0>;
L_00000246b93987f0 .functor OR 1, L_00000246b93992e0, L_00000246b9395f70, C4<0>, C4<0>;
v00000246b936a570_0 .net "EX1_opcode", 11 0, v00000246b9361430_0;  alias, 1 drivers
v00000246b936bd30_0 .net "EX2_opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
v00000246b936b010_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
v00000246b936a610_0 .net "PC_src", 2 0, L_00000246b93965b0;  alias, 1 drivers
v00000246b936c5f0_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  alias, 1 drivers
L_00000246b93b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000246b936acf0_0 .net/2u *"_ivl_0", 2 0, L_00000246b93b03e8;  1 drivers
v00000246b936a9d0_0 .net *"_ivl_10", 0 0, L_00000246b9396510;  1 drivers
L_00000246b93b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000246b936c2d0_0 .net/2u *"_ivl_12", 2 0, L_00000246b93b0508;  1 drivers
L_00000246b93b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ad90_0 .net/2u *"_ivl_14", 11 0, L_00000246b93b0550;  1 drivers
v00000246b936bc90_0 .net *"_ivl_16", 0 0, L_00000246b9396830;  1 drivers
v00000246b936c190_0 .net *"_ivl_19", 0 0, L_00000246b93992e0;  1 drivers
L_00000246b93b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ba10_0 .net/2u *"_ivl_2", 11 0, L_00000246b93b0430;  1 drivers
L_00000246b93b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936c370_0 .net/2u *"_ivl_20", 11 0, L_00000246b93b0598;  1 drivers
v00000246b936ae30_0 .net *"_ivl_22", 0 0, L_00000246b9395f70;  1 drivers
v00000246b936aed0_0 .net *"_ivl_25", 0 0, L_00000246b93987f0;  1 drivers
L_00000246b93b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000246b936b830_0 .net/2u *"_ivl_26", 2 0, L_00000246b93b05e0;  1 drivers
L_00000246b93b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000246b936a390_0 .net/2u *"_ivl_28", 2 0, L_00000246b93b0628;  1 drivers
v00000246b936be70_0 .net *"_ivl_30", 2 0, L_00000246b9396010;  1 drivers
v00000246b936b510_0 .net *"_ivl_32", 2 0, L_00000246b9397910;  1 drivers
v00000246b936b3d0_0 .net *"_ivl_34", 2 0, L_00000246b9396290;  1 drivers
v00000246b936bab0_0 .net *"_ivl_4", 0 0, L_00000246b93954d0;  1 drivers
L_00000246b93b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000246b936a1b0_0 .net/2u *"_ivl_6", 2 0, L_00000246b93b0478;  1 drivers
L_00000246b93b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000246b936c410_0 .net/2u *"_ivl_8", 11 0, L_00000246b93b04c0;  1 drivers
v00000246b936b150_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b936b650_0 .net "predicted", 0 0, L_00000246b9398c50;  alias, 1 drivers
v00000246b936c4b0_0 .net "predicted_to_EX", 0 0, v00000246b936b470_0;  alias, 1 drivers
v00000246b936c550_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
v00000246b936c690_0 .net "state", 1 0, v00000246b936ac50_0;  1 drivers
L_00000246b93954d0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0430;
L_00000246b9396510 .cmp/eq 12, v00000246b9361430_0, L_00000246b93b04c0;
L_00000246b9396830 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0550;
L_00000246b9395f70 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0598;
L_00000246b9396010 .functor MUXZ 3, L_00000246b93b0628, L_00000246b93b05e0, L_00000246b93987f0, C4<>;
L_00000246b9397910 .functor MUXZ 3, L_00000246b9396010, L_00000246b93b0508, L_00000246b9396510, C4<>;
L_00000246b9396290 .functor MUXZ 3, L_00000246b9397910, L_00000246b93b0478, L_00000246b93954d0, C4<>;
L_00000246b93965b0 .functor MUXZ 3, L_00000246b9396290, L_00000246b93b03e8, L_00000246b93a4870, C4<>;
S_00000246b935fd20 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000246b935f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000246b93701e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9370218 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b9370250 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9370288 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b93702c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b93702f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9370330 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b9370368 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b93703a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b93703d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9370410 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b9370448 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9370480 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b93704b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b93704f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9370528 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9370560 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9370598 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b93705d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9370608 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9370640 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9370678 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b93706b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b93706e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9370720 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000246b9398780 .functor OR 1, L_00000246b93974b0, L_00000246b9396470, C4<0>, C4<0>;
L_00000246b9399c80 .functor OR 1, L_00000246b9395ed0, L_00000246b9395390, C4<0>, C4<0>;
L_00000246b9399120 .functor AND 1, L_00000246b9398780, L_00000246b9399c80, C4<1>, C4<1>;
L_00000246b9399270 .functor NOT 1, L_00000246b9399120, C4<0>, C4<0>, C4<0>;
L_00000246b93997b0 .functor OR 1, v00000246b9393090_0, L_00000246b9399270, C4<0>, C4<0>;
L_00000246b9398c50 .functor NOT 1, L_00000246b93997b0, C4<0>, C4<0>, C4<0>;
v00000246b936b290_0 .net "EX_opcode", 11 0, v00000246b93635f0_0;  alias, 1 drivers
v00000246b936c050_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
v00000246b936a930_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  alias, 1 drivers
L_00000246b93b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000246b936bfb0_0 .net/2u *"_ivl_0", 11 0, L_00000246b93b02c8;  1 drivers
L_00000246b93b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000246b936a4d0_0 .net/2u *"_ivl_10", 1 0, L_00000246b93b0358;  1 drivers
v00000246b936aa70_0 .net *"_ivl_12", 0 0, L_00000246b9395ed0;  1 drivers
L_00000246b93b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000246b936a430_0 .net/2u *"_ivl_14", 1 0, L_00000246b93b03a0;  1 drivers
v00000246b936ab10_0 .net *"_ivl_16", 0 0, L_00000246b9395390;  1 drivers
v00000246b936bbf0_0 .net *"_ivl_19", 0 0, L_00000246b9399c80;  1 drivers
v00000246b936b5b0_0 .net *"_ivl_2", 0 0, L_00000246b93974b0;  1 drivers
v00000246b936abb0_0 .net *"_ivl_21", 0 0, L_00000246b9399120;  1 drivers
v00000246b936a7f0_0 .net *"_ivl_22", 0 0, L_00000246b9399270;  1 drivers
v00000246b936bdd0_0 .net *"_ivl_25", 0 0, L_00000246b93997b0;  1 drivers
L_00000246b93b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000246b936c230_0 .net/2u *"_ivl_4", 11 0, L_00000246b93b0310;  1 drivers
v00000246b936a2f0_0 .net *"_ivl_6", 0 0, L_00000246b9396470;  1 drivers
v00000246b936c0f0_0 .net *"_ivl_9", 0 0, L_00000246b9398780;  1 drivers
v00000246b936b330_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b936a6b0_0 .net "predicted", 0 0, L_00000246b9398c50;  alias, 1 drivers
v00000246b936b470_0 .var "predicted_to_EX", 0 0;
v00000246b936af70_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
v00000246b936ac50_0 .var "state", 1 0;
E_00000246b92d4a10 .event posedge, v00000246b936b330_0, v00000246b93524b0_0;
L_00000246b93974b0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b02c8;
L_00000246b9396470 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0310;
L_00000246b9395ed0 .cmp/eq 2, v00000246b936ac50_0, L_00000246b93b0358;
L_00000246b9395390 .cmp/eq 2, v00000246b936ac50_0, L_00000246b93b03a0;
S_00000246b935f3c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000246b93609a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000246b9378770 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b93787a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b93787e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9378818 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b9378850 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9378888 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b93788c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b93788f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b9378930 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b9378968 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b93789a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b93789d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9378a10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9378a48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9378a80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9378ab8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9378af0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9378b28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9378b60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9378b98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9378bd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9378c08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9378c40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9378c78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9378cb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b936a890_0 .net "EX1_memread", 0 0, v00000246b9361a70_0;  alias, 1 drivers
v00000246b9369f30_0 .net "EX1_rd_ind", 4 0, v00000246b9362830_0;  alias, 1 drivers
v00000246b9369fd0_0 .net "EX1_rd_indzero", 0 0, v00000246b9361b10_0;  alias, 1 drivers
v00000246b936b6f0_0 .net "EX2_memread", 0 0, v00000246b93649f0_0;  alias, 1 drivers
v00000246b936bb50_0 .net "EX2_rd_ind", 4 0, v00000246b9363b90_0;  alias, 1 drivers
v00000246b936b0b0_0 .net "EX2_rd_indzero", 0 0, v00000246b93634b0_0;  alias, 1 drivers
v00000246b936b8d0_0 .var "ID_EX1_flush", 0 0;
v00000246b936a070_0 .var "ID_EX2_flush", 0 0;
v00000246b936a250_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
v00000246b936b970_0 .net "ID_rs1_ind", 4 0, v00000246b9387740_0;  alias, 1 drivers
v00000246b936a110_0 .net "ID_rs2_ind", 4 0, v00000246b9387060_0;  alias, 1 drivers
v00000246b936d810_0 .var "IF_ID_Write", 0 0;
v00000246b936e530_0 .var "IF_ID_flush", 0 0;
v00000246b936d450_0 .var "PC_Write", 0 0;
v00000246b936c870_0 .net "Wrong_prediction", 0 0, L_00000246b93a4870;  alias, 1 drivers
E_00000246b92d5450/0 .event anyedge, v00000246b93576e0_0, v00000246b9361a70_0, v00000246b9361b10_0, v00000246b9360e90_0;
E_00000246b92d5450/1 .event anyedge, v00000246b9362830_0, v00000246b9361ed0_0, v00000246b9278470_0, v00000246b93634b0_0;
E_00000246b92d5450/2 .event anyedge, v00000246b9352f50_0, v00000246b9361cf0_0;
E_00000246b92d5450 .event/or E_00000246b92d5450/0, E_00000246b92d5450/1, E_00000246b92d5450/2;
S_00000246b93601d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000246b93609a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000246b9378cf0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9378d28 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b9378d60 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9378d98 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b9378dd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9378e08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9378e40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b9378e78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b9378eb0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b9378ee8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9378f20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b9378f58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9378f90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9378fc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9379000 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9379038 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9379070 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b93790a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b93790e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9379118 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9379150 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9379188 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b93791c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b93791f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9379230 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000246b9398fd0 .functor OR 1, L_00000246b93975f0, L_00000246b9396b50, C4<0>, C4<0>;
L_00000246b9398860 .functor OR 1, L_00000246b9398fd0, L_00000246b9396e70, C4<0>, C4<0>;
L_00000246b9398940 .functor OR 1, L_00000246b9398860, L_00000246b9396f10, C4<0>, C4<0>;
L_00000246b9399190 .functor OR 1, L_00000246b9398940, L_00000246b9396330, C4<0>, C4<0>;
L_00000246b9398da0 .functor OR 1, L_00000246b9399190, L_00000246b9397690, C4<0>, C4<0>;
L_00000246b9399890 .functor OR 1, L_00000246b9398da0, L_00000246b9397050, C4<0>, C4<0>;
L_00000246b9399820 .functor OR 1, L_00000246b9399890, L_00000246b9397730, C4<0>, C4<0>;
L_00000246b9399ac0 .functor OR 1, L_00000246b9399820, L_00000246b93979b0, C4<0>, C4<0>;
L_00000246b93989b0 .functor OR 1, L_00000246b9398270, L_00000246b9397f50, C4<0>, C4<0>;
L_00000246b9399200 .functor OR 1, L_00000246b93989b0, L_00000246b9397c30, C4<0>, C4<0>;
L_00000246b9399900 .functor OR 1, L_00000246b9399200, L_00000246b9398090, C4<0>, C4<0>;
L_00000246b9398550 .functor OR 1, L_00000246b9399900, L_00000246b9397e10, C4<0>, C4<0>;
v00000246b936def0_0 .net "ID_opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
L_00000246b93b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d3b0_0 .net/2u *"_ivl_0", 11 0, L_00000246b93b0670;  1 drivers
L_00000246b93b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000246b936e2b0_0 .net/2u *"_ivl_10", 11 0, L_00000246b93b0700;  1 drivers
L_00000246b93b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d270_0 .net/2u *"_ivl_102", 11 0, L_00000246b93b0bc8;  1 drivers
L_00000246b93b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936e8f0_0 .net/2u *"_ivl_106", 11 0, L_00000246b93b0c10;  1 drivers
v00000246b936d770_0 .net *"_ivl_12", 0 0, L_00000246b9396e70;  1 drivers
v00000246b936df90_0 .net *"_ivl_15", 0 0, L_00000246b9398860;  1 drivers
L_00000246b93b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000246b936e990_0 .net/2u *"_ivl_16", 11 0, L_00000246b93b0748;  1 drivers
v00000246b936d130_0 .net *"_ivl_18", 0 0, L_00000246b9396f10;  1 drivers
v00000246b936e710_0 .net *"_ivl_2", 0 0, L_00000246b93975f0;  1 drivers
v00000246b936ccd0_0 .net *"_ivl_21", 0 0, L_00000246b9398940;  1 drivers
L_00000246b93b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936da90_0 .net/2u *"_ivl_22", 11 0, L_00000246b93b0790;  1 drivers
v00000246b936d310_0 .net *"_ivl_24", 0 0, L_00000246b9396330;  1 drivers
v00000246b936cc30_0 .net *"_ivl_27", 0 0, L_00000246b9399190;  1 drivers
L_00000246b93b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936cb90_0 .net/2u *"_ivl_28", 11 0, L_00000246b93b07d8;  1 drivers
v00000246b936e3f0_0 .net *"_ivl_30", 0 0, L_00000246b9397690;  1 drivers
v00000246b936dc70_0 .net *"_ivl_33", 0 0, L_00000246b9398da0;  1 drivers
L_00000246b93b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d4f0_0 .net/2u *"_ivl_34", 11 0, L_00000246b93b0820;  1 drivers
v00000246b936c730_0 .net *"_ivl_36", 0 0, L_00000246b9397050;  1 drivers
v00000246b936e5d0_0 .net *"_ivl_39", 0 0, L_00000246b9399890;  1 drivers
L_00000246b93b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ea30_0 .net/2u *"_ivl_4", 11 0, L_00000246b93b06b8;  1 drivers
L_00000246b93b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000246b936caf0_0 .net/2u *"_ivl_40", 11 0, L_00000246b93b0868;  1 drivers
v00000246b936d950_0 .net *"_ivl_42", 0 0, L_00000246b9397730;  1 drivers
v00000246b936de50_0 .net *"_ivl_45", 0 0, L_00000246b9399820;  1 drivers
L_00000246b93b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ceb0_0 .net/2u *"_ivl_46", 11 0, L_00000246b93b08b0;  1 drivers
v00000246b936d590_0 .net *"_ivl_48", 0 0, L_00000246b93979b0;  1 drivers
L_00000246b93b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ddb0_0 .net/2u *"_ivl_52", 11 0, L_00000246b93b08f8;  1 drivers
L_00000246b93b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d630_0 .net/2u *"_ivl_56", 11 0, L_00000246b93b0940;  1 drivers
v00000246b936c910_0 .net *"_ivl_6", 0 0, L_00000246b9396b50;  1 drivers
L_00000246b93b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000246b936e170_0 .net/2u *"_ivl_60", 11 0, L_00000246b93b0988;  1 drivers
L_00000246b93b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936ead0_0 .net/2u *"_ivl_64", 11 0, L_00000246b93b09d0;  1 drivers
L_00000246b93b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000246b936eb70_0 .net/2u *"_ivl_68", 11 0, L_00000246b93b0a18;  1 drivers
L_00000246b93b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000246b936ec10_0 .net/2u *"_ivl_72", 11 0, L_00000246b93b0a60;  1 drivers
v00000246b936d1d0_0 .net *"_ivl_74", 0 0, L_00000246b9398270;  1 drivers
L_00000246b93b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d6d0_0 .net/2u *"_ivl_76", 11 0, L_00000246b93b0aa8;  1 drivers
v00000246b936e490_0 .net *"_ivl_78", 0 0, L_00000246b9397f50;  1 drivers
v00000246b936ee90_0 .net *"_ivl_81", 0 0, L_00000246b93989b0;  1 drivers
L_00000246b93b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000246b936e030_0 .net/2u *"_ivl_82", 11 0, L_00000246b93b0af0;  1 drivers
v00000246b936d8b0_0 .net *"_ivl_84", 0 0, L_00000246b9397c30;  1 drivers
v00000246b936db30_0 .net *"_ivl_87", 0 0, L_00000246b9399200;  1 drivers
L_00000246b93b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000246b936cd70_0 .net/2u *"_ivl_88", 11 0, L_00000246b93b0b38;  1 drivers
v00000246b936e0d0_0 .net *"_ivl_9", 0 0, L_00000246b9398fd0;  1 drivers
v00000246b936e210_0 .net *"_ivl_90", 0 0, L_00000246b9398090;  1 drivers
v00000246b936e350_0 .net *"_ivl_93", 0 0, L_00000246b9399900;  1 drivers
L_00000246b93b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000246b936d9f0_0 .net/2u *"_ivl_94", 11 0, L_00000246b93b0b80;  1 drivers
v00000246b936ce10_0 .net *"_ivl_96", 0 0, L_00000246b9397e10;  1 drivers
v00000246b936ecb0_0 .net *"_ivl_99", 0 0, L_00000246b9398550;  1 drivers
v00000246b936e670_0 .net "is_beq", 0 0, L_00000246b9397af0;  alias, 1 drivers
v00000246b936dbd0_0 .net "is_bne", 0 0, L_00000246b9395430;  alias, 1 drivers
v00000246b936dd10_0 .net "is_j", 0 0, L_00000246b9397b90;  alias, 1 drivers
v00000246b936e7b0_0 .net "is_jal", 0 0, L_00000246b9397ff0;  alias, 1 drivers
v00000246b936e850_0 .net "is_jr", 0 0, L_00000246b9395570;  alias, 1 drivers
v00000246b936cf50_0 .net "is_oper2_immed", 0 0, L_00000246b9399ac0;  alias, 1 drivers
v00000246b936cff0_0 .net "memread", 0 0, L_00000246b9397cd0;  alias, 1 drivers
v00000246b936ed50_0 .net "memwrite", 0 0, L_00000246b93981d0;  alias, 1 drivers
v00000246b936edf0_0 .net "regwrite", 0 0, L_00000246b9398130;  alias, 1 drivers
L_00000246b93975f0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0670;
L_00000246b9396b50 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b06b8;
L_00000246b9396e70 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0700;
L_00000246b9396f10 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0748;
L_00000246b9396330 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0790;
L_00000246b9397690 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b07d8;
L_00000246b9397050 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0820;
L_00000246b9397730 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0868;
L_00000246b93979b0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b08b0;
L_00000246b9397af0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b08f8;
L_00000246b9395430 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0940;
L_00000246b9395570 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0988;
L_00000246b9397ff0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b09d0;
L_00000246b9397b90 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0a18;
L_00000246b9398270 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0a60;
L_00000246b9397f50 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0aa8;
L_00000246b9397c30 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0af0;
L_00000246b9398090 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0b38;
L_00000246b9397e10 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0b80;
L_00000246b9398130 .reduce/nor L_00000246b9398550;
L_00000246b9397cd0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0bc8;
L_00000246b93981d0 .cmp/eq 12, v00000246b9386f20_0, L_00000246b93b0c10;
S_00000246b9360360 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000246b93609a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000246b9379270 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b93792a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b93792e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9379318 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b9379350 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9379388 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b93793c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b93793f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b9379430 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b9379468 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b93794a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b93794d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9379510 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9379548 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9379580 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b93795b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b93795f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9379628 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9379660 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9379698 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b93796d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9379708 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9379740 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9379778 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b93797b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b936c7d0_0 .var "Immed", 31 0;
v00000246b936c9b0_0 .net "Inst", 31 0, v00000246b93686d0_0;  alias, 1 drivers
v00000246b936ca50_0 .net "opcode", 11 0, v00000246b9386f20_0;  alias, 1 drivers
E_00000246b92d5610 .event anyedge, v00000246b9361cf0_0, v00000246b936c9b0_0;
S_00000246b93604f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000246b93609a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000246b936f2f0_0 .var "Read_data1", 31 0;
v00000246b936f390_0 .var "Read_data2", 31 0;
v00000246b936f430_0 .net "Read_reg1", 4 0, v00000246b9387740_0;  alias, 1 drivers
v00000246b936f1b0_0 .net "Read_reg2", 4 0, v00000246b9387060_0;  alias, 1 drivers
v00000246b936f070_0 .net "Write_data", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b936ef30_0 .net "Write_en", 0 0, v00000246b9382a60_0;  alias, 1 drivers
v00000246b936f110_0 .net "Write_reg", 4 0, v00000246b9382600_0;  alias, 1 drivers
v00000246b936f4d0_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b936f570_0 .var/i "i", 31 0;
v00000246b936f610 .array "reg_file", 0 31, 31 0;
v00000246b936f250_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d5650 .event posedge, v00000246b936b330_0;
S_00000246b935f870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000246b93604f0;
 .timescale 0 0;
v00000246b936efd0_0 .var/i "i", 31 0;
S_00000246b9360680 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000246b93797f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b9379828 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b9379860 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b9379898 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b93798d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b9379908 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b9379940 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b9379978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b93799b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b93799e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b9379a20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b9379a58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b9379a90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b9379ac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b9379b00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b9379b38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b9379b70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b9379ba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b9379be0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b9379c18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b9379c50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b9379c88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b9379cc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b9379cf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b9379d30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b93686d0_0 .var "ID_INST", 31 0;
v00000246b9368770_0 .var "ID_PC", 31 0;
v00000246b9386f20_0 .var "ID_opcode", 11 0;
v00000246b93876a0_0 .var "ID_rd_ind", 4 0;
v00000246b9387740_0 .var "ID_rs1_ind", 4 0;
v00000246b9387060_0 .var "ID_rs2_ind", 4 0;
v00000246b9387100_0 .net "IF_FLUSH", 0 0, v00000246b936e530_0;  alias, 1 drivers
v00000246b9387ce0_0 .net "IF_INST", 31 0, L_00000246b9398b70;  alias, 1 drivers
v00000246b93880a0_0 .net "IF_PC", 31 0, v00000246b9386e80_0;  alias, 1 drivers
v00000246b9387600_0 .net "clk", 0 0, L_00000246b9398ef0;  1 drivers
v00000246b9387b00_0 .net "if_id_Write", 0 0, v00000246b936d810_0;  alias, 1 drivers
v00000246b9388460_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d4a50 .event posedge, v00000246b93524b0_0, v00000246b9387600_0;
S_00000246b935fa00 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000246b9383b40_0 .net "EX1_PFC", 31 0, L_00000246b9390bb0;  alias, 1 drivers
v00000246b93842c0_0 .net "EX2_PFC", 31 0, v00000246b9363870_0;  alias, 1 drivers
v00000246b9382880_0 .net "ID_PFC", 31 0, L_00000246b9397550;  alias, 1 drivers
v00000246b9383780_0 .net "PC_src", 2 0, L_00000246b93965b0;  alias, 1 drivers
v00000246b93829c0_0 .net "PC_write", 0 0, v00000246b936d450_0;  alias, 1 drivers
L_00000246b93b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000246b9383140_0 .net/2u *"_ivl_0", 31 0, L_00000246b93b0088;  1 drivers
v00000246b9383f00_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b9383280_0 .net "inst", 31 0, L_00000246b9398b70;  alias, 1 drivers
v00000246b9382ba0_0 .net "inst_mem_in", 31 0, v00000246b9386e80_0;  alias, 1 drivers
v00000246b9383640_0 .net "pc_reg_in", 31 0, L_00000246b9399ba0;  1 drivers
v00000246b93831e0_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
L_00000246b9396a10 .arith/sum 32, v00000246b9386e80_0, L_00000246b93b0088;
S_00000246b935feb0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000246b935fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000246b9398b70 .functor BUFZ 32, L_00000246b93959d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b9388d20_0 .net "Data_Out", 31 0, L_00000246b9398b70;  alias, 1 drivers
v00000246b93885a0 .array "InstMem", 2047 0, 31 0;
v00000246b93883c0_0 .net *"_ivl_0", 31 0, L_00000246b93959d0;  1 drivers
v00000246b9388000_0 .net *"_ivl_3", 10 0, L_00000246b9397870;  1 drivers
v00000246b9388dc0_0 .net *"_ivl_4", 12 0, L_00000246b9395b10;  1 drivers
L_00000246b93b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000246b9386de0_0 .net *"_ivl_7", 1 0, L_00000246b93b01a8;  1 drivers
v00000246b9387920_0 .net "addr", 31 0, v00000246b9386e80_0;  alias, 1 drivers
v00000246b9387240_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b9389180_0 .var/i "i", 31 0;
L_00000246b93959d0 .array/port v00000246b93885a0, L_00000246b9395b10;
L_00000246b9397870 .part v00000246b9386e80_0, 0, 11;
L_00000246b9395b10 .concat [ 11 2 0 0], L_00000246b9397870, L_00000246b93b01a8;
S_00000246b9360040 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000246b935fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000246b92d4b10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000246b9388fa0_0 .net "DataIn", 31 0, L_00000246b9399ba0;  alias, 1 drivers
v00000246b9386e80_0 .var "DataOut", 31 0;
v00000246b9388c80_0 .net "PC_Write", 0 0, v00000246b936d450_0;  alias, 1 drivers
v00000246b9389040_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b9387ec0_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
S_00000246b935ebf0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000246b935fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000246b92d4b50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000246b92e16b0 .functor NOT 1, L_00000246b9395930, C4<0>, C4<0>, C4<0>;
L_00000246b92e1800 .functor NOT 1, L_00000246b93957f0, C4<0>, C4<0>, C4<0>;
L_00000246b9265480 .functor AND 1, L_00000246b92e16b0, L_00000246b92e1800, C4<1>, C4<1>;
L_00000246b9265a30 .functor NOT 1, L_00000246b9395a70, C4<0>, C4<0>, C4<0>;
L_00000246b9265720 .functor AND 1, L_00000246b9265480, L_00000246b9265a30, C4<1>, C4<1>;
L_00000246b9264fb0 .functor AND 32, L_00000246b93960b0, L_00000246b9396a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b9399580 .functor NOT 1, L_00000246b93966f0, C4<0>, C4<0>, C4<0>;
L_00000246b9399040 .functor NOT 1, L_00000246b9396970, C4<0>, C4<0>, C4<0>;
L_00000246b93994a0 .functor AND 1, L_00000246b9399580, L_00000246b9399040, C4<1>, C4<1>;
L_00000246b9398e10 .functor AND 1, L_00000246b93994a0, L_00000246b9396150, C4<1>, C4<1>;
L_00000246b9398710 .functor AND 32, L_00000246b9395610, L_00000246b9397550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93999e0 .functor OR 32, L_00000246b9264fb0, L_00000246b9398710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b9399740 .functor NOT 1, L_00000246b9396fb0, C4<0>, C4<0>, C4<0>;
L_00000246b93995f0 .functor AND 1, L_00000246b9399740, L_00000246b9395d90, C4<1>, C4<1>;
L_00000246b9399dd0 .functor NOT 1, L_00000246b93970f0, C4<0>, C4<0>, C4<0>;
L_00000246b9398d30 .functor AND 1, L_00000246b93995f0, L_00000246b9399dd0, C4<1>, C4<1>;
L_00000246b9399970 .functor AND 32, L_00000246b9396c90, v00000246b9386e80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93990b0 .functor OR 32, L_00000246b93999e0, L_00000246b9399970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b9399c10 .functor NOT 1, L_00000246b93956b0, C4<0>, C4<0>, C4<0>;
L_00000246b9399510 .functor AND 1, L_00000246b9399c10, L_00000246b9396650, C4<1>, C4<1>;
L_00000246b9399b30 .functor AND 1, L_00000246b9399510, L_00000246b9396d30, C4<1>, C4<1>;
L_00000246b9398470 .functor AND 32, L_00000246b9395750, L_00000246b9390bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93988d0 .functor OR 32, L_00000246b93990b0, L_00000246b9398470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246b9398e80 .functor NOT 1, L_00000246b9395890, C4<0>, C4<0>, C4<0>;
L_00000246b93993c0 .functor AND 1, L_00000246b9397230, L_00000246b9398e80, C4<1>, C4<1>;
L_00000246b9398be0 .functor NOT 1, L_00000246b93961f0, C4<0>, C4<0>, C4<0>;
L_00000246b9399430 .functor AND 1, L_00000246b93993c0, L_00000246b9398be0, C4<1>, C4<1>;
L_00000246b93984e0 .functor AND 32, L_00000246b93972d0, v00000246b9363870_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b9399ba0 .functor OR 32, L_00000246b93988d0, L_00000246b93984e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b93892c0_0 .net *"_ivl_1", 0 0, L_00000246b9395930;  1 drivers
v00000246b9387880_0 .net *"_ivl_11", 0 0, L_00000246b9395a70;  1 drivers
v00000246b9388f00_0 .net *"_ivl_12", 0 0, L_00000246b9265a30;  1 drivers
v00000246b93871a0_0 .net *"_ivl_14", 0 0, L_00000246b9265720;  1 drivers
v00000246b9387c40_0 .net *"_ivl_16", 31 0, L_00000246b93960b0;  1 drivers
v00000246b9386fc0_0 .net *"_ivl_18", 31 0, L_00000246b9264fb0;  1 drivers
v00000246b9388be0_0 .net *"_ivl_2", 0 0, L_00000246b92e16b0;  1 drivers
v00000246b9388960_0 .net *"_ivl_21", 0 0, L_00000246b93966f0;  1 drivers
v00000246b9388640_0 .net *"_ivl_22", 0 0, L_00000246b9399580;  1 drivers
v00000246b9388140_0 .net *"_ivl_25", 0 0, L_00000246b9396970;  1 drivers
v00000246b93890e0_0 .net *"_ivl_26", 0 0, L_00000246b9399040;  1 drivers
v00000246b93872e0_0 .net *"_ivl_28", 0 0, L_00000246b93994a0;  1 drivers
v00000246b9389220_0 .net *"_ivl_31", 0 0, L_00000246b9396150;  1 drivers
v00000246b93881e0_0 .net *"_ivl_32", 0 0, L_00000246b9398e10;  1 drivers
v00000246b9387e20_0 .net *"_ivl_34", 31 0, L_00000246b9395610;  1 drivers
v00000246b9389360_0 .net *"_ivl_36", 31 0, L_00000246b9398710;  1 drivers
v00000246b93886e0_0 .net *"_ivl_38", 31 0, L_00000246b93999e0;  1 drivers
v00000246b9387380_0 .net *"_ivl_41", 0 0, L_00000246b9396fb0;  1 drivers
v00000246b9388280_0 .net *"_ivl_42", 0 0, L_00000246b9399740;  1 drivers
v00000246b93879c0_0 .net *"_ivl_45", 0 0, L_00000246b9395d90;  1 drivers
v00000246b9388320_0 .net *"_ivl_46", 0 0, L_00000246b93995f0;  1 drivers
v00000246b9387d80_0 .net *"_ivl_49", 0 0, L_00000246b93970f0;  1 drivers
v00000246b93877e0_0 .net *"_ivl_5", 0 0, L_00000246b93957f0;  1 drivers
v00000246b9387560_0 .net *"_ivl_50", 0 0, L_00000246b9399dd0;  1 drivers
v00000246b9387420_0 .net *"_ivl_52", 0 0, L_00000246b9398d30;  1 drivers
v00000246b93874c0_0 .net *"_ivl_54", 31 0, L_00000246b9396c90;  1 drivers
v00000246b9387a60_0 .net *"_ivl_56", 31 0, L_00000246b9399970;  1 drivers
v00000246b9388e60_0 .net *"_ivl_58", 31 0, L_00000246b93990b0;  1 drivers
v00000246b9388500_0 .net *"_ivl_6", 0 0, L_00000246b92e1800;  1 drivers
v00000246b9387ba0_0 .net *"_ivl_61", 0 0, L_00000246b93956b0;  1 drivers
v00000246b9387f60_0 .net *"_ivl_62", 0 0, L_00000246b9399c10;  1 drivers
v00000246b9388820_0 .net *"_ivl_65", 0 0, L_00000246b9396650;  1 drivers
v00000246b9388780_0 .net *"_ivl_66", 0 0, L_00000246b9399510;  1 drivers
v00000246b93888c0_0 .net *"_ivl_69", 0 0, L_00000246b9396d30;  1 drivers
v00000246b9389400_0 .net *"_ivl_70", 0 0, L_00000246b9399b30;  1 drivers
v00000246b93894a0_0 .net *"_ivl_72", 31 0, L_00000246b9395750;  1 drivers
v00000246b9388a00_0 .net *"_ivl_74", 31 0, L_00000246b9398470;  1 drivers
v00000246b9388aa0_0 .net *"_ivl_76", 31 0, L_00000246b93988d0;  1 drivers
v00000246b9388b40_0 .net *"_ivl_79", 0 0, L_00000246b9397230;  1 drivers
v00000246b9389900_0 .net *"_ivl_8", 0 0, L_00000246b9265480;  1 drivers
v00000246b9389a40_0 .net *"_ivl_81", 0 0, L_00000246b9395890;  1 drivers
v00000246b93897c0_0 .net *"_ivl_82", 0 0, L_00000246b9398e80;  1 drivers
v00000246b93899a0_0 .net *"_ivl_84", 0 0, L_00000246b93993c0;  1 drivers
v00000246b9389b80_0 .net *"_ivl_87", 0 0, L_00000246b93961f0;  1 drivers
v00000246b9389ae0_0 .net *"_ivl_88", 0 0, L_00000246b9398be0;  1 drivers
v00000246b9389cc0_0 .net *"_ivl_90", 0 0, L_00000246b9399430;  1 drivers
v00000246b9389c20_0 .net *"_ivl_92", 31 0, L_00000246b93972d0;  1 drivers
v00000246b93895e0_0 .net *"_ivl_94", 31 0, L_00000246b93984e0;  1 drivers
v00000246b9389680_0 .net "ina", 31 0, L_00000246b9396a10;  1 drivers
v00000246b9389720_0 .net "inb", 31 0, L_00000246b9397550;  alias, 1 drivers
v00000246b9389860_0 .net "inc", 31 0, v00000246b9386e80_0;  alias, 1 drivers
v00000246b9382e20_0 .net "ind", 31 0, L_00000246b9390bb0;  alias, 1 drivers
v00000246b93822e0_0 .net "ine", 31 0, v00000246b9363870_0;  alias, 1 drivers
L_00000246b93b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9383fa0_0 .net "inf", 31 0, L_00000246b93b00d0;  1 drivers
L_00000246b93b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9382100_0 .net "ing", 31 0, L_00000246b93b0118;  1 drivers
L_00000246b93b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246b9382740_0 .net "inh", 31 0, L_00000246b93b0160;  1 drivers
v00000246b9382b00_0 .net "out", 31 0, L_00000246b9399ba0;  alias, 1 drivers
v00000246b9382ec0_0 .net "sel", 2 0, L_00000246b93965b0;  alias, 1 drivers
L_00000246b9395930 .part L_00000246b93965b0, 2, 1;
L_00000246b93957f0 .part L_00000246b93965b0, 1, 1;
L_00000246b9395a70 .part L_00000246b93965b0, 0, 1;
LS_00000246b93960b0_0_0 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_4 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_8 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_12 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_16 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_20 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_24 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_0_28 .concat [ 1 1 1 1], L_00000246b9265720, L_00000246b9265720, L_00000246b9265720, L_00000246b9265720;
LS_00000246b93960b0_1_0 .concat [ 4 4 4 4], LS_00000246b93960b0_0_0, LS_00000246b93960b0_0_4, LS_00000246b93960b0_0_8, LS_00000246b93960b0_0_12;
LS_00000246b93960b0_1_4 .concat [ 4 4 4 4], LS_00000246b93960b0_0_16, LS_00000246b93960b0_0_20, LS_00000246b93960b0_0_24, LS_00000246b93960b0_0_28;
L_00000246b93960b0 .concat [ 16 16 0 0], LS_00000246b93960b0_1_0, LS_00000246b93960b0_1_4;
L_00000246b93966f0 .part L_00000246b93965b0, 2, 1;
L_00000246b9396970 .part L_00000246b93965b0, 1, 1;
L_00000246b9396150 .part L_00000246b93965b0, 0, 1;
LS_00000246b9395610_0_0 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_4 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_8 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_12 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_16 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_20 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_24 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_0_28 .concat [ 1 1 1 1], L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10, L_00000246b9398e10;
LS_00000246b9395610_1_0 .concat [ 4 4 4 4], LS_00000246b9395610_0_0, LS_00000246b9395610_0_4, LS_00000246b9395610_0_8, LS_00000246b9395610_0_12;
LS_00000246b9395610_1_4 .concat [ 4 4 4 4], LS_00000246b9395610_0_16, LS_00000246b9395610_0_20, LS_00000246b9395610_0_24, LS_00000246b9395610_0_28;
L_00000246b9395610 .concat [ 16 16 0 0], LS_00000246b9395610_1_0, LS_00000246b9395610_1_4;
L_00000246b9396fb0 .part L_00000246b93965b0, 2, 1;
L_00000246b9395d90 .part L_00000246b93965b0, 1, 1;
L_00000246b93970f0 .part L_00000246b93965b0, 0, 1;
LS_00000246b9396c90_0_0 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_4 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_8 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_12 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_16 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_20 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_24 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_0_28 .concat [ 1 1 1 1], L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30, L_00000246b9398d30;
LS_00000246b9396c90_1_0 .concat [ 4 4 4 4], LS_00000246b9396c90_0_0, LS_00000246b9396c90_0_4, LS_00000246b9396c90_0_8, LS_00000246b9396c90_0_12;
LS_00000246b9396c90_1_4 .concat [ 4 4 4 4], LS_00000246b9396c90_0_16, LS_00000246b9396c90_0_20, LS_00000246b9396c90_0_24, LS_00000246b9396c90_0_28;
L_00000246b9396c90 .concat [ 16 16 0 0], LS_00000246b9396c90_1_0, LS_00000246b9396c90_1_4;
L_00000246b93956b0 .part L_00000246b93965b0, 2, 1;
L_00000246b9396650 .part L_00000246b93965b0, 1, 1;
L_00000246b9396d30 .part L_00000246b93965b0, 0, 1;
LS_00000246b9395750_0_0 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_4 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_8 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_12 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_16 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_20 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_24 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_0_28 .concat [ 1 1 1 1], L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30, L_00000246b9399b30;
LS_00000246b9395750_1_0 .concat [ 4 4 4 4], LS_00000246b9395750_0_0, LS_00000246b9395750_0_4, LS_00000246b9395750_0_8, LS_00000246b9395750_0_12;
LS_00000246b9395750_1_4 .concat [ 4 4 4 4], LS_00000246b9395750_0_16, LS_00000246b9395750_0_20, LS_00000246b9395750_0_24, LS_00000246b9395750_0_28;
L_00000246b9395750 .concat [ 16 16 0 0], LS_00000246b9395750_1_0, LS_00000246b9395750_1_4;
L_00000246b9397230 .part L_00000246b93965b0, 2, 1;
L_00000246b9395890 .part L_00000246b93965b0, 1, 1;
L_00000246b93961f0 .part L_00000246b93965b0, 0, 1;
LS_00000246b93972d0_0_0 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_4 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_8 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_12 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_16 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_20 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_24 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_0_28 .concat [ 1 1 1 1], L_00000246b9399430, L_00000246b9399430, L_00000246b9399430, L_00000246b9399430;
LS_00000246b93972d0_1_0 .concat [ 4 4 4 4], LS_00000246b93972d0_0_0, LS_00000246b93972d0_0_4, LS_00000246b93972d0_0_8, LS_00000246b93972d0_0_12;
LS_00000246b93972d0_1_4 .concat [ 4 4 4 4], LS_00000246b93972d0_0_16, LS_00000246b93972d0_0_20, LS_00000246b93972d0_0_24, LS_00000246b93972d0_0_28;
L_00000246b93972d0 .concat [ 16 16 0 0], LS_00000246b93972d0_1_0, LS_00000246b93972d0_1_4;
S_00000246b9360810 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000246b9383960_0 .net "Write_Data", 31 0, v00000246b9351290_0;  alias, 1 drivers
v00000246b9384360_0 .net "addr", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b93824c0_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b93830a0_0 .net "mem_out", 31 0, v00000246b93844a0_0;  alias, 1 drivers
v00000246b9382c40_0 .net "mem_read", 0 0, v00000246b9351830_0;  alias, 1 drivers
v00000246b9383a00_0 .net "mem_write", 0 0, v00000246b9351fb0_0;  alias, 1 drivers
S_00000246b935ed80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000246b9360810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000246b9382f60 .array "DataMem", 2047 0, 31 0;
v00000246b9383320_0 .net "Data_In", 31 0, v00000246b9351290_0;  alias, 1 drivers
v00000246b93844a0_0 .var "Data_Out", 31 0;
v00000246b9384540_0 .net "Write_en", 0 0, v00000246b9351fb0_0;  alias, 1 drivers
v00000246b93827e0_0 .net "addr", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b9383820_0 .net "clk", 0 0, L_00000246b92dfc00;  alias, 1 drivers
v00000246b9383000_0 .var/i "i", 31 0;
S_00000246b935f6e0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000246b938bda0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000246b938bdd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000246b938be10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000246b938be48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000246b938be80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000246b938beb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000246b938bef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000246b938bf28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000246b938bf60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000246b938bf98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000246b938bfd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000246b938c008 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000246b938c040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000246b938c078 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000246b938c0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000246b938c0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000246b938c120 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000246b938c158 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000246b938c190 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000246b938c1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000246b938c200 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000246b938c238 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000246b938c270 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000246b938c2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000246b938c2e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000246b9382920_0 .net "MEM_ALU_OUT", 31 0, v00000246b9352ff0_0;  alias, 1 drivers
v00000246b93833c0_0 .net "MEM_Data_mem_out", 31 0, v00000246b93844a0_0;  alias, 1 drivers
v00000246b9384400_0 .net "MEM_memread", 0 0, v00000246b9351830_0;  alias, 1 drivers
v00000246b9383460_0 .net "MEM_opcode", 11 0, v00000246b9351650_0;  alias, 1 drivers
v00000246b9384040_0 .net "MEM_rd_ind", 4 0, v00000246b9352190_0;  alias, 1 drivers
v00000246b9383c80_0 .net "MEM_rd_indzero", 0 0, v00000246b9351970_0;  alias, 1 drivers
v00000246b93840e0_0 .net "MEM_regwrite", 0 0, v00000246b9351330_0;  alias, 1 drivers
v00000246b9382060_0 .var "WB_ALU_OUT", 31 0;
v00000246b9383e60_0 .var "WB_Data_mem_out", 31 0;
v00000246b9383dc0_0 .var "WB_memread", 0 0;
v00000246b9382600_0 .var "WB_rd_ind", 4 0;
v00000246b9383500_0 .var "WB_rd_indzero", 0 0;
v00000246b9382a60_0 .var "WB_regwrite", 0 0;
v00000246b9382ce0_0 .net "clk", 0 0, L_00000246b93a4b80;  1 drivers
v00000246b93835a0_0 .var "hlt", 0 0;
v00000246b9382d80_0 .net "rst", 0 0, v00000246b9393090_0;  alias, 1 drivers
E_00000246b92d61d0 .event posedge, v00000246b93524b0_0, v00000246b9382ce0_0;
S_00000246b935f230 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000246b9109fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000246b93a4950 .functor AND 32, v00000246b9383e60_0, L_00000246b940db50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b93a49c0 .functor NOT 1, v00000246b9383dc0_0, C4<0>, C4<0>, C4<0>;
L_00000246b94220d0 .functor AND 32, v00000246b9382060_0, L_00000246b940d1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000246b94228b0 .functor OR 32, L_00000246b93a4950, L_00000246b94220d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246b93836e0_0 .net "Write_Data_RegFile", 31 0, L_00000246b94228b0;  alias, 1 drivers
v00000246b93838c0_0 .net *"_ivl_0", 31 0, L_00000246b940db50;  1 drivers
v00000246b9382380_0 .net *"_ivl_2", 31 0, L_00000246b93a4950;  1 drivers
v00000246b9382420_0 .net *"_ivl_4", 0 0, L_00000246b93a49c0;  1 drivers
v00000246b9383aa0_0 .net *"_ivl_6", 31 0, L_00000246b940d1f0;  1 drivers
v00000246b9383be0_0 .net *"_ivl_8", 31 0, L_00000246b94220d0;  1 drivers
v00000246b9384180_0 .net "alu_out", 31 0, v00000246b9382060_0;  alias, 1 drivers
v00000246b9381de0_0 .net "mem_out", 31 0, v00000246b9383e60_0;  alias, 1 drivers
v00000246b9383d20_0 .net "mem_read", 0 0, v00000246b9383dc0_0;  alias, 1 drivers
LS_00000246b940db50_0_0 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_4 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_8 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_12 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_16 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_20 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_24 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_0_28 .concat [ 1 1 1 1], v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0, v00000246b9383dc0_0;
LS_00000246b940db50_1_0 .concat [ 4 4 4 4], LS_00000246b940db50_0_0, LS_00000246b940db50_0_4, LS_00000246b940db50_0_8, LS_00000246b940db50_0_12;
LS_00000246b940db50_1_4 .concat [ 4 4 4 4], LS_00000246b940db50_0_16, LS_00000246b940db50_0_20, LS_00000246b940db50_0_24, LS_00000246b940db50_0_28;
L_00000246b940db50 .concat [ 16 16 0 0], LS_00000246b940db50_1_0, LS_00000246b940db50_1_4;
LS_00000246b940d1f0_0_0 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_4 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_8 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_12 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_16 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_20 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_24 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_0_28 .concat [ 1 1 1 1], L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0, L_00000246b93a49c0;
LS_00000246b940d1f0_1_0 .concat [ 4 4 4 4], LS_00000246b940d1f0_0_0, LS_00000246b940d1f0_0_4, LS_00000246b940d1f0_0_8, LS_00000246b940d1f0_0_12;
LS_00000246b940d1f0_1_4 .concat [ 4 4 4 4], LS_00000246b940d1f0_0_16, LS_00000246b940d1f0_0_20, LS_00000246b940d1f0_0_24, LS_00000246b940d1f0_0_28;
L_00000246b940d1f0 .concat [ 16 16 0 0], LS_00000246b940d1f0_1_0, LS_00000246b940d1f0_1_4;
    .scope S_00000246b9360040;
T_0 ;
    %wait E_00000246b92d4a10;
    %load/vec4 v00000246b9387ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000246b9386e80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000246b9388c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000246b9388fa0_0;
    %assign/vec4 v00000246b9386e80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000246b935feb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b9389180_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000246b9389180_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246b9389180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %load/vec4 v00000246b9389180_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246b9389180_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b93885a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000246b9360680;
T_2 ;
    %wait E_00000246b92d4a50;
    %load/vec4 v00000246b9388460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000246b9368770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93686d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b93876a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9387060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9387740_0, 0;
    %assign/vec4 v00000246b9386f20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000246b9387b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000246b9387100_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000246b9368770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93686d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b93876a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9387060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9387740_0, 0;
    %assign/vec4 v00000246b9386f20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000246b9387b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000246b9387ce0_0;
    %assign/vec4 v00000246b93686d0_0, 0;
    %load/vec4 v00000246b93880a0_0;
    %assign/vec4 v00000246b9368770_0, 0;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000246b9387060_0, 0;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000246b9386f20_0, 4, 5;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000246b9386f20_0, 4, 5;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000246b9387740_0, 0;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000246b93876a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000246b93876a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000246b9387ce0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000246b93876a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000246b93604f0;
T_3 ;
    %wait E_00000246b92d4a10;
    %load/vec4 v00000246b936f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b936f570_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000246b936f570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246b936f570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b936f610, 0, 4;
    %load/vec4 v00000246b936f570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246b936f570_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000246b936f110_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000246b936ef30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000246b936f070_0;
    %load/vec4 v00000246b936f110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b936f610, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b936f610, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000246b93604f0;
T_4 ;
    %wait E_00000246b92d5650;
    %load/vec4 v00000246b936f110_0;
    %load/vec4 v00000246b936f430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000246b936f110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000246b936ef30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000246b936f070_0;
    %assign/vec4 v00000246b936f2f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000246b936f430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000246b936f610, 4;
    %assign/vec4 v00000246b936f2f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000246b93604f0;
T_5 ;
    %wait E_00000246b92d5650;
    %load/vec4 v00000246b936f110_0;
    %load/vec4 v00000246b936f1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000246b936f110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000246b936ef30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000246b936f070_0;
    %assign/vec4 v00000246b936f390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000246b936f1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000246b936f610, 4;
    %assign/vec4 v00000246b936f390_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000246b93604f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000246b935f870;
    %jmp t_0;
    .scope S_00000246b935f870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b936efd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000246b936efd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000246b936efd0_0;
    %ix/getv/s 4, v00000246b936efd0_0;
    %load/vec4a v00000246b936f610, 4;
    %ix/getv/s 4, v00000246b936efd0_0;
    %load/vec4a v00000246b936f610, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000246b936efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246b936efd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000246b93604f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000246b9360360;
T_7 ;
    %wait E_00000246b92d5610;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b936c7d0_0, 0, 32;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000246b936c9b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000246b936c7d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000246b936c9b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000246b936c7d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936ca50_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000246b936c9b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000246b936c9b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000246b936c7d0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000246b935fd20;
T_8 ;
    %wait E_00000246b92d4a10;
    %load/vec4 v00000246b936af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000246b936b290_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000246b936b290_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000246b936ac50_0;
    %load/vec4 v00000246b936a930_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000246b936ac50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000246b935fd20;
T_9 ;
    %wait E_00000246b92d4a10;
    %load/vec4 v00000246b936af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936b470_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000246b936a6b0_0;
    %assign/vec4 v00000246b936b470_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000246b935f3c0;
T_10 ;
    %wait E_00000246b92d5450;
    %load/vec4 v00000246b936c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936d450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936e530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936a070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000246b936a890_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000246b9369fd0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000246b936b970_0;
    %load/vec4 v00000246b9369f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000246b936a110_0;
    %load/vec4 v00000246b9369f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000246b936b6f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000246b936b0b0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000246b936b970_0;
    %load/vec4 v00000246b936bb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000246b936a110_0;
    %load/vec4 v00000246b936bb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936d450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936e530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936a070_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000246b936a250_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936d450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936d810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936a070_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936d450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246b936d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b936a070_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000246b935fb90;
T_11 ;
    %wait E_00000246b92d5990;
    %load/vec4 v00000246b9361610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000246b9361b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9360d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93619d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9360fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9362bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93621f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9362150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93617f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362290_0, 0;
    %assign/vec4 v00000246b9361430_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000246b9361110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000246b9361cf0_0;
    %assign/vec4 v00000246b9361430_0, 0;
    %load/vec4 v00000246b9360e90_0;
    %assign/vec4 v00000246b9362290_0, 0;
    %load/vec4 v00000246b9361ed0_0;
    %assign/vec4 v00000246b9362e70_0, 0;
    %load/vec4 v00000246b9361c50_0;
    %assign/vec4 v00000246b9362830_0, 0;
    %load/vec4 v00000246b9362470_0;
    %assign/vec4 v00000246b93617f0_0, 0;
    %load/vec4 v00000246b9360cb0_0;
    %assign/vec4 v00000246b9362ab0_0, 0;
    %load/vec4 v00000246b9361e30_0;
    %assign/vec4 v00000246b9362330_0, 0;
    %load/vec4 v00000246b9362650_0;
    %assign/vec4 v00000246b9361bb0_0, 0;
    %load/vec4 v00000246b93614d0_0;
    %assign/vec4 v00000246b9361a70_0, 0;
    %load/vec4 v00000246b9360c10_0;
    %assign/vec4 v00000246b9362150_0, 0;
    %load/vec4 v00000246b93611b0_0;
    %assign/vec4 v00000246b9362a10_0, 0;
    %load/vec4 v00000246b9362dd0_0;
    %assign/vec4 v00000246b93621f0_0, 0;
    %load/vec4 v00000246b93632d0_0;
    %assign/vec4 v00000246b9362bf0_0, 0;
    %load/vec4 v00000246b9362c90_0;
    %assign/vec4 v00000246b9361f70_0, 0;
    %load/vec4 v00000246b9362510_0;
    %assign/vec4 v00000246b9360fd0_0, 0;
    %load/vec4 v00000246b9362b50_0;
    %assign/vec4 v00000246b9363190_0, 0;
    %load/vec4 v00000246b93625b0_0;
    %assign/vec4 v00000246b93619d0_0, 0;
    %load/vec4 v00000246b9362d30_0;
    %assign/vec4 v00000246b9360d50_0, 0;
    %load/vec4 v00000246b9362f10_0;
    %assign/vec4 v00000246b9361b10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000246b9361b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9360d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93619d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9360fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9362bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93621f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9362150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9361bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9362ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93617f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9362290_0, 0;
    %assign/vec4 v00000246b9361430_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000246b935ef10;
T_12 ;
    %wait E_00000246b92d49d0;
    %load/vec4 v00000246b936a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000246b93634b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9364810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364310_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93648b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93649f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363690_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93637d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93641d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9363b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b93639b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9363910_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000246b93635f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363af0_0, 0;
    %assign/vec4 v00000246b9364770_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000246b936b1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000246b9362fb0_0;
    %assign/vec4 v00000246b9364770_0, 0;
    %load/vec4 v00000246b9363050_0;
    %assign/vec4 v00000246b9363af0_0, 0;
    %load/vec4 v00000246b9363550_0;
    %assign/vec4 v00000246b93635f0_0, 0;
    %load/vec4 v00000246b9364630_0;
    %assign/vec4 v00000246b9363910_0, 0;
    %load/vec4 v00000246b9364090_0;
    %assign/vec4 v00000246b93639b0_0, 0;
    %load/vec4 v00000246b9363e10_0;
    %assign/vec4 v00000246b9363b90_0, 0;
    %load/vec4 v00000246b93626f0_0;
    %assign/vec4 v00000246b93641d0_0, 0;
    %load/vec4 v00000246b9364450_0;
    %assign/vec4 v00000246b93637d0_0, 0;
    %load/vec4 v00000246b9364130_0;
    %assign/vec4 v00000246b9363a50_0, 0;
    %load/vec4 v00000246b9364590_0;
    %assign/vec4 v00000246b9363690_0, 0;
    %load/vec4 v00000246b93646d0_0;
    %assign/vec4 v00000246b93649f0_0, 0;
    %load/vec4 v00000246b93643b0_0;
    %assign/vec4 v00000246b9364a90_0, 0;
    %load/vec4 v00000246b9363cd0_0;
    %assign/vec4 v00000246b9363410_0, 0;
    %load/vec4 v00000246b93644f0_0;
    %assign/vec4 v00000246b9363730_0, 0;
    %load/vec4 v00000246b9363d70_0;
    %assign/vec4 v00000246b93648b0_0, 0;
    %load/vec4 v00000246b9363ff0_0;
    %assign/vec4 v00000246b9364310_0, 0;
    %load/vec4 v00000246b9363c30_0;
    %assign/vec4 v00000246b9364950_0, 0;
    %load/vec4 v00000246b9363f50_0;
    %assign/vec4 v00000246b9363eb0_0, 0;
    %load/vec4 v00000246b9362790_0;
    %assign/vec4 v00000246b9364810_0, 0;
    %load/vec4 v00000246b9360df0_0;
    %assign/vec4 v00000246b9363870_0, 0;
    %load/vec4 v00000246b9364270_0;
    %assign/vec4 v00000246b93634b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000246b93634b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363870_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9364810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364310_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93648b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9364a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93649f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9363690_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93637d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b93641d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9363b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b93639b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9363910_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000246b93635f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9363af0_0, 0;
    %assign/vec4 v00000246b9364770_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000246b913caa0;
T_13 ;
    %wait E_00000246b92d4fd0;
    %load/vec4 v00000246b9355020_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000246b9355700_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000246b913c910;
T_14 ;
    %wait E_00000246b92d4dd0;
    %load/vec4 v00000246b9356a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000246b9357280_0;
    %pad/u 33;
    %load/vec4 v00000246b93550c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000246b9356100_0, 0;
    %assign/vec4 v00000246b9355de0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000246b93550c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000246b9355de0_0;
    %load/vec4 v00000246b93550c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000246b9357280_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000246b93550c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000246b93550c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000246b9355de0_0, 0;
    %load/vec4 v00000246b9357280_0;
    %ix/getv 4, v00000246b93550c0_0;
    %shiftl 4;
    %assign/vec4 v00000246b9356100_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000246b93550c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000246b9355de0_0;
    %load/vec4 v00000246b93550c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000246b9357280_0;
    %load/vec4 v00000246b93550c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000246b93550c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000246b9355de0_0, 0;
    %load/vec4 v00000246b9357280_0;
    %ix/getv 4, v00000246b93550c0_0;
    %shiftr 4;
    %assign/vec4 v00000246b9356100_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b9355de0_0, 0;
    %load/vec4 v00000246b9357280_0;
    %load/vec4 v00000246b93550c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000246b9356100_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246b9355de0_0, 0;
    %load/vec4 v00000246b93550c0_0;
    %load/vec4 v00000246b9357280_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000246b9356100_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000246b90a29c0;
T_15 ;
    %wait E_00000246b92d55d0;
    %load/vec4 v00000246b93524b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000246b9351970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9351330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9351fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9351830_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000246b9351650_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9352190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9351290_0, 0;
    %assign/vec4 v00000246b9352ff0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000246b92772f0_0;
    %assign/vec4 v00000246b9352ff0_0, 0;
    %load/vec4 v00000246b9351e70_0;
    %assign/vec4 v00000246b9351290_0, 0;
    %load/vec4 v00000246b9352f50_0;
    %assign/vec4 v00000246b9352190_0, 0;
    %load/vec4 v00000246b925fe40_0;
    %assign/vec4 v00000246b9351650_0, 0;
    %load/vec4 v00000246b9278470_0;
    %assign/vec4 v00000246b9351830_0, 0;
    %load/vec4 v00000246b925f800_0;
    %assign/vec4 v00000246b9351fb0_0, 0;
    %load/vec4 v00000246b93515b0_0;
    %assign/vec4 v00000246b9351330_0, 0;
    %load/vec4 v00000246b93510b0_0;
    %assign/vec4 v00000246b9351970_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000246b935ed80;
T_16 ;
    %wait E_00000246b92d5650;
    %load/vec4 v00000246b9384540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000246b9383320_0;
    %load/vec4 v00000246b93827e0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000246b935ed80;
T_17 ;
    %wait E_00000246b92d5650;
    %load/vec4 v00000246b93827e0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000246b9382f60, 4;
    %assign/vec4 v00000246b93844a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000246b935ed80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b9383000_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000246b9383000_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246b9383000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %load/vec4 v00000246b9383000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246b9383000_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246b9382f60, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000246b935ed80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246b9383000_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000246b9383000_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000246b9383000_0;
    %load/vec4a v00000246b9382f60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000246b9383000_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000246b9383000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246b9383000_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000246b935f6e0;
T_20 ;
    %wait E_00000246b92d61d0;
    %load/vec4 v00000246b9382d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000246b9383500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b93835a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9382a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246b9383dc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000246b9382600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000246b9383e60_0, 0;
    %assign/vec4 v00000246b9382060_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000246b9382920_0;
    %assign/vec4 v00000246b9382060_0, 0;
    %load/vec4 v00000246b93833c0_0;
    %assign/vec4 v00000246b9383e60_0, 0;
    %load/vec4 v00000246b9384400_0;
    %assign/vec4 v00000246b9383dc0_0, 0;
    %load/vec4 v00000246b9384040_0;
    %assign/vec4 v00000246b9382600_0, 0;
    %load/vec4 v00000246b93840e0_0;
    %assign/vec4 v00000246b9382a60_0, 0;
    %load/vec4 v00000246b9383c80_0;
    %assign/vec4 v00000246b9383500_0, 0;
    %load/vec4 v00000246b9383460_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000246b93835a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000246b9109fd0;
T_21 ;
    %wait E_00000246b92d4e90;
    %load/vec4 v00000246b9394210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000246b93943f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000246b93943f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000246b93943f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000246b92fbc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246b9392ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246b9393090_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000246b92fbc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000246b9392ff0_0;
    %inv;
    %assign/vec4 v00000246b9392ff0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000246b92fbc30;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246b9393090_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246b9393090_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000246b9393450_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
