{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676053569717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676053569717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 23:56:09 2023 " "Processing started: Fri Feb 10 23:56:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676053569717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676053569717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676053569717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676053569975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(20) " "Verilog HDL information at alu_control.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676053570005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(10) " "Verilog HDL Expression warning at maincontroller.v(10): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(11) " "Verilog HDL Expression warning at maincontroller.v(11): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(12) " "Verilog HDL Expression warning at maincontroller.v(12): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(13) " "Verilog HDL Expression warning at maincontroller.v(13): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(15) " "Verilog HDL Expression warning at maincontroller.v(15): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(19) " "Verilog HDL Expression warning at maincontroller.v(19): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(20) " "Verilog HDL Expression warning at maincontroller.v(20): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(22) " "Verilog HDL Expression warning at maincontroller.v(22): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainController " "Found entity 1: mainController" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(20) " "Verilog HDL warning at data_memory.v(20): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/data_memory.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/sign_extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategen.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGen " "Found entity 1: ImmediateGen" {  } { { "ImmediateGen.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/ImmediateGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file riscvprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscvProcessor " "Found entity 1: RiscvProcessor" {  } { { "RiscvProcessor.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/RiscvProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"RegWrite\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemWrite\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemRead\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Branch\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALUSrc\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu0 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu0\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu1 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu1\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"jump\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_En maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALU_En\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_reg maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"mem_reg\"" {  } { { "maincontroller.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676053570032 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "d_mem_addr RiscvProcessor.v(16) " "Verilog HDL Module Declaration error at RiscvProcessor.v(16): top module port \"d_mem_addr\" is not found in the port list" {  } { { "RiscvProcessor.v" "" { Text "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/RiscvProcessor.v" 16 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1676053570032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676053570042 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676053570072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 10 23:56:10 2023 " "Processing ended: Fri Feb 10 23:56:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676053570072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676053570072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676053570072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676053570072 ""}
