

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Dec  9 23:21:26 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.186 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      435|      435| 4.350 us | 4.350 us |  435|  435|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       96|       96|         8|          -|          -|    12|    no    |
        | + Loop 1.1  |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 2     |       96|       96|         8|          -|          -|    12|    no    |
        | + Loop 2.1  |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 3     |      240|      240|        20|          -|          -|    12|    no    |
        | + Loop 3.1  |       18|       18|         3|          -|          -|     6|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    224|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      88|    343|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Out_out_U  |dut_Out_out  |        1|  0|   0|    0|   144|   16|     1|         2304|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        1|  0|   0|    0|   144|   16|     1|         2304|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln206_1_fu_280_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln206_fu_260_p2    |     +    |      0|  0|  15|           9|           9|
    |i_1_fu_190_p2          |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_214_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_166_p2            |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_202_p2          |     +    |      0|  0|  13|           4|           2|
    |j_2_fu_290_p2          |     +    |      0|  0|  13|           4|           2|
    |j_fu_178_p2            |     +    |      0|  0|  13|           4|           2|
    |strm_out_V_V_din       |     +    |      0|  0|  39|          32|          32|
    |sub_ln206_fu_244_p2    |     -    |      0|  0|  15|           9|           9|
    |ap_block_state3        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln177_fu_160_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln178_fu_172_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln186_fu_184_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln187_fu_196_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln204_fu_208_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln205_fu_250_p2   |   icmp   |      0|  0|   9|           4|           4|
    |or_ln206_fu_270_p2     |    or    |      0|  0|   4|           4|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 224|         113|          95|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  47|         10|    1|         10|
    |i1_0_reg_116        |   9|          2|    4|          8|
    |i3_0_reg_138        |   9|          2|    4|          8|
    |i_0_reg_94          |   9|          2|    4|          8|
    |j2_0_reg_127        |   9|          2|    4|          8|
    |j4_0_reg_149        |   9|          2|    4|          8|
    |j_0_reg_105         |   9|          2|    4|          8|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 119|         26|   27|         62|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Out_out_load_1_reg_382  |  16|   0|   16|          0|
    |Out_out_load_reg_377    |  16|   0|   16|          0|
    |ap_CS_fsm               |   9|   0|    9|          0|
    |i1_0_reg_116            |   4|   0|    4|          0|
    |i3_0_reg_138            |   4|   0|    4|          0|
    |i_0_reg_94              |   4|   0|    4|          0|
    |i_1_reg_332             |   4|   0|    4|          0|
    |i_2_reg_348             |   4|   0|    4|          0|
    |i_reg_316               |   4|   0|    4|          0|
    |j2_0_reg_127            |   4|   0|    4|          0|
    |j4_0_reg_149            |   4|   0|    4|          0|
    |j_0_reg_105             |   4|   0|    4|          0|
    |j_2_reg_372             |   4|   0|    4|          0|
    |sub_ln206_reg_353       |   7|   0|    9|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   |  88|   0|   90|          2|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

