

================================================================
== Vitis HLS Report for 'load_vec_3_Pipeline_mem_rd'
================================================================
* Date:           Mon Sep 15 01:27:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.893 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_rmsnorm.cpp:11]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln11_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln11"   --->   Operation 6 'read' 'sext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln11_cast = sext i62 %sext_ln11_read"   --->   Operation 7 'sext' 'sext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem12, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem12, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_42, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input2_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 0, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 11 'store' 'store_ln11' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_11 = load i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 13 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln11 = add i10 %i_11, i10 1" [kernel_rmsnorm.cpp:11]   --->   Operation 14 'add' 'add_ln11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln11 = icmp_eq  i10 %i_11, i10 768" [kernel_rmsnorm.cpp:11]   --->   Operation 15 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split.i, void %load_vec.3.exit.exitStub" [kernel_rmsnorm.cpp:11]   --->   Operation 16 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 %add_ln11, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 17 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.39>
ST_1 : Operation 27 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem12_addr = getelementptr i32 %gmem12, i64 %sext_ln11_cast" [kernel_rmsnorm.cpp:11]   --->   Operation 18 'getelementptr' 'gmem12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_rmsnorm.cpp:12]   --->   Operation 19 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_rmsnorm.cpp:13]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [kernel_rmsnorm.cpp:11]   --->   Operation 21 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem12_addr_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicAXIMCE_to_gmem12_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.03ns)   --->   "%gmem12_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem12_addr" [kernel_rmsnorm.cpp:14]   --->   Operation 23 'read' 'gmem12_addr_read' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %gmem12_addr_read"   --->   Operation 24 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %input2_stream, i32 %gmem12_addr_read" [kernel_rmsnorm.cpp:14]   --->   Operation 25 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [kernel_rmsnorm.cpp:11]   --->   Operation 26 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ input2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 010]
sext_ln11_read                     (read             ) [ 000]
sext_ln11_cast                     (sext             ) [ 011]
specstablecontent_ln0              (specstablecontent) [ 000]
specinterface_ln0                  (specinterface    ) [ 000]
specinterface_ln0                  (specinterface    ) [ 000]
store_ln11                         (store            ) [ 000]
br_ln0                             (br               ) [ 000]
i_11                               (load             ) [ 000]
add_ln11                           (add              ) [ 000]
icmp_ln11                          (icmp             ) [ 010]
br_ln11                            (br               ) [ 000]
store_ln11                         (store            ) [ 000]
gmem12_addr                        (getelementptr    ) [ 000]
specpipeline_ln12                  (specpipeline     ) [ 000]
speclooptripcount_ln13             (speclooptripcount) [ 000]
specloopname_ln11                  (specloopname     ) [ 000]
muxLogicAXIMCE_to_gmem12_addr_read (muxlogic         ) [ 000]
gmem12_addr_read                   (read             ) [ 000]
muxLogicFIFOData_to_write_ln14     (muxlogic         ) [ 000]
write_ln14                         (write            ) [ 000]
br_ln11                            (br               ) [ 000]
ret_ln0                            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln11_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln11_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln14_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="gmem12_addr_read_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem12_addr_read/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln11_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="62" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln11_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="10" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_11_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln11_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln11_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="9" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln11_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem12_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="62" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem12_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="muxLogicAXIMCE_to_gmem12_addr_read_fu_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem12_addr_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="125" class="1005" name="sext_ln11_cast_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="71" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="89" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="106" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="117"><net_src comp="71" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="54" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="128"><net_src comp="77" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input2_stream | {2 }
 - Input state : 
	Port: load_vec.3_Pipeline_mem_rd : gmem12 | {2 }
	Port: load_vec.3_Pipeline_mem_rd : sext_ln11 | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
		i_11 : 1
		add_ln11 : 2
		icmp_ln11 : 2
		br_ln11 : 3
		store_ln11 : 3
	State 2
		gmem12_addr_read : 1
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|    add   |               add_ln11_fu_89              |    0    |    10   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln11_fu_95              |    0    |    4    |
|----------|-------------------------------------------|---------|---------|
|   read   |         sext_ln11_read_read_fu_58         |    0    |    0    |
|          |        gmem12_addr_read_read_fu_71        |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |           write_ln14_write_fu_64          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |            sext_ln11_cast_fu_77           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| muxlogic | muxLogicAXIMCE_to_gmem12_addr_read_fu_112 |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln14_fu_114   |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    14   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_118      |   10   |
|sext_ln11_cast_reg_125|   64   |
+----------------------+--------+
|         Total        |   74   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   74   |    -   |
+-----------+--------+--------+
|   Total   |   74   |   14   |
+-----------+--------+--------+
