Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue Feb 18 07:05:07 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.081ns  (logic 5.934ns (24.642%)  route 18.147ns (75.358%))
  Logic Levels:           30  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.785    -0.907    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0]/Q
                         net (fo=20, routed)          1.033     0.644    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/icache_ex_valid_q_reg[1]_i_78[0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124     0.768 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_35/O
                         net (fo=5, routed)           0.904     1.672    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][0]
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_36/O
                         net (fo=2, routed)           0.403     2.199    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___131_n_0
    SLICE_X97Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.323 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132/O
                         net (fo=5, routed)           0.931     3.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___132_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_37/O
                         net (fo=4, routed)           0.180     3.558    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][17]
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.682 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_4/O
                         net (fo=5, routed)           0.613     4.295    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][19]
    SLICE_X96Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.419 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___135/O
                         net (fo=5, routed)           0.417     4.836    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][23]
    SLICE_X95Y59         LUT3 (Prop_lut3_I2_O)        0.118     4.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___137/O
                         net (fo=3, routed)           0.820     5.775    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_30__3
    SLICE_X95Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.101 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_203/O
                         net (fo=1, routed)           0.000     6.101    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_528
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.651 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.876     7.527    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___29_i_17_n_0
    SLICE_X94Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.651 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.655     8.306    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.430 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.727     9.156    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.430     9.711    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.835 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.287    10.122    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.246 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.472    10.717    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X80Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.800    11.641    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.765 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.828    12.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124    12.717 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.326    13.043    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.167 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.685    13.852    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.976 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.295    14.271    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X61Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.838    15.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.021 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.945    16.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    17.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.613    17.703    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.827 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.737    18.564    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.118    18.682 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.455    19.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.326    19.463 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.564    20.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.150    20.178 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=12, routed)          0.911    21.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y43         LUT5 (Prop_lut5_I3_O)        0.358    21.447 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=2, routed)           0.601    22.047    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X55Y37         LUT5 (Prop_lut5_I1_O)        0.326    22.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           0.800    23.173    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.586    23.441    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y6          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.453    23.894    
                         clock uncertainty           -0.082    23.811    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.245    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  0.072    




