initSidebarItems({"mod":[["tccr","TCCR."],["tcdr","TCDR."],["tcer","TCER."],["tcmr","TCMR."],["tcr2","TCR2."],["tcr3","TCR3."],["tcvsyn2","TCVSYN2."],["tcvsyn3","TCVSYN3."],["tcvwr2","TCVWR2."],["tcvwr3","TCVWR3."],["ticr2","TICR2."],["ticr3","TICR3."],["tier2","TIER2."],["tier3","TIER3."],["tilr2","TILR2."],["tilr3","TILR3."],["tmr2_0","TMR2_0."],["tmr2_1","TMR2_1."],["tmr2_2","TMR2_2."],["tmr3_0","TMR3_0."],["tmr3_1","TMR3_1."],["tmr3_2","TMR3_2."],["tmsr2","TMSR2."],["tmsr3","TMSR3."],["tplcr2","TPLCR2."],["tplcr3","TPLCR3."],["tplvr2","TPLVR2."],["tplvr3","TPLVR3."],["wcr","WCR."],["wfar","WFAR."],["wicr","WICR."],["wmer","WMER."],["wmr","WMR."],["wsar","WSAR."],["wsr","WSR."],["wvr","WVR."]],"struct":[["RegisterBlock","Register block"]],"type":[["TCCR","TCCR register accessor: an alias for `Reg<TCCR_SPEC>`"],["TCDR","TCDR register accessor: an alias for `Reg<TCDR_SPEC>`"],["TCER","TCER register accessor: an alias for `Reg<TCER_SPEC>`"],["TCMR","TCMR register accessor: an alias for `Reg<TCMR_SPEC>`"],["TCR2","TCR2 register accessor: an alias for `Reg<TCR2_SPEC>`"],["TCR3","TCR3 register accessor: an alias for `Reg<TCR3_SPEC>`"],["TCVSYN2","TCVSYN2 register accessor: an alias for `Reg<TCVSYN2_SPEC>`"],["TCVSYN3","TCVSYN3 register accessor: an alias for `Reg<TCVSYN3_SPEC>`"],["TCVWR2","TCVWR2 register accessor: an alias for `Reg<TCVWR2_SPEC>`"],["TCVWR3","TCVWR3 register accessor: an alias for `Reg<TCVWR3_SPEC>`"],["TICR2","TICR2 register accessor: an alias for `Reg<TICR2_SPEC>`"],["TICR3","TICR3 register accessor: an alias for `Reg<TICR3_SPEC>`"],["TIER2","TIER2 register accessor: an alias for `Reg<TIER2_SPEC>`"],["TIER3","TIER3 register accessor: an alias for `Reg<TIER3_SPEC>`"],["TILR2","TILR2 register accessor: an alias for `Reg<TILR2_SPEC>`"],["TILR3","TILR3 register accessor: an alias for `Reg<TILR3_SPEC>`"],["TMR2_0","TMR2_0 register accessor: an alias for `Reg<TMR2_0_SPEC>`"],["TMR2_1","TMR2_1 register accessor: an alias for `Reg<TMR2_1_SPEC>`"],["TMR2_2","TMR2_2 register accessor: an alias for `Reg<TMR2_2_SPEC>`"],["TMR3_0","TMR3_0 register accessor: an alias for `Reg<TMR3_0_SPEC>`"],["TMR3_1","TMR3_1 register accessor: an alias for `Reg<TMR3_1_SPEC>`"],["TMR3_2","TMR3_2 register accessor: an alias for `Reg<TMR3_2_SPEC>`"],["TMSR2","TMSR2 register accessor: an alias for `Reg<TMSR2_SPEC>`"],["TMSR3","TMSR3 register accessor: an alias for `Reg<TMSR3_SPEC>`"],["TPLCR2","TPLCR2 register accessor: an alias for `Reg<TPLCR2_SPEC>`"],["TPLCR3","TPLCR3 register accessor: an alias for `Reg<TPLCR3_SPEC>`"],["TPLVR2","TPLVR2 register accessor: an alias for `Reg<TPLVR2_SPEC>`"],["TPLVR3","TPLVR3 register accessor: an alias for `Reg<TPLVR3_SPEC>`"],["WCR","WCR register accessor: an alias for `Reg<WCR_SPEC>`"],["WFAR","WFAR register accessor: an alias for `Reg<WFAR_SPEC>`"],["WICR","WICR register accessor: an alias for `Reg<WICR_SPEC>`"],["WMER","WMER register accessor: an alias for `Reg<WMER_SPEC>`"],["WMR","WMR register accessor: an alias for `Reg<WMR_SPEC>`"],["WSAR","WSAR register accessor: an alias for `Reg<WSAR_SPEC>`"],["WSR","WSR register accessor: an alias for `Reg<WSR_SPEC>`"],["WVR","WVR register accessor: an alias for `Reg<WVR_SPEC>`"]]});