//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	gradient

.visible .entry gradient(
	.param .f64 gradient_param_0,
	.param .f64 gradient_param_1,
	.param .f64 gradient_param_2,
	.param .u32 gradient_param_3,
	.param .u32 gradient_param_4,
	.param .u32 gradient_param_5,
	.param .u64 gradient_param_6
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<36>;
	.reg .f64 	%fd<14>;
	.reg .b64 	%rd<5>;


	ld.param.u32 	%r5, [gradient_param_4];
	ld.param.u32 	%r6, [gradient_param_5];
	ld.param.u64 	%rd1, [gradient_param_6];
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r1, %tid.y;
	mad.lo.s32 	%r2, %r8, %r7, %r1;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r9, %r10, %r3;
	setp.ge.s32	%p1, %r2, %r6;
	setp.ge.s32	%p2, %r4, %r5;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_2;

	mad.lo.s32 	%r11, %r2, %r5, %r4;
	cvta.to.global.u64 	%rd2, %rd1;
	shr.u32 	%r12, %r5, 31;
	add.s32 	%r13, %r5, %r12;
	shr.s32 	%r14, %r13, 1;
	sub.s32 	%r15, %r14, %r4;
	cvt.rn.f32.s32	%f1, %r15;
	shr.u32 	%r16, %r6, 31;
	add.s32 	%r17, %r6, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r18, %r2;
	cvt.rn.f32.s32	%f2, %r19;
	abs.f32 	%f3, %f1;
	abs.f32 	%f4, %f2;
	mov.b32 	 %r20, %f4;
	mov.b32 	 %r21, %f3;
	min.s32 	%r22, %r20, %r21;
	mov.b32 	 %f5, %r22;
	max.s32 	%r23, %r21, %r20;
	mov.b32 	 %f6, %r23;
	and.b32  	%r24, %r23, -33554432;
	mov.u32 	%r25, 2122317824;
	sub.s32 	%r26, %r25, %r24;
	mov.b32 	 %f7, %r26;
	mul.f32 	%f8, %f5, %f7;
	mul.f32 	%f9, %f6, %f7;
	mul.f32 	%f10, %f8, %f8;
	fma.rn.f32 	%f11, %f9, %f9, %f10;
	sqrt.rn.f32 	%f12, %f11;
	add.s32 	%r27, %r24, 8388608;
	mov.b32 	 %f13, %r27;
	mul.f32 	%f14, %f12, %f13;
	setp.eq.f32	%p4, %f5, 0f00000000;
	selp.f32	%f15, %f6, %f14, %p4;
	setp.eq.f32	%p5, %f5, 0f7F800000;
	selp.f32	%f16, 0f7F800000, %f15, %p5;
	setp.gt.f32	%p6, %f16, 0f437F0000;
	cvt.rn.f64.s32	%fd1, %r5;
	mov.f64 	%fd2, 0d406FE00000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	setp.eq.s32	%p7, %r1, 0;
	setp.eq.s32	%p8, %r3, 0;
	or.pred  	%p9, %p8, %p7;
	mul.f64 	%fd4, %fd3, 0d3FE999999999999A;
	selp.f64	%fd5, %fd4, %fd3, %p9;
	cvt.rn.f64.s32	%fd6, %r4;
	mul.f64 	%fd7, %fd6, %fd5;
	cvt.rzi.s32.f64	%r28, %fd7;
	cvt.rn.f64.s32	%fd8, %r2;
	mul.f64 	%fd9, %fd8, %fd5;
	cvt.rzi.s32.f64	%r29, %fd9;
	cvt.f64.f32	%fd10, %f16;
	selp.f64	%fd11, 0d406FE00000000000, %fd10, %p6;
	mul.f64 	%fd12, %fd5, %fd11;
	mul.f64 	%fd13, %fd12, 0d3FE0000000000000;
	cvt.rzi.s32.f64	%r30, %fd13;
	shl.b32 	%r31, %r28, 16;
	shl.b32 	%r32, %r29, 8;
	or.b32  	%r33, %r31, %r32;
	or.b32  	%r34, %r33, %r30;
	or.b32  	%r35, %r34, -16777216;
	mul.wide.s32 	%rd3, %r11, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.u32 	[%rd4], %r35;

BB0_2:
	ret;
}


