<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="afg1480518533436" xml:lang="en-us">
  <title class="- topic/title ">Product revisions</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">Product revisions</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc ">This section indicates the first release and, in subsequent releases,
    describes the differences in functionality between product revisions.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r0p0</dt>
          <dd class="- topic/dd ">First release.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r1p0</dt>
          <dd class="- topic/dd ">Further development and optimization of the product, including updates to the  L2 data RAM control inputs to allow multi-cycle hold timing constraints to ease timing closure.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r2p0</dt>
          <dd class="- topic/dd ">Includes Inter-Exception level isolation of branch predictor structures so that an Exception Level cannot train branch prediction for a different Exception Level to reliability hit in these trained prediction entries.  Implemented new barrier SSBB.
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r3p0</dt>
          <dd class="- topic/dd ">Implemented new barriers PSSBB and CSDB. Support for <term class="- topic/term ">Speculative Store Bypass Safe</term> (SSBS) bit enabling software to indicate whether hardware is permitted to load or store speculatively.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r3p1</dt>
          <dd class="- topic/dd ">No functional changes to core for this revision.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">r4p0</dt>
          <dd class="- topic/dd ">Addition of PBHA support.</dd>
        </dlentry>
        
      </dl>
    </section>
  </refbody>
</reference>