<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/home/pixdaq/kdunne/fmc_four_lane_io_buf_640/aurora_tx/aurora_tx.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes_example/cmd_oserdes_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="4b6b094aac274363bea9e70f9cc37387"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:vc707:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/cmd_oserdes/cmd_oserdes.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../cmd_oserdes.xci"/>
          <Attr Name="ImportTime" Val="1524273318"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes.veo"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_selectio_wiz.v"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes.v"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes.xdc"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes.dcp"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_stub.v"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="cmd_oserdes.xml"/>
        <CompFileExtendedInfo CompFileName="cmd_oserdes.xci" FileRelPathName="doc/selectio_wiz_v5_1_changelog.txt"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/cmd_oserdes_exdes.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../cmd_oserdes/example_design/cmd_oserdes_exdes.v"/>
          <Attr Name="ImportTime" Val="1524273627"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="cmd_oserdes_exdes"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/cmd_oserdes_exdes.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../cmd_oserdes/example_design/cmd_oserdes_exdes.xdc"/>
          <Attr Name="ImportTime" Val="1524273627"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/simulation/cmd_oserdes_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../cmd_oserdes/simulation/cmd_oserdes_tb.v"/>
          <Attr Name="ImportTime" Val="1524273627"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="cmd_oserdes_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
