timestamp 1714559806
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use PFD_layout PFD_layout_0 1 0 -1040 0 1 -24269
use INV_2 INV_2_0 1 0 -7671 0 1 -27192
use LF_mag LF_mag_0 1 0 -55438 0 1 -26725
use mux_2x1_ibr mux_2x1_ibr_3 1 0 -2960 0 1 -23349
use mux_2x1_ibr mux_2x1_ibr_4 1 0 -2955 0 1 -21250
use mux_4x1_ibr mux_4x1_ibr_0 1 0 -4968 0 1 -4738
use pre_div_mag pre_div_mag_0 1 0 -6164 0 1 -8963
use Tappered_Buffer Tappered_Buffer_1 1 0 -5513 0 1 -26185
use CP_mag CP_mag_0 1 0 8022 0 1 -22735
use A_MUX_mag A_MUX_mag_0 1 0 10363 0 1 -20243
use mux_2x1_ibr mux_2x1_ibr_0 1 0 5862 0 1 -22468
use mux_2x1_ibr mux_2x1_ibr_1 1 0 5862 0 -1 -20366
use a2x1mux_mag a2x1mux_mag_0 1 0 11521 0 1 -22420
use VCO_mag VCO_mag_0 1 0 16391 0 1 -20374
use A_MUX_mag A_MUX_mag_1 1 0 27205 0 1 -19948
use Output_Div_Mag Output_Div_Mag_0 1 0 32258 0 1 -18132
use Output_Div_Mag Output_Div_Mag_1 1 0 43867 0 1 -18086
use Current_Mirror_Top Current_Mirror_Top_0 1 0 51904 0 -1 -9894
use INV_2 INV_2_1 1 0 49067 0 1 -6661
use Tappered_Buffer Tappered_Buffer_0 1 0 50329 0 1 -1131
use Tappered_Buffer Tappered_Buffer_2 1 0 50366 0 1 -5883
use INV_2 INV_2_2 1 0 49014 0 1 -1970
use Feedback_Divider_mag Feedback_Divider_mag_0 1 0 -12035 0 1 8548
port "OPB1" 111 53248 -32305 53248 -32305 m2
port "OPA1" 109 41661 -32334 41661 -32334 m2
port "Vo_test" 106 30946 -32323 30946 -32323 m2
port "LP_op_test" 102 10639 -32356 10639 -32356 m2
port "Test_output" 112 56943 -27772 56943 -27772 m1
port "INV_BUFF_INT_3" 66 -6237 -27229 -6237 -27229 m1
port "S2" 99 6557 -32335 6557 -32335 m2
port "VDD_BUFF_INT_3" 65 -5662 -25395 -5662 -25395 m1
port "RST_DIV" 107 32147 -32345 32147 -32345 m2
port "Vdiv_test" 96 4375 -32388 4375 -32388 m2
port "S1" 98 6217 -32391 6217 -32391 m2
port "VSS_INT_8" 80 -1688 -23411 -1688 -23411 m1
port "PD_test" 100 7138 -32063 7138 -32063 m2
port "PFD_Vdiv_IN_INT" 78 -1694 -22894 -1694 -22894 m1
port "VDD_INT_10" 88 7983 -22576 7983 -22576 m1
port "VDD_VCO" 105 27401 -32380 27401 -32380 m2
port "VDD_INT_8" 77 -2526 -22248 -2526 -22248 m1
port "LP_ext" 103 14182 -32334 14182 -32334 m2
port "PD_MUX_OP_INT" 87 7192 -21874 7192 -21874 m1
port "S0" 97 4568 -32244 4568 -32244 m2
port "VCO_op_bar" 22 15994 -25870 15994 -25870 m2
port "vcntl_test" 104 14983 -32048 14983 -32048 m2
port "VSS_INT_7" 76 -1664 -21246 -1664 -21246 m1
port "PU_MUX_OP_INT" 86 7276 -21443 7276 -21443 m1
port "PFD_Vref_IN_INT" 79 -1776 -20782 -1776 -20782 m1
port "VDD_INT_7" 75 -1686 -20341 -1686 -20341 m1
port "PU_test" 101 7382 -32414 7382 -32414 m2
port "OPA0" 108 39088 -32345 39088 -32345 m2
port "VDD_INT_9" 82 6755 -18872 6755 -18872 m1
port "OPB0" 110 50558 -32351 50558 -32351 m2
port "VSS_INT_11" 89 31338 -18537 31338 -18537 m1
port "VDD_INT_13" 90 30164 -17424 30164 -17424 m3
port "VDD_INT_5" 70 44684 -17157 44684 -17157 m1
port "VCNT_MUX_INT" 60 15702 -18824 15702 -18824 m3
port "IPD+" 9 7884 -20465 7884 -20465 m2
port "VSS_INT_1" 61 7251 -16421 7251 -16421 m1
port "Vref" 95 -6778 -32322 -6778 -32322 m2
port "IPD_" 10 8123 -20623 8123 -20623 m2
port "VDD_INT_8" 81 769 -15584 769 -15584 m2
port "PRE_DIV_OP_INT" 74 -3143 -19495 -3143 -19495 m2
port "P0" 94 -7216 -32322 -7216 -32322 m2
port "Iref" 47 56133 -9304 56133 -9304 v
port "Output1" 50 56473 -7353 56473 -7353 m1
port "VSS_BUFF_INT_5" 69 49787 -8432 49787 -8432 m1
port "P1" 91 -7762 -32291 -7762 -32291 m2
port "INV_BUFF_INT_2" 67 50187 -6711 50187 -6711 m1
port "Output_1_INT" 72 47863 -7237 47863 -7237 m2
port "VDD_BUFF_INT_2" 64 50126 -5696 50126 -5696 m1
port "VCO_op" 21 26682 -24928 26682 -24928 m2
port "PU_INT" 83 5488 -20853 5488 -20853 m1
port "Output2" 51 56617 -2611 56617 -2611 m1
port "VSS_INT_2" 62 45658 -14304 45658 -14304 m1
port "PD_INT" 84 5651 -22897 5651 -22897 m1
port "Test_Output_INT" 73 -8402 -24118 -8402 -24118 m2
port "INV_BUFF_INT_1" 68 50144 -1987 50144 -1987 m1
port "Output_2_INT" 71 47842 -2099 47842 -2099 m1
port "VDD_BUFF" 52 56798 -318 56798 -318 m1
port "VDD_BUFF_INT_1" 63 49954 -858 49954 -858 m1
port "LP_RES_CAP_INT" 58 -10170 5390 -10170 5390 m1
port "Vdiv_FB_MUX_INT" 59 10850 21920 10850 21920 m1
port "T1" 57 56543 22249 56543 22249 m1
port "T0" 56 56569 22449 56569 22449 m1
port "F0" 55 56566 22830 56566 22830 m1
port "F1" 54 56594 23129 56594 23129 m1
port "F2" 53 56594 23367 56594 23367 m1
port "VDD" 45 -3118 24923 -3118 24923 m1
port "VSS" 44 -714 -31035 -714 -31035 m1
node "m5_n33413_6835#" 0 186.543 -33413 6835 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77380 1154
node "m4_n27683_6835#" 0 55.3512 -27683 6835 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8308 382 0 0
node "OPB1" 10 5896.41 53248 -32305 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1561841 23254 164472 4084 0 0 0 0
node "OPA1" 10 5820.03 41661 -32334 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1464594 23148 177480 4124 0 0 0 0
node "m2_45110_n18250#" 5 3386.38 45110 -18250 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1494594 12102 435760 8248 0 0 0 0
node "Vo_test" 7 5323.02 30946 -32323 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1976073 24812 0 0 0 0 0 0
node "LP_op_test" 10 4319.79 10639 -32356 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1108019 22634 0 0 0 0 0 0
node "m2_6176_n21922#" 1 182.788 6176 -21922 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63441 2140 0 0 0 0 0 0
node "CLK_FB_IN_INT" 2 2183.15 28896 -17834 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1429220 10158 29382 686 0 0 0 0
node "m2_7183_n7086#" 10 5822.93 7183 -7086 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93318 1222 3045752 37236 0 0 0 0
node "Test_output" 0 31275.1 56943 -27772 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13818745 114280 0 0 0 0 0 0 0 0
node "INV_BUFF_INT_3" 1 747.886 -6237 -27229 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159616 2474 0 0 0 0 0 0 0 0
node "S2" 21 4944.71 6557 -32335 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316180 10156 597040 19340 0 0 0 0 0 0
node "VDD_BUFF_INT_3" 2 1607.71 -5662 -25395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 369769 5670 0 0 0 0 0 0 0 0
node "RST_DIV" 12 7947.54 32147 -32345 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143542 2434 1110630 15218 1954303 23878 0 0 0 0
node "Vdiv_test" 24 3393.19 4375 -32388 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 379488 13364 505002 17768 0 0 0 0 0 0
node "S1" 20 22698.6 6217 -32391 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5096420 64776 1732125 39454 0 0 0 0 0 0
node "VSS_INT_8" 1 213.868 -1688 -23411 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37503 1088 3540 238 0 0 0 0 0 0
node "PD_test" 10 2355.7 7138 -32063 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22099 808 879310 19094 0 0 0 0 0 0
node "PFD_Vdiv_IN_INT" 1 239.952 -1694 -22894 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43012 1350 0 0 0 0 0 0 0 0
node "VDD_INT_10" 5 2237.71 7983 -22576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495780 10038 102692 2200 0 0 0 0 0 0
node "m1_11710_n22600#" 4 1784.45 11710 -22600 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18200 540 18200 540 730812 11176 0 0 0 0
node "VDD_VCO" 7 4943.48 27401 -32380 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13090 458 1552576 20888 162113 2962 0 0 0 0
node "VDD_INT_8" 1 510.748 -2526 -22248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385704 4160 0 0 0 0 0 0 0 0
node "LP_ext" 8 4011.15 14182 -32334 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41950 1244 1356290 21126 0 0 0 0 0 0
node "PD_MUX_OP_INT" 2 517.661 7192 -21874 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125692 3100 0 0 0 0 0 0 0 0
node "S0" 22 5952.1 4568 -32244 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675274 16874 892218 22306 0 0 0 0 0 0
node "VCO_op_bar" 9 4197.69 15994 -25870 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159730 3866 1207002 12768 374771 8544 0 0 0 0
node "vcntl_test" 5 5580.54 14983 -32048 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232724 3478 3123242 24472 0 0 0 0 0 0
node "m1_10588_n21376#" 3 2242.46 10588 -21376 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614054 8234 91783 1744 0 0 0 0 0 0
node "VSS_INT_7" 0 291.72 -1664 -21246 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98720 1554 0 0 0 0 0 0 0 0
node "PU_MUX_OP_INT" 3 651.313 7276 -21443 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130672 3204 53828 1660 0 0 0 0 0 0
node "PFD_Vref_IN_INT" 1 236.08 -1776 -20782 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54757 1538 0 0 0 0 0 0 0 0
node "m1_6945_n20325#" 3 1372.57 6945 -20325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 290880 6644 0 0 0 0 0 0 0 0
node "VDD_INT_7" 0 290.583 -1686 -20341 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85596 1360 0 0 0 0 0 0 0 0
node "m1_26336_n20146#" 0 334.429 26336 -20146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95220 1656 0 0 0 0 0 0 0 0
node "m1_14284_n20049#" 1 1058.6 14284 -20049 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 332804 4710 0 0 0 0 0 0 0 0
node "PU_test" 14 3702.84 7382 -32414 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37029 1316 1094000 25602 0 0 0 0 0 0
node "OPA0" 11 6568.72 39088 -32345 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134525 2278 1765578 28292 0 0 0 0 0 0
node "VDD_INT_9" 5 4530.97 6755 -18872 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1623440 9358 410898 5552 397518 7202 0 0 0 0
node "OPB0" 10 6663.33 50558 -32351 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140881 2320 1870176 28496 0 0 0 0 0 0
node "m1_31818_n18565#" 0 227.412 31818 -18565 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44414 1050 0 0 0 0 0 0 0 0
node "VSS_INT_11" 1 494.005 31338 -18537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50456 1164 63494 1410 0 0 0 0 0 0
node "m1_51546_n17392#" 0 248.389 51546 -17392 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_51167_n17418#" 0 193.74 51167 -17418 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_50757_n17408#" 0 192.94 50757 -17408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_50389_n17373#" 0 209.721 50389 -17373 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68093 1212 0 0 0 0 0 0 0 0
node "VDD_INT_13" 6 3277.92 30164 -17424 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37586 1106 37586 1106 1396917 18336 0 0 0 0
node "VDD_INT_5" 4 3139.95 44684 -17157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1183115 15576 0 0 0 0 0 0 0 0
node "VCNT_MUX_INT" 5 3538.79 15702 -18824 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 610951 7044 235979 2372 604311 9202 0 0 0 0
node "m1_32750_n18019#" 7 5443.87 32750 -18019 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2125048 24728 215284 2440 0 0 0 0 0 0
node "IPD+" 8 17869.8 7884 -20465 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8329013 74880 1613005 24226 0 0 0 0 0 0
node "VSS_INT_1" 3 6549.41 7251 -16421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4036159 23324 0 0 0 0 0 0 0 0
node "Vref" 18 8792.58 -6778 -32322 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 469218 11548 3114965 41246 0 0 0 0 0 0
node "IPD_" 7 16848.2 8123 -20623 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8236504 74364 2127854 26302 0 0 0 0 0 0
node "VDD_INT_8" 4 3384.55 769 -15584 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74330 2072 2039742 16180 0 0 0 0 0 0
node "PRE_DIV_OP_INT" 10 5965.63 -3143 -19495 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1544085 17454 1864865 22706 0 0 0 0 0 0
node "P0" 3 7875.21 -7216 -32322 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305910 6978 4263986 50302 0 0 0 0 0 0
node "Iref" 6 2602.62 56133 -9304 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122512 2564 546990 11234 0 0 0 0 0 0
node "Output1" 1 390.412 56473 -7353 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57652 1766 0 0 0 0 0 0 0 0
node "VSS_BUFF_INT_5" 2 5258.91 49787 -8432 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2583318 17318 0 0 0 0 0 0 0 0
node "P1" 5 13969.3 -7762 -32291 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2298895 22938 6316857 54224 0 0 0 0 0 0
node "INV_BUFF_INT_2" 0 90.9028 50187 -6711 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29142 804 0 0 0 0 0 0 0 0
node "Output_1_INT" 8 7872.52 47863 -7237 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1522827 16868 4247160 28076 0 0 0 0 0 0
node "VDD_BUFF_INT_2" 1 668.17 50126 -5696 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180564 3182 0 0 0 0 0 0 0 0
node "VCO_op" 10 28202 26682 -24928 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8265653 49478 3193220 47890 2326165 32432 0 0 0 0
node "PU_INT" 18 7080.47 5488 -20853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2682967 23766 1969287 34644 0 0 0 0 0 0
node "Output2" 1 420.762 56617 -2611 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62480 1902 0 0 0 0 0 0 0 0
node "VSS_INT_2" 7 8002.37 45658 -14304 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2581418 19630 2414727 21370 0 0 0 0 0 0
node "m1_n8856_n3801#" 2 1392.59 -8856 -3801 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 444600 6012 0 0 0 0 0 0 0 0
node "PD_INT" 28 10945.1 5651 -22897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3079321 27732 1718249 41362 0 0 0 0 0 0
node "Test_Output_INT" 6 11714.2 -8402 -24118 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1108752 15374 3785573 48080 475306 5614 0 0 0 0
node "INV_BUFF_INT_1" 0 48.4942 50144 -1987 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9062 486 0 0 0 0 0 0 0 0
node "Output_2_INT" 11 10565.3 47842 -2099 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1024982 12904 5910499 45214 0 0 0 0 0 0
node "VDD_BUFF" 0 46938.2 56798 -318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16546008 120924 6245305 55528 0 0 0 0 0 0
node "VDD_BUFF_INT_1" 1 761.251 49954 -858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199752 3494 0 0 0 0 0 0 0 0
node "m1_32153_8241#" 0 28.3903 32153 8241 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1127 144 0 0 0 0 0 0 0 0
node "m1_42484_9484#" 0 31.1505 42484 9484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1470 158 0 0 0 0 0 0 0 0
node "LP_RES_CAP_INT" 3 37259.1 -10170 5390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19499840 111882 2390553 19124 0 0 0 0 0 0
node "m1_32263_15615#" 0 28.7846 32263 15615 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1200 146 0 0 0 0 0 0 0 0
node "m1_42596_16872#" 0 28.7846 42596 16872 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1200 146 0 0 0 0 0 0 0 0
node "m1_n7756_17393#" 2 93.1063 -7756 17393 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2220 464 0 0 0 0 0 0 0 0
node "Vdiv_FB_MUX_INT" 11 42798.6 10850 21920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14146331 75772 24466562 92820 1191708 23546 0 0 0 0
node "T1" 0 22079.8 56543 22249 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8543941 121474 1805163 51130 0 0 0 0 0 0
node "T0" 0 23725.7 56569 22449 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8639916 122834 5069114 56574 0 0 0 0 0 0
node "F0" 2 8068.65 56566 22830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4721949 67260 368433 5508 0 0 0 0 0 0
node "F1" 2 6958.94 56594 23129 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4905060 67946 422675 6120 0 0 0 0 0 0
node "F2" 2 9348.68 56594 23367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4942905 68468 451820 6522 0 0 0 0 0 0
node "a_11439_n22405#" 18 0 11439 -22405 nnd 0 0 0 0 12851 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_833_n9773#" 220 0 833 -9773 nnd 0 0 0 0 240202 5954 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2635_n8286#" 499 0 -2635 -8286 nnd 0 0 0 0 214188 8342 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n2958_n22453#" 9915 1185.92 -2958 -22453 nw 395306 4350 0 0 185158 2716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5973_n21454#" 12470 203.67 5973 -21454 nw 67858 1982 0 0 67858 1982 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_8294_n21029#" 4546 75.696 8294 -21029 nw 25232 816 0 0 2286 526 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_12748_n19430#" 1735 178.155 12748 -19430 nw 59385 1012 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11508_n19432#" 1631 191.862 11508 -19432 nw 63954 1042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_51686_n16258#" 1851 2560.51 51686 -16258 nw 853503 3872 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_49417_n6744#" 1821 2918.88 49417 -6744 nw 972961 4124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_30367_n6647#" 4141 801.675 30367 -6647 nw 267225 2612 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n3927_n4592#" 1743 257.742 -3927 -4592 nw 85914 1218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n5034_n4592#" 1743 257.742 -5034 -4592 nw 85914 1218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_49364_n2053#" 1802 2888.18 49364 -2053 nw 962727 4096 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_20198_872#" 1392 474.159 20198 872 nw 158053 1612 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_16000_163#" 2499 4834.86 16000 163 nw 1611621 5620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_12394_7284#" 2464 267.555 12394 7284 nw 89185 1318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_32153_8241#" 2130 3.381 32153 8241 nw 1127 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_42549_9113#" 4084 57.96 42549 9113 nw 19320 698 0 0 19320 698 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_42484_9484#" 1633 4.41 42484 9484 nw 1470 158 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_32263_15615#" 1920 3.6 32263 15615 nw 1200 146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_42596_16872#" 1920 3.6 42596 16872 nw 1200 146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 1006 905583 -3118 24923 m1 269958012 229216 0 0 123519876 1235200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 271242959 251560 55165093 263282 0 0 0 0 0 0
substrate "VSS" 0 0 -714 -31035 m1 0 0 0 0 0 0 335454325 324148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 299957260 273394 47092163 271564 0 0 0 0 0 0
cap "PU_test" "IPD_" 0.345002
cap "VDD_INT_7" "Vref" 0.164572
cap "m1_11710_n22600#" "VDD_INT_10" 95.7228
cap "VDD_INT_8" "S1" 0.597392
cap "Vo_test" "VDD_BUFF" 230.058
cap "m1_11710_n22600#" "LP_ext" 122.55
cap "VDD_INT_10" "PD_MUX_OP_INT" 50.7401
cap "Vo_test" "VCO_op" 109.364
cap "VDD_INT_10" "a_11439_n22405#" 4.89705
cap "m1_32750_n18019#" "m2_45110_n18250#" 72.4129
cap "Vdiv_FB_MUX_INT" "F2" 243.48
cap "Test_output" "VCO_op_bar" 0.381926
cap "m1_14284_n20049#" "VCO_op_bar" 52.6277
cap "PRE_DIV_OP_INT" "VDD_INT_8" 221.217
cap "PD_test" "PU_test" 2053.84
cap "PD_INT" "VDD_INT_9" 195.437
cap "IPD+" "Output_2_INT" 282.981
cap "LP_op_test" "S2" 159.737
cap "w_42596_16872#" "m1_42596_16872#" 0.87912
cap "T0" "VDD" 2133.5
cap "Vdiv_FB_MUX_INT" "P1" 67.4248
cap "a_n2635_n8286#" "VDD" 36.7564
cap "Test_output" "OPA1" 187.566
cap "w_12748_n19430#" "IPD_" 0.956129
cap "VSS_INT_8" "S1" 5.43411
cap "RST_DIV" "OPA0" 146.589
cap "Test_output" "VDD_BUFF" 8384.59
cap "OPB0" "Output_2_INT" 4.52952
cap "VSS_INT_2" "m2_45110_n18250#" 362.969
cap "PD_INT" "m1_6945_n20325#" 0.231872
cap "Vref" "P0" 2588.8
cap "F0" "F1" 9867.49
cap "m1_11710_n22600#" "vcntl_test" 206.326
cap "S1" "S0" 419.308
cap "VDD_INT_10" "m1_10588_n21376#" 38.3772
cap "Iref" "VDD_BUFF" 136.453
cap "Test_output" "LP_ext" 181.674
cap "m1_10588_n21376#" "LP_ext" 11.8567
cap "PD_test" "S1" 235.152
cap "m1_50389_n17373#" "m1_50757_n17408#" 88.5837
cap "IPD_" "Output_2_INT" 554.753
cap "VSS_INT_1" "PRE_DIV_OP_INT" 248.619
cap "VDD_INT_10" "w_8294_n21029#" 0.4269
cap "S1" "LP_RES_CAP_INT" 65.3799
cap "m1_n7756_17393#" "VDD" 0.0401109
cap "PRE_DIV_OP_INT" "S0" 26.1565
cap "PU_test" "m2_6176_n21922#" 16.4154
cap "Vref" "P1" 1.16894
cap "Vdiv_FB_MUX_INT" "F1" 205.521
cap "m2_7183_n7086#" "a_n2635_n8286#" 6.74925
cap "PU_MUX_OP_INT" "PU_INT" 2.80528
cap "m1_32750_n18019#" "IPD+" 0.93928
cap "VSS_INT_2" "VSS_BUFF_INT_5" 407.169
cap "INV_BUFF_INT_1" "VDD" 0.303591
cap "w_12748_n19430#" "LP_RES_CAP_INT" 0.788253
cap "Vref" "VDD_BUFF_INT_3" 162.539
cap "PD_MUX_OP_INT" "IPD+" 27.7396
cap "PRE_DIV_OP_INT" "LP_RES_CAP_INT" 1218.39
cap "PU_MUX_OP_INT" "w_5973_n21454#" 11.586
cap "Output_1_INT" "VDD" 1150.73
cap "VDD_BUFF_INT_2" "INV_BUFF_INT_2" 8.937
cap "m1_n8856_n3801#" "Vdiv_FB_MUX_INT" 1.88364
cap "w_n3927_n4592#" "PU_INT" 10.2421
cap "Vdiv_test" "Test_output" 113.624
cap "w_5973_n21454#" "PU_INT" 0.458255
cap "VDD_INT_5" "m2_45110_n18250#" 218.613
cap "LP_RES_CAP_INT" "Test_Output_INT" 321.997
cap "w_49364_n2053#" "VDD" 47.6926
cap "INV_BUFF_INT_1" "w_49364_n2053#" 47.9383
cap "S1" "m2_6176_n21922#" 3.97351
cap "VDD_INT_9" "w_8294_n21029#" 5.60387
cap "vcntl_test" "Test_output" 263.093
cap "m1_10588_n21376#" "vcntl_test" 13.3651
cap "VSS_INT_2" "VDD_BUFF_INT_2" 49.4226
cap "Test_output" "S2" 122.498
cap "vcntl_test" "m1_14284_n20049#" 79.8742
cap "OPB1" "Output_2_INT" 4.49355
cap "m1_51167_n17418#" "m1_50757_n17408#" 77.796
cap "m1_32750_n18019#" "IPD_" 695.153
cap "m2_7183_n7086#" "VDD" 770.93
cap "PD_INT" "VSS_INT_1" 156.504
cap "VSS_INT_2" "IPD+" 193.012
cap "VDD_INT_10" "PU_MUX_OP_INT" 1.93785
cap "Vdiv_FB_MUX_INT" "PU_INT" 4647.94
cap "w_n3927_n4592#" "Vdiv_FB_MUX_INT" 8.80826
cap "Vref" "w_n2958_n22453#" 0.476963
cap "m1_6945_n20325#" "w_8294_n21029#" 1.40519
cap "VCNT_MUX_INT" "w_12748_n19430#" 1.83015
cap "VCO_op_bar" "VDD_BUFF" 3.27697
cap "VCO_op" "PU_INT" 70.1082
cap "F0" "Vdiv_FB_MUX_INT" 252.729
cap "PFD_Vdiv_IN_INT" "Vdiv_FB_MUX_INT" 4.08731
cap "CLK_FB_IN_INT" "IPD+" 265.905
cap "T0" "Test_Output_INT" 189.57
cap "VCO_op_bar" "VCO_op" 10.5898
cap "PD_INT" "LP_RES_CAP_INT" 137.836
cap "w_n3927_n4592#" "VCO_op" 36.451
cap "m1_11710_n22600#" "LP_RES_CAP_INT" 194.035
cap "PD_test" "PD_MUX_OP_INT" 13.3608
cap "Test_output" "OPB0" 191.651
cap "VSS_INT_2" "IPD_" 176.334
cap "VDD_BUFF" "OPA1" 210.392
cap "Output_1_INT" "w_49417_n6744#" 4.93416
cap "VDD_INT_9" "PU_MUX_OP_INT" 0.191334
cap "Vdiv_FB_MUX_INT" "VCO_op" 1647.94
cap "Vref" "PFD_Vdiv_IN_INT" 66.2918
cap "PRE_DIV_OP_INT" "PFD_Vref_IN_INT" 4.89527
cap "CLK_FB_IN_INT" "IPD_" 265.735
cap "LP_ext" "VDD_BUFF" 203.594
cap "VDD_INT_9" "PU_INT" 200.41
cap "PD_INT" "m2_6176_n21922#" 115.634
cap "VDD_VCO" "S1" 293.56
cap "PD_INT" "T0" 29.7946
cap "T0" "T1" 46653.1
cap "IPD_" "w_8294_n21029#" 1.726
cap "P0" "LP_RES_CAP_INT" 222.917
cap "VDD" "Test_Output_INT" 401.474
cap "VDD" "Output_2_INT" 1028.27
cap "m1_6945_n20325#" "PU_MUX_OP_INT" 58.6546
cap "INV_BUFF_INT_1" "Output_2_INT" 0.798035
cap "S1" "PU_test" 106.289
cap "Test_output" "S0" 111.45
cap "Vdiv_test" "PFD_Vdiv_IN_INT" 2.58399
cap "Vref" "Vdiv_FB_MUX_INT" 27.5389
cap "vcntl_test" "VCO_op_bar" 333.977
cap "m1_32750_n18019#" "VDD_INT_13" 290.552
cap "VDD_INT_8" "w_n2958_n22453#" 292.247
cap "PD_MUX_OP_INT" "m2_6176_n21922#" 0.88935
cap "Output_1_INT" "Output_2_INT" 1282.58
cap "m1_6945_n20325#" "PU_INT" 0.0146369
cap "Test_output" "PD_test" 132.155
cap "PU_MUX_OP_INT" "IPD+" 80.239
cap "m1_51546_n17392#" "Output_2_INT" 116.578
cap "LP_RES_CAP_INT" "P1" 336.882
cap "VDD_INT_5" "IPD_" 173.064
cap "m1_10588_n21376#" "LP_RES_CAP_INT" 52.8002
cap "w_49364_n2053#" "Output_2_INT" 5.43624
cap "VDD_INT_9" "Vdiv_FB_MUX_INT" 22.1315
cap "m1_14284_n20049#" "LP_RES_CAP_INT" 171.138
cap "VDD" "a_833_n9773#" 0.978172
cap "T0" "F2" 113.819
cap "PD_INT" "w_n5034_n4592#" 0.120315
cap "INV_BUFF_INT_3" "Test_Output_INT" 6.5741
cap "Vdiv_test" "VDD_BUFF" 128.247
cap "Test_output" "OPB1" 192.484
cap "VDD_INT_10" "VDD_INT_9" 2.74066
cap "VDD_INT_7" "PFD_Vref_IN_INT" 49.4717
cap "OPA0" "m1_32750_n18019#" 1.53872
cap "PD_INT" "VDD" 738.394
cap "vcntl_test" "VDD_BUFF" 292.102
cap "VDD" "T1" 1270.56
cap "VSS_INT_11" "VDD_INT_13" 6.42853
cap "VDD_BUFF" "S2" 298.286
cap "VDD_INT_9" "w_11508_n19432#" 5.07687
cap "RST_DIV" "Vo_test" 307.521
cap "VDD_INT_8" "PFD_Vdiv_IN_INT" 13.5223
cap "VDD_INT_10" "S2" 1.58254
cap "vcntl_test" "LP_ext" 644.202
cap "PU_MUX_OP_INT" "IPD_" 16.631
cap "w_42484_9484#" "m1_42484_9484#" 1.07692
cap "S0" "w_n2958_n22453#" 2.87086
cap "a_n2635_n8286#" "P1" 31.7198
cap "CLK_FB_IN_INT" "VDD_INT_13" 95.9175
cap "Vdiv_test" "Vref" 279.562
cap "m1_32750_n18019#" "Output_1_INT" 236.995
cap "VDD_INT_8" "Vdiv_FB_MUX_INT" 24.6232
cap "IPD+" "VCO_op" 182.354
cap "VDD_INT_10" "IPD+" 1.8899
cap "VCNT_MUX_INT" "m1_14284_n20049#" 13.4141
cap "m1_n8856_n3801#" "LP_RES_CAP_INT" 5.56327
cap "F2" "VDD" 4337.47
cap "INV_BUFF_INT_2" "VDD" 0.551935
cap "PD_INT" "PU_test" 23.8269
cap "VDD_INT_8" "Vdiv_FB_MUX_INT" 394.272
cap "PD_INT" "m2_7183_n7086#" 200.914
cap "VSS_INT_1" "PU_INT" 149.457
cap "m2_45110_n18250#" "IPD+" 242.109
cap "PD_test" "PU_MUX_OP_INT" 2.72096
cap "Test_output" "OPA0" 183.054
cap "PFD_Vdiv_IN_INT" "VSS_INT_7" 6.16581
cap "Output_1_INT" "INV_BUFF_INT_2" 3.09653
cap "VDD_BUFF" "OPB0" 214.704
cap "T0" "F1" 112.434
cap "w_32153_8241#" "m1_32153_8241#" 0.82564
cap "RST_DIV" "Test_output" 199.439
cap "PFD_Vdiv_IN_INT" "VSS_INT_8" 32.2307
cap "VSS_INT_2" "VDD" 1611.77
cap "PU_test" "PD_MUX_OP_INT" 74.3791
cap "S1" "LP_op_test" 1090.38
cap "m1_6945_n20325#" "VDD_INT_9" 158.108
cap "VDD" "P1" 739.626
cap "PFD_Vdiv_IN_INT" "S0" 0.316279
cap "LP_RES_CAP_INT" "PU_INT" 133.413
cap "VDD_INT_8" "Vref" 98.3059
cap "VSS_INT_2" "Output_1_INT" 495.258
cap "VSS_INT_7" "Vdiv_FB_MUX_INT" 0.238048
cap "IPD_" "VCO_op" 371.845
cap "PD_INT" "S1" 0.519205
cap "VDD_INT_10" "IPD_" 0.0941965
cap "VCO_op_bar" "LP_RES_CAP_INT" 0.970464
cap "VDD_INT_13" "m1_31818_n18565#" 3.01003
cap "T0" "m1_n8856_n3801#" 1.42749
cap "INV_BUFF_INT_3" "P0" 1.2355
cap "VDD_INT_9" "IPD+" 226.873
cap "VDD_INT_7" "PRE_DIV_OP_INT" 1.88992
cap "VSS_INT_1" "Vdiv_FB_MUX_INT" 535.029
cap "VSS_INT_2" "w_49364_n2053#" 5.66065
cap "m2_45110_n18250#" "IPD_" 240.21
cap "m2_7183_n7086#" "P0" 152.573
cap "w_11508_n19432#" "IPD_" 1.02332
cap "VSS_INT_1" "VCO_op" 16.3969
cap "m1_11710_n22600#" "S1" 41.4741
cap "S0" "Vdiv_FB_MUX_INT" 205.392
cap "S0" "VDD_BUFF" 218.557
cap "PD_INT" "PRE_DIV_OP_INT" 0.317053
cap "S1" "PD_MUX_OP_INT" 0.484715
cap "PU_MUX_OP_INT" "m2_6176_n21922#" 30.9871
cap "Output1" "VDD_BUFF" 108.734
cap "S1" "a_11439_n22405#" 1.00922
cap "VDD_VCO" "Test_output" 202.32
cap "PD_test" "VDD_BUFF" 147.891
cap "INV_BUFF_INT_3" "P1" 0.0945823
cap "m1_6945_n20325#" "IPD+" 59.8383
cap "Vdiv_FB_MUX_INT" "LP_RES_CAP_INT" 543.001
cap "VDD" "F1" 856.286
cap "VDD_INT_10" "PD_test" 94.9496
cap "m2_7183_n7086#" "P1" 292.451
cap "Vref" "VSS_INT_7" 16.9531
cap "VDD_INT_5" "VDD" 5.5368
cap "PD_INT" "Test_Output_INT" 29.936
cap "Test_Output_INT" "T1" 147.177
cap "Test_output" "PU_test" 135.527
cap "INV_BUFF_INT_3" "VDD_BUFF_INT_3" 37.8993
cap "INV_BUFF_INT_2" "w_49417_n6744#" 77.2917
cap "m2_6176_n21922#" "w_5973_n21454#" 11.8194
cap "Vref" "VSS_INT_8" 56.5974
cap "VDD_INT_9" "IPD_" 737.893
cap "VDD_BUFF" "OPB1" 215.735
cap "LP_ext" "LP_RES_CAP_INT" 354.694
cap "T0" "F0" 6650.16
cap "VDD_INT_5" "Output_1_INT" 157.832
cap "VDD_BUFF_INT_1" "VDD" 11.3509
cap "Vref" "S0" 171.404
cap "INV_BUFF_INT_1" "VDD_BUFF_INT_1" 5.05118
cap "VSS_INT_2" "w_49417_n6744#" 127.242
cap "Vdiv_test" "VSS_INT_8" 29.7099
cap "Vref" "LP_RES_CAP_INT" 227.918
cap "m1_6945_n20325#" "IPD_" 59.646
cap "T0" "Vdiv_FB_MUX_INT" 13.6665
cap "m1_50389_n17373#" "VDD" 1.63719
cap "Test_output" "S1" 125.653
cap "Vdiv_test" "S0" 4682.58
cap "m1_10588_n21376#" "S1" 178.868
cap "VDD_BUFF_INT_1" "w_49364_n2053#" 64.6364
cap "w_n5034_n4592#" "PU_INT" 25.209
cap "P0" "Test_Output_INT" 13.9633
cap "m1_11710_n22600#" "LP_op_test" 0.366217
cap "m1_26336_n20146#" "VCO_op" 165.606
cap "m1_51546_n17392#" "m1_50757_n17408#" 0.643048
cap "VDD" "PU_INT" 738.394
cap "w_32263_15615#" "m1_32263_15615#" 0.87912
cap "VDD_INT_9" "LP_RES_CAP_INT" 105.896
cap "IPD_" "IPD+" 13713
cap "F0" "VDD" 1003.62
cap "PD_test" "S2" 603.304
cap "VSS_INT_2" "Output_2_INT" 401.959
cap "PD_INT" "PD_MUX_OP_INT" 4.21502
cap "vcntl_test" "LP_RES_CAP_INT" 619.955
cap "VDD_INT_8" "VSS_INT_7" 3.78381
cap "RST_DIV" "OPA1" 147.291
cap "VSS_INT_1" "IPD+" 26.9682
cap "OPA0" "VDD_BUFF" 205.252
cap "Test_Output_INT" "P1" 1870.51
cap "RST_DIV" "VDD_BUFF" 235.122
cap "m1_51546_n17392#" "w_51686_n16258#" 0.266311
cap "VDD_BUFF_INT_3" "Test_Output_INT" 0.0681983
cap "PU_test" "PU_MUX_OP_INT" 203.657
cap "w_n5034_n4592#" "Vdiv_FB_MUX_INT" 17.5813
cap "VDD_INT_8" "S0" 105.487
cap "VSS_INT_1" "VDD_INT_8" 353.242
cap "F2" "T1" 85.7784
cap "Vdiv_FB_MUX_INT" "VDD" 2087.91
cap "w_n5034_n4592#" "VCO_op" 1.70466
cap "m2_7183_n7086#" "PU_INT" 111.032
cap "PU_test" "PU_INT" 0.0261823
cap "VDD_INT_9" "m2_6176_n21922#" 0.208529
cap "LP_RES_CAP_INT" "IPD+" 1158.74
cap "VDD" "VCO_op" 715.466
cap "Output_1_INT" "OPA1" 6.08204
cap "a_833_n9773#" "P1" 1.04882
cap "Test_output" "LP_op_test" 165.448
cap "m1_10588_n21376#" "LP_op_test" 49.1144
cap "VDD_INT_8" "LP_RES_CAP_INT" 308.832
cap "m1_51167_n17418#" "m1_51546_n17392#" 85.8118
cap "VDD_INT_5" "Output_2_INT" 87.8138
cap "VDD_VCO" "VDD_BUFF" 226.421
cap "VDD_BUFF" "Output2" 115.831
cap "m2_45110_n18250#" "Output_1_INT" 265.868
cap "VDD_VCO" "VCO_op" 325.845
cap "m2_7183_n7086#" "Vdiv_FB_MUX_INT" 469.253
cap "Vref" "PFD_Vref_IN_INT" 0.166992
cap "PU_test" "VDD_BUFF" 152.044
cap "LP_RES_CAP_INT" "IPD_" 491.896
cap "m1_n8856_n3801#" "Test_Output_INT" 215.346
cap "VDD_INT_13" "IPD+" 33.0529
cap "S1" "VCO_op_bar" 200.776
cap "VSS_INT_8" "S0" 0.1942
cap "m1_11710_n22600#" "m1_10588_n21376#" 25.3122
cap "m2_7183_n7086#" "VCO_op" 17.0049
cap "VDD_INT_10" "PU_test" 297.92
cap "VSS_BUFF_INT_5" "VDD" 548.865
cap "VCNT_MUX_INT" "IPD+" 10.8938
cap "Test_output" "Vo_test" 205.784
cap "m1_10588_n21376#" "a_11439_n22405#" 0.51508
cap "m1_50757_n17408#" "Output_2_INT" 107.498
cap "PRE_DIV_OP_INT" "PU_INT" 0.736412
cap "VSS_INT_2" "INV_BUFF_INT_2" 3.92646
cap "VSS_INT_1" "LP_RES_CAP_INT" 1221.01
cap "VSS_BUFF_INT_5" "Output_1_INT" 512.496
cap "F1" "T1" 72.706
cap "m1_50389_n17373#" "Output_2_INT" 133.121
cap "P0" "P1" 3090
cap "INV_BUFF_INT_3" "Vref" 28.5646
cap "S1" "VDD_BUFF" 141.824
cap "P0" "VDD_BUFF_INT_3" 6.34701
cap "w_51686_n16258#" "Output_2_INT" 37.453
cap "S1" "VCO_op" 307.231
cap "VDD_INT_13" "IPD_" 77.8069
cap "VDD_BUFF_INT_2" "VDD" 5.31317
cap "PD_INT" "m1_n8856_n3801#" 201.625
cap "VDD_INT_10" "S1" 421.994
cap "VDD_INT_5" "m1_32750_n18019#" 1701.25
cap "S1" "LP_ext" 140.419
cap "VCNT_MUX_INT" "IPD_" 108.968
cap "PRE_DIV_OP_INT" "Vdiv_FB_MUX_INT" 2472.53
cap "PU_test" "VDD_INT_9" 38.8581
cap "VDD" "IPD+" 348.896
cap "VDD_BUFF_INT_3" "P1" 3.27501
cap "F2" "F1" 16222.2
cap "PD_INT" "PU_MUX_OP_INT" 4.47753
cap "Output_1_INT" "IPD+" 218.139
cap "Vdiv_FB_MUX_INT" "Test_Output_INT" 8.41
cap "PU_test" "S2" 54.2755
cap "Vref" "S1" 534.838
cap "PD_INT" "PU_INT" 7762.46
cap "Test_Output_INT" "VCO_op" 4.1419
cap "PU_test" "m1_6945_n20325#" 118.537
cap "m1_51167_n17418#" "Output_2_INT" 107.34
cap "PD_INT" "w_5973_n21454#" 3.14338
cap "PD_MUX_OP_INT" "PU_MUX_OP_INT" 154.838
cap "VSS_BUFF_INT_5" "w_49417_n6744#" 6.43743
cap "F0" "T1" 88.8857
cap "VCNT_MUX_INT" "LP_RES_CAP_INT" 446.139
cap "VDD" "IPD_" 495.231
cap "Vdiv_test" "S1" 4039.28
cap "PU_test" "IPD+" 204.987
cap "VSS_INT_11" "m1_31818_n18565#" 67.1986
cap "m1_11710_n22600#" "VCO_op_bar" 178.697
cap "VSS_INT_2" "VDD_BUFF_INT_1" 4.07809
cap "Vdiv_FB_MUX_INT" "a_833_n9773#" 2.42673
cap "VDD_BUFF" "LP_op_test" 185.854
cap "vcntl_test" "S1" 307.974
cap "VDD_INT_7" "Vdiv_FB_MUX_INT" 0.00854196
cap "PD_MUX_OP_INT" "w_5973_n21454#" 0.343627
cap "Output_1_INT" "IPD_" 214.963
cap "S1" "S2" 1081.86
cap "PFD_Vref_IN_INT" "VSS_INT_7" 86.6936
cap "Vref" "Test_Output_INT" 5.86277
cap "VDD_INT_10" "LP_op_test" 72.7089
cap "PD_INT" "Vdiv_FB_MUX_INT" 615.477
cap "Vdiv_FB_MUX_INT" "T1" 16263.7
cap "VDD_BUFF_INT_2" "w_49417_n6744#" 62.2371
cap "T1" "VCO_op" 0.598265
cap "PD_INT" "VCO_op" 3.74523
cap "VSS_BUFF_INT_5" "Output_2_INT" 414.655
cap "F0" "F2" 3.29532
cap "INV_2_0/VSS" "P0" -0.0182387
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 3.94136
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 10.6051
cap "INV_2_0/VSS" "Vref" -0.0676729
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.775819
cap "INV_2_0/VSS" "INV_2_0/OUT" 4.36447
cap "INV_2_0/VSS" "Tappered_Buffer_1/a_138_n2984#" 25.7485
cap "Vref" "Tappered_Buffer_1/a_138_n2984#" 0.178488
cap "Tappered_Buffer_1/VSS" "INV_2_0/OUT" 0.275764
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 34.0991
cap "Vref" "INV_2_0/OUT" 0.0466789
cap "Vref" "Tappered_Buffer_1/VSS" 0.544035
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 32.8379
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 35.1745
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_1/VSS" 32.7277
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 0.925752
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1480_n280#" "Tappered_Buffer_1/VSS" 7.86513
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/OUT" 10.6249
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" -0.0221766
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" -0.00206585
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "VSS" 4.45267
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" -0.137495
cap "Tappered_Buffer_1/OUT" "VSS" 3.64627
cap "Tappered_Buffer_1/a_2996_n3001#" "VSS" 29.0905
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00379645
cap "VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" 6.88626
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" 0.140886
cap "P0" "INV_2_0/IN" 72.4605
cap "P0" "INV_2_0/VDD" 50.6452
cap "P1" "INV_2_0/OUT" 11.4895
cap "Vref" "INV_2_0/OUT" 22.5171
cap "INV_2_0/VSS" "INV_2_0/IN" 5.95808
cap "INV_2_0/VSS" "INV_2_0/VDD" -1.19883
cap "INV_2_0/VDD" "INV_2_0/IN" 7.66248
cap "P0" "INV_2_0/OUT" 133.874
cap "INV_2_0/VSS" "INV_2_0/OUT" 1.34849
cap "P1" "INV_2_0/VSS" 70.6215
cap "Vref" "INV_2_0/VSS" 0.575047
cap "INV_2_0/OUT" "INV_2_0/IN" 8.50894
cap "INV_2_0/VDD" "INV_2_0/OUT" -5.68434e-14
cap "P1" "INV_2_0/IN" 18.1092
cap "Vref" "INV_2_0/IN" -0.639668
cap "P1" "INV_2_0/VDD" 53.4822
cap "P0" "INV_2_0/VSS" 112.149
cap "INV_2_0/OUT" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.09621
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 4.5856
cap "INV_2_0/OUT" "P0" -1.18631
cap "P1" "INV_2_0/OUT" -0.0945823
cap "INV_2_0/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 16.7145
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_0/VSS" 0.864625
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.251557
cap "INV_2_0/VSS" "Vref" 128.308
cap "INV_2_0/IN" "Vref" 47.9604
cap "INV_2_0/OUT" "Vref" 74.0064
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_0/VSS" 19.6238
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_0/IN" 0.376469
cap "INV_2_0/IN" "INV_2_0/VSS" 0.938969
cap "INV_2_0/VDD" "Vref" 51.6295
cap "INV_2_0/VSS" "INV_2_0/OUT" 88.1125
cap "INV_2_0/IN" "INV_2_0/OUT" 6.97489
cap "INV_2_0/VSS" "INV_2_0/VDD" 20.258
cap "INV_2_0/IN" "INV_2_0/VDD" 0.911152
cap "INV_2_0/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 7.79323
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 23.1717
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.0620397
cap "INV_2_0/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.128374
cap "INV_2_0/VDD" "INV_2_0/OUT" 18.1071
cap "INV_2_0/nmos_3p3_6FEA4B_0/a_52_n94#" "Tappered_Buffer_1/a_138_n2984#" 0.376469
cap "Vref" "INV_2_0/OUT" 0.0381918
cap "Vref" "Tappered_Buffer_1/a_138_n2984#" 0.0466661
cap "INV_2_0/OUT" "Tappered_Buffer_1/a_138_n2984#" 0.00809555
cap "Vref" "Tappered_Buffer_1/VSS" 0.0175369
cap "Tappered_Buffer_1/VSS" "INV_2_0/OUT" 0.227767
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_0/OUT" 4.77681
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 3.68024
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/VSS" 9.04018
cap "Vref" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.0428652
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.335722
cap "INV_2_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 0.273523
cap "VSS" "Tappered_Buffer_1/a_138_n2984#" 0.0797866
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/a_138_n2984#" -1.14445
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VDD" -0.126889
cap "Tappered_Buffer_1/OUT" "VSS" 2.25054
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/OUT" 0.0172936
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 0.120064
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" -0.0524269
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 10.5842
cap "VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 41.996
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_1/VDD" 2.51892
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/OUT" 0.363363
cap "VSS" "Tappered_Buffer_1/OUT" 17.6878
cap "VSS" "Tappered_Buffer_1/VDD" 15.6953
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" 34.4646
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 0.767078
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" -0.0156657
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/VDD" 15.2747
cap "VSS" "Tappered_Buffer_1/OUT" 0.058343
cap "VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" 8.36957
cap "VSS" "Tappered_Buffer_1/VDD" 30.9939
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 20.905
cap "RST_DIV" "VDD_BUFF" -0.155716
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.4359
cap "RST_DIV" "VDD_BUFF" -0.145695
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.4215
cap "VDD_BUFF" "RST_DIV" -0.145695
cap "VDD_BUFF" "RST_DIV" -0.145695
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.45
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 4.19096
cap "VDD_BUFF" "RST_DIV" -0.032089
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "VDD_BUFF" 12.5216
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.7584
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.7466
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 18.7037
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 9.96676
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" "LF_mag_0/cap80p_mag_0/N" 2.58125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/cap80p_mag_0/N" 1.74908
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 3.00225
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" 30.3612
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 0.358847
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 8.42766
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" 24.6556
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 20.7938
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 0.978599
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" "LF_mag_0/VSS" 1.81555
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 8.07348
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 0.700889
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 2.84665
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 30.6145
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 1.38519
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" 2.72907
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 28.976
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 29.8458
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" 2.48879
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 7.10543e-15
cap "LF_mag_0/VSS" "P0" 0.579806
cap "LF_mag_0/VSS" "INV_2_0/VDD" 2.37385
cap "LF_mag_0/VSS" "P1" 4.34629
cap "LF_mag_0/VSS" "INV_2_0/IN" 75.2687
cap "INV_2_0/VDD" "P0" 148.357
cap "INV_2_0/OUT" "Vref" 0.5946
cap "INV_2_0/VSS" "INV_2_0/VDD" -0.307626
cap "INV_2_0/IN" "INV_2_0/VDD" 1.94322
cap "INV_2_0/OUT" "P0" 1.97646
cap "INV_2_0/VDD" "LF_mag_0/VSS" 2.36739
cap "INV_2_0/IN" "P1" 4.13742
cap "INV_2_0/VDD" "P1" 81.2301
cap "INV_2_0/IN" "P0" 20.6608
cap "Vref" "INV_2_0/VDD" 2.54195
cap "INV_2_0/OUT" "P1" 0.24381
cap "INV_2_0/IN" "VSS" 0.391237
cap "INV_2_0/OUT" "P0" 0.0961581
cap "INV_2_0/VDD" "INV_2_0/OUT" 54.7251
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_0/IN" 0.0319337
cap "INV_2_0/VDD" "INV_2_0/IN" 0.20563
cap "INV_2_0/OUT" "Vref" 0.876225
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VSS" 4.83186
cap "INV_2_0/IN" "Vref" 12.1871
cap "INV_2_0/VDD" "P1" -0.526262
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.0265745
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VSS" 12.8327
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VSS" 20.6401
cap "INV_2_0/OUT" "INV_2_0/IN" 0.0581881
cap "INV_2_0/VDD" "INV_2_0/VSS" -0.212723
cap "INV_2_0/VDD" "VSS" 34.3094
cap "INV_2_0/VDD" "P0" -1.5725
cap "INV_2_0/VDD" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.58678
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VSS" 16.0374
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "VSS" 1.37583
cap "INV_2_0/OUT" "VSS" 79.4441
cap "INV_2_0/VDD" "Vref" 75.2202
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.0202389
cap "VSS" "INV_2_0/OUT" 0.499378
cap "INV_2_0/VDD" "INV_2_0/OUT" 1.02943
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.38064
cap "VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.439996
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_0/VDD" -0.0448618
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_0/VDD" 1.1551
cap "Vref" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.0447413
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_0/OUT" 5.68434e-14
cap "Vref" "INV_2_0/OUT" 0.547459
cap "Vref" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.281368
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.25849
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_0/VDD" 0.076652
cap "VSS" "INV_2_0/VDD" 1.05722
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" -4.9738e-14
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.42109e-14
cap "S0" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.27551
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" -2.84217e-14
cap "Vref" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.760684
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.74123
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.254191
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/VDD" 2.34698
cap "mux_2x1_ibr_3/nand2_ibr_2/IN2" "Tappered_Buffer_1/a_548_n1560#" 0.34263
cap "S1" "Tappered_Buffer_1/a_548_n1560#" 2.37173
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/a_548_n1560#" -4.54747e-13
cap "S0" "Tappered_Buffer_1/VDD" 1.51565
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "Tappered_Buffer_1/a_548_n1560#" 0.335465
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/a_548_n1560#" 1.35296
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/pmos_3p3_MQGBLR_0/a_n28_n124#" "Tappered_Buffer_1/a_548_n1560#" 0.127016
cap "S1" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00260303
cap "S0" "Tappered_Buffer_1/a_548_n1560#" 3.46698
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" "Tappered_Buffer_1/a_548_n1560#" 2.48853
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00385889
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/VDD" -4.26326e-14
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00170281
cap "Vref" "Tappered_Buffer_1/a_548_n1560#" 0.656391
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00443963
cap "mux_2x1_ibr_3/nand2_ibr_2/pmos_3p3_M8SWPS_1/a_28_n80#" "Tappered_Buffer_1/a_548_n1560#" 0.000413439
cap "Tappered_Buffer_1/a_2179_n2260#" "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0206321
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/I0" 0.845957
cap "S1" "Tappered_Buffer_1/a_2179_n2260#" 2.3687
cap "Tappered_Buffer_1/a_2179_n2260#" "PFD_layout_0/VSS" 2.07416
cap "Tappered_Buffer_1/a_2179_n2260#" "PFD_layout_0/DFF__0/m1_n141_477#" 0.117296
cap "Tappered_Buffer_1/a_2179_n2260#" "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_28_n44#" 0.014425
cap "S0" "Tappered_Buffer_1/a_2179_n2260#" 3.65352
cap "Tappered_Buffer_1/a_2179_n2260#" "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_0/a_n28_n88#" 0.0526328
cap "S0" "Tappered_Buffer_1/VDD" 1.51565
cap "Tappered_Buffer_1/a_2179_n2260#" "mux_2x1_ibr_3/I0" 1.47909
cap "PFD_layout_0/DFF__0/m1_n141_477#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.00778212
cap "Tappered_Buffer_1/OUT" "PFD_layout_0/VSS" 16.5684
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/VDD" 42.3894
cap "Tappered_Buffer_1/VDD" "Vdiv_test" 0.132936
cap "S0" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.465155
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 6.24749
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/VDD" 24.0894
cap "S0" "Tappered_Buffer_1/VDD" 0.238174
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "PFD_layout_0/VSS" 44.1055
cap "S1" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.281455
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/VSS" 43.0641
cap "Vdiv_test" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.181405
cap "PFD_layout_0/DFF__0/nand2_3/nmos_3p3_5QNVWA_0/a_n28_n88#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.139764
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.0972421
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 0.0716403
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 0.0536068
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.0189911
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 36.1092
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/RST" 0.028529
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 0.357702
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 111.929
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/RST" 0.415337
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Vo_test" 0.331385
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.495482
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 0.0654423
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.0298636
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 20.906
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.417253
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.0949919
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 82.4823
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 1.49318
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.59
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 22.3231
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 0.538405
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.0195474
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 2.03545
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 89.9311
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" 0.393335
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 0.538287
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.337753
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 2.09484
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.5836
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.120684
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 0.337753
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 89.0989
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 1.66278
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.6054
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 21.2928
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" 0.567489
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 0.391546
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 21.7978
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPA0" 3.63398
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "VDD_BUFF" 4.35123
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "RST_DIV" 12.8291
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 12.7234
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.957093
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 32.5297
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 21.6151
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.132474
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 0.251398
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/w_1_n5855#" 0.0199634
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 1.20554
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.0211257
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.9319
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 23.5677
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 18.9281
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.646103
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 5.65837
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.0295949
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 18.9292
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 31.5134
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 26.1367
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "VDD_BUFF" 10.1593
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPB0" 6.04735
cap "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" -0.556334
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" -0.504433
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" -0.125597
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" -0.232437
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 3.55271e-15
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" -0.315863
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" -0.117126
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" -0.538112
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 8.88178e-16
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -0.504433
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -0.432989
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 7.10543e-15
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "Test_Output_INT" 80.1591
cap "Vref" "INV_2_0/VDD" 0.262336
cap "VSS" "INV_2_0/VDD" 6.76599
cap "INV_2_0/VDD" "P1" 5.55112e-17
cap "INV_2_0/VDD" "P0" -5.55112e-17
cap "INV_2_0/VDD" "Vref" 66.7258
cap "VSS" "INV_2_0/VDD" 0.622603
cap "Vref" "mux_2x1_ibr_3/I1" -2.68389
cap "Vref" "PFD_layout_0/VSS" 3.49458
cap "Vref" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 151.92
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.403572
cap "Vref" "Tappered_Buffer_1/VDD" 51.3257
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 17.8008
cap "S0" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.143021
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.36665
cap "S0" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 4.62134
cap "S0" "Tappered_Buffer_1/VDD" 83.1683
cap "Tappered_Buffer_1/VDD" "S0" 263.799
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1480_n628#" "mux_2x1_ibr_3/I0" 0.0798328
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.26384
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" "Tappered_Buffer_1/VDD" 0.0957202
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/nand2_2/VSS" 1.22028
cap "Vref" "Tappered_Buffer_1/VDD" 0.185484
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "Vref" 2.64438
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.181922
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 2.13393
cap "Tappered_Buffer_1/a_548_n1560#" "Vref" 0.698515
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/VDD" 0.907302
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/I0" 4.58071
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 152.282
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 45.8426
cap "S0" "mux_2x1_ibr_3/I0" 0.0682904
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "Vref" 6.04511
cap "mux_2x1_ibr_3/Sel" "Vref" -9.92712
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/I0" 1.0673
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/I0" 167.512
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.146504
cap "PFD_layout_0/VDIV" "Vref" -0.241622
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" "Vref" 0.0220373
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.0550256
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" "mux_2x1_ibr_3/I0" 1.55991
cap "mux_2x1_ibr_3/Sel" "Tappered_Buffer_1/VDD" 0.598137
cap "Tappered_Buffer_1/a_548_n1560#" "PFD_layout_0/DFF__0/nand2_2/VSS" 1.18645
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "Tappered_Buffer_1/VDD" 0.278591
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.947341
cap "mux_2x1_ibr_3/Sel" "Tappered_Buffer_1/a_548_n1560#" 2.25694
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "S0" 0.830211
cap "mux_2x1_ibr_3/Sel" "S0" 0.0977433
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 1.42109e-14
cap "Vref" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 1.91205
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/DFF__0/nand2_2/VSS" 54.4712
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.156298
cap "Tappered_Buffer_1/VDD" "Vref" 1.16446
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/I0" 4.90018
cap "Vref" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 999.577
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" "PFD_layout_0/DFF__0/nand2_2/VSS" 0.628031
cap "mux_2x1_ibr_3/Sel" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.265165
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "Tappered_Buffer_1/VDD" 0.135082
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.161752
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 6.24555
cap "w_n2958_n22453#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" -0.0206869
cap "Vref" "mux_2x1_ibr_3/I0" -1.86676
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.12189
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0321158
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 1.65221
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n356_n672#" "PFD_layout_0/VSS" 1.0068
cap "Tappered_Buffer_1/VDD" "S0" 263.799
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/VDD" 0.195069
cap "PFD_layout_0/VSS" "mux_2x1_ibr_3/I0" 0.357306
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/VDD" 0.0519539
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/VSS" 281.343
cap "PFD_layout_0/VSS" "S0" 0.285401
cap "PFD_layout_0/VSS" "S1" 217.027
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/VSS" 4.94099
cap "Tappered_Buffer_1/VDD" "S0" 26.7568
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "PFD_layout_0/VSS" 40.5138
cap "PFD_layout_0/VSS" "S1" 279.393
cap "S0" "PFD_layout_0/VSS" 1.6701
cap "S1" "PFD_layout_0/VSS" 287.961
cap "Vdiv_test" "PFD_layout_0/VSS" 2.19893
cap "PFD_layout_0/DFF__0/VSS" "Vdiv_test" 2.34655
cap "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/PD" -1.84817
cap "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.225636
cap "PFD_layout_0/DFF__0/VSS" "S0" 5.55966
cap "PFD_layout_0/DFF__0/VSS" "mux_2x1_ibr_0/Sel" 130.309
cap "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.329831
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 5.08434
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VSS" 1.72432
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0726932
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 0.26007
cap "S1" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" -5.68434e-14
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" -0.0450226
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 3.80348
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VOUT" 5.00814
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 2.36633
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VDD" 1.79746
cap "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 3.86076
cap "VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.614941
cap "a2x1mux_mag_0/IN2" "VSS" 0.0586824
cap "a2x1mux_mag_0/VDD" "VSS" 0.334648
cap "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" "VSS" 1.13088
cap "a2x1mux_mag_0/VOUT" "VSS" 0.833073
cap "VCO_mag_0/m1_500_2483#" "S1" 0.0074326
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 1.8803
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 12.331
cap "VCO_mag_0/m1_500_2483#" "S1" 11.8007
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VSS" 2.53745
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 70.5637
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 174.513
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/INB" 29.2589
cap "VCO_mag_0/Stage_INV_1/VSS" "VCO_mag_0/Delay_Cell_mag_2/INB" 1.11121
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/INB" 14.5458
cap "VCO_mag_0/Stage_INV_1/VSS" "S1" 174.513
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/INB" 1.37359
cap "VCO_mag_0/VSS" "S1" 152.909
cap "VCO_mag_0/VSS" "S1" 130.922
cap "VCO_mag_0/m1_5328_n1682#" "S1" 6.37257
cap "VCO_mag_0/VSS" "VCO_mag_0/m1_5328_n1682#" 5.6641
cap "VCO_mag_0/VSS" "S1" 174.071
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 28.7794
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 28.7794
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VSS" 174.513
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.259576
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/INB" 3.3713
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "S1" 141.106
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/INB" 3.0575
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_op" 11.1693
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 0.626425
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 2.66821
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Vo_test" 10.0566
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.80419
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.771454
cap "Output_Div_Mag_0/RST" "Vo_test" 12.6432
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Vo_test" 18.424
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 38.7383
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.574674
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 0.0527145
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Vo_test" 0.871935
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.0341839
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 4.2298
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" -2.27374e-13
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Vo_test" 0.823969
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 0.0621885
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 3.57774
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 0.215554
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_0/RST" 0.00534663
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 43.7694
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 15.7043
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/RST" 3.67454
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 18.4466
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/RST" 138.305
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" 1.63529
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" 1.63529
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 8.88178e-16
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 9.7953
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 4.52353
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Vo_test" 0.0216395
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/RST" 25.2575
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 14.6143
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_0/RST" 14.8253
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/RST" 210.799
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/RST" 2.67917
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/RST" -21.2372
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 91.9924
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_0/RST" 1.42813
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" "Output_Div_Mag_0/RST" 0.0837275
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 14.5823
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VDD" "Output_Div_Mag_0/RST" 1.64081
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 0.406793
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/RST" 2.76006
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 1.955
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 1.8613
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "RST_DIV" 30.8384
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 15.7886
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 2.27374e-13
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" -4.40282
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 4.81591
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" -0.814039
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.792212
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "RST_DIV" 298.939
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" "RST_DIV" 12.6776
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" -37.1625
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" -0.792212
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" 75.8086
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "RST_DIV" 4.91271
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 14.3691
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" 3.55271e-15
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "RST_DIV" 6.00398
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 5.32667
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "RST_DIV" 24.9287
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" -10.4868
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 95.6213
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 0.00637588
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" -0.288447
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "RST_DIV" 12.0649
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "RST_DIV" 14.2412
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 27.9528
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" "RST_DIV" 2.11188
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 14.6328
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "RST_DIV" 10.3909
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "RST_DIV" 85.0904
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" 0.0053371
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "RST_DIV" 2.75615
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" -5.13833
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 3.27967
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.47865
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 219.885
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 0.380627
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 38.3239
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 0.125644
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" 0.606193
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" "RST_DIV" 2.11188
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.445287
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 0.317591
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 2.27374e-13
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "OPA0" 9.07916
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.20196
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "RST_DIV" 13.8144
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "OPA0" 207.915
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 16.247
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "RST_DIV" 90.7438
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 0.00637588
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPA0" 1.75619
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 0.492051
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "OPA0" 0.0730527
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 0.0630359
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "RST_DIV" 3.32345
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "RST_DIV" 34.5825
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "RST_DIV" 0.930474
cap "RST_DIV" "OPA0" -1.12472
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 10.8136
cap "RST_DIV" "Output_Div_Mag_0/m1_6276_n6066#" 6.14438
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 45.0868
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output_Div_Mag_1/RST" 1.137
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 1.62677
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 13.9038
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/RST" 0.175092
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/RST" 0.598325
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.793345
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Output_Div_Mag_1/RST" 94.1749
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 5.68434e-14
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_1/RST" 4.29547
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 1.8284
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output_Div_Mag_1/RST" 1.34973
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.118406
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0986052
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 14.7049
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 1.75128
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" 4.80012
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 8.73546
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.0346301
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 4.50524
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 16.0431
cap "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 7.10543e-15
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 128.024
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 2.38204
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.486929
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "OPB0" 0.464534
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.0595082
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 11.7696
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 14.8427
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 2.84217e-14
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -1.13687e-13
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 62.9097
cap "Output_Div_Mag_1/m1_6276_n6066#" "OPB1" 34.522
cap "Test_Output_INT" "LF_mag_0/VSS" 80.1591
cap "P0" "LF_mag_0/VSS" 0.724758
cap "P1" "LF_mag_0/VSS" 4.92945
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_4/Sel" -0.203029
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/inv_my_mag_1/VSS" 3.49458
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/inv_my_mag_1/VSS" 3.55271e-15
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/VDD" 13.0097
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/Sel" 0.00273554
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/I1" 2.41941
cap "PFD_layout_0/inv_my_mag_1/VSS" "mux_2x1_ibr_4/Sel" 53.3083
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -2.65642
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/Sel" 0.57254
cap "mux_2x1_ibr_3/I1" "PFD_layout_0/VDIV" -2.04365
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/VDD" -7.10543e-15
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/VDD" 0.0632728
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/Sel" 6.53915
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/Sel" 0.0876055
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 23.3379
cap "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/Sel" 1.21982
cap "mux_2x1_ibr_3/I1" "PFD_layout_0/inv_my_mag_1/VSS" 27.2113
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -17.9553
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/Sel" 4.48891
cap "mux_2x1_ibr_3/Sel" "Tappered_Buffer_1/VDD" 0.00958647
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/Sel" 56.3146
cap "PFD_layout_0/inv_my_mag_1/VSS" "mux_2x1_ibr_3/VDD" -9.14098
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.48158
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/D" 0.0135882
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/Sel" 23.4093
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/I1" -2.04365
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I0" 2.1749
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 46.6708
cap "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/D" 0.0162393
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.425668
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_968_n280#" 0.00298759
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_4/I0" 10.0252
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 4.20604
cap "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/I0" 0.012486
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 6.97449
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/DFF__0/nand2_2/VSS" -1.11604
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0100605
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_4/Sel" -0.109076
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_4/Sel" -0.0341116
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VDD" 56.3367
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/VSS" 61.8441
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 5.68434e-14
cap "PFD_layout_0/VDIV" "PFD_layout_0/DFF__0/nand2_2/VSS" 19.9206
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 263.411
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 3.594
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/Sel" -0.319416
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_2/VSS" -1.62515
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0185785
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/Sel" 0.0239932
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/Sel" 0.732259
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0483849
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.109045
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.236223
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.677458
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 6.06842
cap "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/I0" 0.119817
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/I0" -2.27643
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/Sel" 68.4953
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 1.06918
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/D" 4.52517
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_868_n324#" "mux_2x1_ibr_3/I0" 0.0901666
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.0441695
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.3551
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.0293241
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" -7.10543e-15
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/VDD" 6.05378
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/VDD" 8.46888
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -0.409961
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/DFF__0/nand2_2/VSS" 49.9674
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.053488
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 2.38811
cap "PFD_layout_0/VDIV" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 25.2372
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 2.94695
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -17.9553
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 0.00908867
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 0.00745646
cap "PFD_layout_0/DFF__0/CLK" "PFD_layout_0/VDIV" 5.82631
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.139035
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 3.72883
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/VSS" 236.408
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/I0" 0.0427656
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/I0" 0.0914069
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/Sel" 0.951657
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/VDD" 1.70349
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/D" 0.0548282
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN2" 2.4538
cap "PFD_layout_0/VDIV" "PFD_layout_0/DFF__0/D" 42.1249
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/DFF__0/nand2_2/VSS" -0.0815627
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 1.21188
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_664_n324#" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.173185
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/Sel" 4.07985
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.94178
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/Sel" -24.2834
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.130559
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "PFD_layout_0/VSS" 0.0558389
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/CLK" 0.26838
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/VSS" 0.0497371
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.0372476
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_256_n324#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.183932
cap "PFD_layout_0/DFF__0/CLK" "PFD_layout_0/VDIV" 5.81422
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_4/I0" 0.570757
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.714982
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.00344132
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "Tappered_Buffer_1/VDD" 0.0964297
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_152_n280#" 0.0136536
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/VSS" 3.37006
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/D" 0.155524
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/VDD" 2.1359
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_3/Sel" 0.236312
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/VSS" 0.471717
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_4/I0" 0.0998544
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/VDD" 0.138386
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n152_n324#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.183932
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_460_n324#" 0.183932
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.0667752
cap "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.0131612
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "S0" 0.0702077
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "Tappered_Buffer_1/VDD" 0.0380671
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/VDD" 0.965003
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_152_n280#" 0.0711106
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n256_n280#" 0.0722345
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/Sel" 5.87291
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_52_n324#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.236565
cap "PFD_layout_0/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.443493
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/VSS" 0.74082
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n356_n324#" 0.127547
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN2" 3.9571
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 4.28805
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_560_n280#" 0.0470409
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "S0" 1.65182
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/Sel" 0.102441
cap "PFD_layout_0/DFF__0/CLK" "PFD_layout_0/VSS" 1.42109e-14
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/VDD" 1.70361
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/RST" 0.0384426
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "S0" 1.34424
cap "Vdiv_test" "PFD_layout_0/DFF__0/nand2_2/IN2" 1.30966
cap "S1" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.234684
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_560_n280#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.0240697
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/VDD" 0.377611
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_664_n324#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.183932
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/nand2_2/IN2" 23.2676
cap "S1" "PFD_layout_0/DFF__0/inv_0/OUT" 0.201619
cap "S1" "PFD_layout_0/DFF__0/RST" 0.240163
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "S1" 0.204608
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "S0" 0.0680131
cap "Vdiv_test" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.065395
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "Tappered_Buffer_1/VDD" 0.0811773
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/nand2_2/IN2" 1.15567
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_664_n324#" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.139764
cap "S0" "PFD_layout_0/DFF__0/inv_0/OUT" 0.0609968
cap "PFD_layout_0/DFF__0/RST" "S0" 0.0710195
cap "Vdiv_test" "PFD_layout_0/DFF__0/inv_0/OUT" 0.057624
cap "Vdiv_test" "PFD_layout_0/DFF__0/RST" 0.0676758
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "S0" 0.0603327
cap "PFD_layout_0/DFF__0/RST" "Tappered_Buffer_1/VDD" 0.0907007
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "Vdiv_test" 0.0576184
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "PFD_layout_0/VSS" 0.834616
cap "S1" "PFD_layout_0/DFF__0/nand2_2/IN2" 4.78509
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.0454988
cap "PFD_layout_0/DFF__0/QB" "S1" 2.60892
cap "PFD_layout_0/DFF__0/QB" "S0" 0.836308
cap "PFD_layout_0/DFF__0/Q" "PFD_layout_0/VSS" 5.68434e-14
cap "PFD_layout_0/DFF__0/nand2_3/VDD" "PFD_layout_0/VSS" 3.55271e-15
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/nand2_1/OUT" -2.84217e-14
cap "PFD_layout_0/DFF__0/Q" "Vdiv_test" 0.104961
cap "PFD_layout_0/DFF__0/nand2_1/IN1" "Vdiv_test" 0.0598531
cap "Vdiv_test" "PFD_layout_0/DFF__0/nand2_1/OUT" 0.702594
cap "PFD_layout_0/DFF__0/Q" "S1" 0.366291
cap "PFD_layout_0/DFF__0/Q" "S0" 0.111231
cap "PFD_layout_0/DFF__0/QB" "Vdiv_test" 0.771526
cap "PFD_layout_0/DFF__0/nand2_3/VDD" "S1" 0.115588
cap "PFD_layout_0/DFF__0/nand2_1/IN1" "S1" 0.207248
cap "S1" "PFD_layout_0/DFF__0/nand2_1/OUT" 2.56263
cap "PFD_layout_0/DFF__0/nand2_1/IN1" "S0" 0.0638883
cap "S0" "PFD_layout_0/DFF__0/nand2_1/OUT" 0.722059
cap "S1" "PFD_layout_0/DFF__0/nand2_1/VDD" 0.182672
cap "S1" "PFD_layout_0/DFF__0/Q" 0.147472
cap "PFD_layout_0/PD" "PFD_layout_0/DFF__0/Q" -4.44089e-16
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/DFF__0/Q" 5.68434e-14
cap "S1" "PFD_layout_0/VSS" 0.0606281
cap "PFD_layout_0/DFF__0/nand2_1/VDD" "PFD_layout_0/VSS" 5.68434e-14
cap "Vdiv_test" "PFD_layout_0/VSS" 0.0193441
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/VDD" 0.646354
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 1.39376
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.962076
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.04446
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/DFF__0/VSS" 2.06629
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.18403
cap "PFD_layout_0/PD" "PFD_layout_0/DFF__0/VSS" -1.65721
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VDD" 5.68434e-14
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/DFF__0/VSS" 0.424299
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.430617
cap "PFD_layout_0/DFF__0/VSS" "mux_2x1_ibr_0/VDD" 7.78435
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/DFF__0/VSS" 0.0206376
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/VDD" 1.45092
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 1.30296
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "PFD_layout_0/PD" 2.26816
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 7.99318
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/VDD" 76.6525
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 7.45055
cap "CP_mag_0/PD" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0193212
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 1.8633
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 2.59677
cap "CP_mag_0/PD" "mux_2x1_ibr_0/I0" -1.80478
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/VDD" 481.931
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PU_test" 9.71833
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 5.46139
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "mux_2x1_ibr_0/Sel" 1.23711
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 24.9795
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "mux_2x1_ibr_0/VDD" 0.0725895
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.480426
cap "mux_2x1_ibr_0/I0" "PU_test" 0.828076
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 2.25096
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/I0" 1.67583
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0571908
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 1.43973
cap "PFD_layout_0/PD" "PU_test" -0.0376658
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/VDD" 0.984499
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/I0" -11.6014
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/Sel" 0.907384
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" 1.74683
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/nand2_ibr_0/pmos_3p3_M8SWPS_1/a_28_n80#" 0.0012222
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/VDD" 59.9062
cap "CP_mag_0/PD" "mux_2x1_ibr_0/Sel" -0.242358
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PU_test" 0.211521
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I0" 2.26728
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.247992
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 5.51806
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/VDD" 4.28706
cap "mux_2x1_ibr_0/Sel" "PU_test" -7.19892
cap "mux_2x1_ibr_0/VDD" "PU_test" 6.9533
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/Sel" 7.83319
cap "mux_2x1_ibr_0/I0" "CP_mag_0/PD" -4.44089e-16
cap "mux_2x1_ibr_0/I0" "PU_test" 0.766984
cap "CP_mag_0/VSS" "PU_test" 0.00886582
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PU_test" 0.755862
cap "mux_2x1_ibr_0/Sel" "PU_test" -7.33114
cap "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PU_test" 0.0419189
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PU_test" 9.71164
cap "mux_2x1_ibr_0/VDD" "PU_test" 5.28699
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_0/I0" 7.10543e-15
cap "CP_mag_0/VSS" "a2x1mux_mag_0/VDD" 5.8242
cap "CP_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/nmos_3p3_W9BEG7_0/a_n836_n100#" -0.11781
cap "S1" "a2x1mux_mag_0/VDD" -8.46751
cap "CP_mag_0/VSS" "S1" 495.71
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VDD" 0.934129
cap "CP_mag_0/VSS" "a2x1mux_mag_0/SEL" 67.4889
cap "CP_mag_0/VSS" "CP_mag_0/VCNTL" 2.95428
cap "S1" "a2x1mux_mag_0/SEL" -36.7459
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 4.57411
cap "a2x1mux_mag_0/VDD" "S1" -7.25545
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/SEL" 1.01915
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.366933
cap "CP_mag_0/VCNTL" "S1" 379.403
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN2" 10.4529
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "S1" 3.3763
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/IN2" 0.0156538
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/VSS" 0.359235
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/SEL" -2.60515
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/VSS" 0.29608
cap "a2x1mux_mag_0/SEL" "S1" 90.2122
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VSS" 0.62323
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/IN2" 0.239278
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VSS" 44.6436
cap "a2x1mux_mag_0/IN2" "S1" 7.18849
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VCNTL" 0.690167
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.467959
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -0.660911
cap "a2x1mux_mag_0/VSS" "S1" 225.183
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.312207
cap "vcntl_test" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.345435
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN1" 77.7183
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 25.9874
cap "a2x1mux_mag_0/SEL" "vcntl_test" 0.312847
cap "a2x1mux_mag_0/VOUT" "VSS" 3.208
cap "a2x1mux_mag_0/VDD" "S1" -1.08863
cap "S1" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.792931
cap "a2x1mux_mag_0/IN2" "vcntl_test" 1.0848
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VDD" 14.8235
cap "a2x1mux_mag_0/SEL" "S1" 30.5754
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.507261
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 1.49202
cap "a2x1mux_mag_0/VOUT" "vcntl_test" 0.562741
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/IN1" 7.76091
cap "a2x1mux_mag_0/IN1" "S1" -0.314047
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/VDD" 2.74885
cap "a2x1mux_mag_0/IN2" "S1" 18.9282
cap "a2x1mux_mag_0/SEL" "VSS" 8.86246
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/IN1" 4.74612
cap "a2x1mux_mag_0/VOUT" "S1" 532.496
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 0.185307
cap "a2x1mux_mag_0/Transmission_gate_mag_1/pmos_3p3_Q354KU_0/w_n922_n230#" "a2x1mux_mag_0/IN2" 0.461922
cap "VCO_mag_0/m1_500_2483#" "S1" 0.0342267
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 7.96992
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 213.128
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "vcntl_test" 2.46845
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.449538
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/m1_500_2483#" 0.116112
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 32.4692
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 7.96992
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/IN" 0.13159
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "S1" 0.313466
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/IN" 0.146278
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op_bar" 0.347317
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "S1" 7.08398
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "S1" 0.27868
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/IN" 2.70805
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_op_bar" 3.75322
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "S1" 1.45666
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/GF_INV16_1/VSS" 0.672216
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "S1" 7.45045
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/GF_INV16_1/VSS" 7.10543e-15
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "S1" 0.0534199
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "S1" 3.06967
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "VCO_mag_0/GF_INV16_1/VSS" -2.84217e-14
cap "VCO_mag_0/EN" "S1" 5.88585
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 8.597
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/VSS" 0.830938
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 1.11053
cap "VCO_mag_0/VSS" "VCO_mag_0/EN" 4.70025
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "VCO_mag_0/VSS" 0.164852
cap "VCO_mag_0/Stage_INV_0/VDD" "S1" 0.0012069
cap "VCO_mag_0/VSS" "VCO_mag_0/VCONT" 0.246954
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/EN" 6.86035
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "S1" 5.16742
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_0/OUT" 3.60443
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/OUT" 13.3554
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/IN" 5.36917
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 0.679081
cap "VCO_mag_0/Stage_INV_1/OUT" "S1" 0.505273
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_0/VDD" 1.26122
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "VCO_mag_0/VSS" 1.42109e-14
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.313466
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "S1" 5.71859
cap "VCO_mag_0/Delay_Cell_mag_0/IN" "S1" 0.352759
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.0149699
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -3.55271e-15
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/EN" 0.0349605
cap "VCO_mag_0/Delay_Cell_mag_0/IN" "S1" 2.35529
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" -3.55271e-15
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.0149699
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.22045e-16
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_0/VDD" 3.55271e-15
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/INB" 2.26874
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" "S1" 1.44649
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 18.2194
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 0.888124
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "S1" 0.243208
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.336884
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 4.12962
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" 10.6384
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 8.58059
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/INB" 12.2298
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/VSS" 106.561
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_op" 1.55251
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_op" 0.0930212
cap "Vo_test" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 17.1461
cap "Vo_test" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 77.7083
cap "Vo_test" "Output_Div_Mag_0/RST" 4.70309
cap "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/RST" 0.146035
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_0/RST" 0.0661443
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 0.0115131
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 0.0236563
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 0.641823
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VDD" "Vo_test" 0.133439
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 0.0284587
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_0/RST" 0.0284587
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" 0.0230501
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.894727
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "RST_DIV" 0.0655712
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.0287193
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -8.06196
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" 0.0116628
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" 1.95523
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 18.6604
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" 1.54826
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -0.402686
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "RST_DIV" 0.0287193
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "OPA0" 0.504515
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "OPA0" 9.27643
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" -2.85472
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -8.04593
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPA0" 2.06326
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPA0" 1.86333
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPA0" 6.28007
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" -0.815798
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 90.1639
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "OPA0" 16.5913
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 350.094
cap "OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 1.54173
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 328.796
cap "OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 1.03875
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" -2.22045e-16
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" 0.493283
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "OPB0" 2.04249
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "OPB0" 43.0555
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -3.7001
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 470.526
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -21.2701
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPB0" 7.26885
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "OPB0" 0.782874
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -0.429557
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPB0" 2.19191
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" -0.563366
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 20.3358
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 2.34491
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "OPB0" 0.729585
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "OPB0" 96.2469
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 22.1281
cap "OPB1" "Output_Div_Mag_1/m1_6276_n6066#" 332.426
cap "Test_Output_INT" "LF_mag_0/VSS" 80.1591
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "P0" 0.724758
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0210353
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/VDIV" 0.399697
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/I1" 2.37746
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" -0.00777086
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" -5.60389
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 9.83329
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -3.13454
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 1.00236
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 78.8103
cap "mux_2x1_ibr_3/I1" "PFD_layout_0/inv_my_mag_1/VSS" 4.82544
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 2.22987
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.361092
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/Sel" 0.37961
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/inv_my_mag_1/VSS" -18.8919
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/I1" 0.195983
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 5.27148
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/inv_my_mag_1/VSS" 84.9788
cap "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/nand2_2/VSS" 0.0336329
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/Sel" 3.13018
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.41076
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/DFF__0/D" 3.54108
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/I0" 0.496403
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/DFF__0/nand2_2/VSS" 0.441172
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/VREF" 0.0178911
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.724041
cap "PFD_layout_0/DFF__0/nand2_7/IN1" "PFD_layout_0/DFF__0/D" 0.0507565
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "PFD_layout_0/VDIV" 0.0180394
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/VDIV" -3.35623
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__0/D" 66.3642
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/VDIV" 1.86829
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.603873
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "PFD_layout_0/DFF__0/D" 0.856092
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__1/nand2_7/IN1" 0.0851016
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/VSS" 155.521
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/VDIV" 0.0943737
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/nand2_2/VSS" 59.314
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/DFF__0/D" 7.95584
cap "mux_2x1_ibr_3/I1" "PFD_layout_0/DFF__0/nand2_2/VSS" -0.0461155
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 1.07095
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -3.37942
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.320076
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "PFD_layout_0/VDIV" 0.57873
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.196789
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 2.94722
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 1.45476
cap "PFD_layout_0/DFF__0/CLK" "PFD_layout_0/DFF__0/D" 0.746346
cap "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/nand2_2/VSS" 0.0482591
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "PFD_layout_0/DFF__0/nand2_2/VSS" 0.969021
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/D" 67.351
cap "PFD_layout_0/VREF" "PFD_layout_0/VDIV" 0.00055921
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/VREF" -0.0592859
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0193094
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/Sel" 9.22548
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/D" 24.3061
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 6.5013
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/I0" 0.374523
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/Sel" 2.79678
cap "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/D" 0.0135859
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/VDIV" -0.160762
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 3.01402
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 3.46953
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "PFD_layout_0/DFF__0/D" 5.9751
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 1.82113
cap "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/D" 0.0339132
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/I0" 2.47298
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0329098
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 1.01633
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/D" 0.0214602
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.0414723
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.0446853
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.856092
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.61486
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.0331931
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/VDIV" 0.0034664
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/CLK" 0.117111
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_4/I0" 0.308755
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/DFF__0/CLK" 0.93203
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__0/D" 4.50824
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/nand2_2/VSS" 1.27577
cap "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0326446
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00195759
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/I0" 0.244542
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/Sel" 0.149173
cap "PFD_layout_0/DFF__0/Q" "PFD_layout_0/DFF__0/VSS" 0.0407424
cap "PFD_layout_0/PD" "PFD_layout_0/DFF__0/VSS" 4.0597
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.00504542
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.01054
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/VDD" 10.6979
cap "PFD_layout_0/PD" "PFD_layout_0/nand2_0/IN1" 1.38778e-17
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/DFF__0/Q" 8.52651e-14
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/DFF__0/Q" 0.271508
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_mag_0/IN" 1.42888
cap "mux_2x1_ibr_0/VDD" "PFD_layout_0/DFF__0/VSS" 22.5392
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/Sel" 0.0144664
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.062907
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/OUT" 0.0644373
cap "PFD_layout_0/DFF__0/Q" "PFD_layout_0/buffer_loading_mag_1/VDD" -1.13687e-13
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 10.7603
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/VDD" 5.2413
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_mag_0/IN" 3.16651
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/Q" 8.88178e-16
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0418781
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/Sel" 0.365828
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/DFF__0/VSS" 19.9812
cap "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.209231
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.00817533
cap "PFD_layout_0/DFF__0/Q" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0295476
cap "PFD_layout_0/DFF__0/Q" "PFD_layout_0/PU" 3.22964
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VDD" 2.14617
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/buffer_loading_mag_1/VDD" -1.13687e-13
cap "PFD_layout_0/PD" "PFD_layout_0/DFF__0/Q" 50.7126
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/VDD" 0.0756289
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/I0" -8.3837
cap "CP_mag_0/PU" "mux_2x1_ibr_0/Sel" -0.15901
cap "CP_mag_0/PD" "mux_2x1_ibr_0/Sel" 0.061627
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.0756289
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/VDD" 3.71374
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "CP_mag_0/PD" -4.26326e-14
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/VDD" 13.0389
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/PD" 51.4493
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VDD" 4.47378
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/inv_0/OUT" 1.72832
cap "CP_mag_0/PU" "mux_2x1_ibr_0/VDD" 89.9271
cap "CP_mag_0/PD" "mux_2x1_ibr_0/VDD" 10.8071
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" 71.569
cap "CP_mag_0/PD" "PFD_layout_0/PD" -4.21502
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 34.2747
cap "CP_mag_0/PU" "PFD_layout_0/PD" -0.0784949
cap "CP_mag_0/IPD_" "mux_2x1_ibr_0/VDD" 1.71665
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 28.3649
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.242498
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 3.16651
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/VDD" 0.062907
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/PD" 45.1016
cap "mux_2x1_ibr_1/w_361_n401#" "mux_2x1_ibr_0/VDD" -0.0206869
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/Sel" 24.7173
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.919485
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/I0" 0.0391124
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/VDD" 2.33909
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/nmos_3p3_EA23U2_0/a_122_n100#" 1.44153
cap "mux_2x1_ibr_0/I0" "PFD_layout_0/buffer_loading_mag_1/VSS" 1.319
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 1.22193
cap "CP_mag_0/PD" "mux_2x1_ibr_1/I0" 0.842064
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/VDD" 220.741
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/nand2_0/IN2" 0.0963498
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PD" 5.04081
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/VDD" 2.31791
cap "mux_2x1_ibr_0/I0" "CP_mag_0/PD" -1.80478
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/PD" 6.50806
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 71.2367
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "PFD_layout_0/PD" 1.3376
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/VDD" 2.43867
cap "CP_mag_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" 4.1579
cap "CP_mag_0/PU" "CP_mag_0/PD" -1.86641
cap "PFD_layout_0/PU" "mux_2x1_ibr_0/VDD" 5.28181
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/VDD" 98.5901
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/Sel" 0.769678
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 21.1098
cap "PFD_layout_0/PU" "PFD_layout_0/PD" -1.90061
cap "mux_2x1_ibr_0/VDD" "PFD_layout_0/nand2_0/IN1" 0.230284
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_2/OUT" -1.42109e-14
cap "PFD_layout_0/PD" "PFD_layout_0/nand2_0/IN1" 1.34047
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0467352
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/I0" -3.76518
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/VDD" 6.48823
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/nand2_0/IN2" 0.00340848
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 3.48299
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_0/VDD" 0.441091
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.08152
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/nand2_0/IN2" 0.9327
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_1/I0" 6.27029
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/Sel" 20.9685
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/IPD+" 0.0773416
cap "CP_mag_0/PD" "mux_2x1_ibr_1/I0" 7.8404
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/I0" 0.275422
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/PD" 5.83846
cap "CP_mag_0/PD" "CP_mag_0/IPD+" -3.6872
cap "CP_mag_0/PU" "CP_mag_0/PD" -8.07548
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" -18.5103
cap "CP_mag_0/IPD_" "mux_2x1_ibr_0/VDD" 1.69708
cap "CP_mag_0/PU" "CP_mag_0/IPD_" -12.8166
cap "CP_mag_0/PD" "CP_mag_0/VSS" 7.16119
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/I0" -3.65442
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_1/I0" 1.04469
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/PD" 0.00371479
cap "CP_mag_0/IPD_" "CP_mag_0/VSS" 2.4352
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_1/I0" 16.108
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/I0" 0.980807
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/I0" -8.53663
cap "CP_mag_0/PU" "mux_2x1_ibr_1/I0" 0.193525
cap "CP_mag_0/IPD_" "CP_mag_0/inv_0/VDD" 11.1635
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/IPD+" 1.10038
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD_" 0.0534905
cap "CP_mag_0/PU" "CP_mag_0/IPD+" -1.27701
cap "CP_mag_0/PU" "mux_2x1_ibr_0/VDD" 1.2197
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/IPD_" 0.00681675
cap "CP_mag_0/VSS" "mux_2x1_ibr_1/I0" 4.04453
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 35.6047
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/I0" 0.0143955
cap "CP_mag_0/VSS" "CP_mag_0/IPD+" 1.00573
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/VSS" 33.2589
cap "CP_mag_0/inv_0/OUT" "mux_2x1_ibr_1/I0" 0.18233
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0443725
cap "CP_mag_0/PU" "CP_mag_0/VSS" -0.792179
cap "CP_mag_0/IPD+" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.0745187
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/IPD+" 4.68987
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/inv_0/VDD" -1.48612
cap "CP_mag_0/inv_0/OUT" "mux_2x1_ibr_0/VDD" 1.74422
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD+" 4.92807
cap "CP_mag_0/PU" "CP_mag_0/inv_0/VDD" 0.563727
cap "CP_mag_0/PU" "CP_mag_0/inv_0/OUT" 0.529749
cap "CP_mag_0/IPD_" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.42109e-14
cap "CP_mag_0/inv_0/VDD" "a2x1mux_mag_0/w_n1_n222#" -0.115526
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.210049
cap "CP_mag_0/IPD_" "CP_mag_0/VSS" 1.48036
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 0.0929828
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 0.186284
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" 0.0049788
cap "CP_mag_0/IPD+" "A_MUX_mag_0/SEL" 0.0136602
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.00267127
cap "CP_mag_0/IPD+" "CP_mag_0/VCNTL" 1.4062
cap "CP_mag_0/PU" "CP_mag_0/inv_0/OUT" 0.995598
cap "CP_mag_0/PD" "CP_mag_0/VSS" 33.8193
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VSS" 1.53855
cap "CP_mag_0/IPD+" "CP_mag_0/VSS" 0.0428409
cap "CP_mag_0/VSS" "a2x1mux_mag_0/w_n1_n222#" 129.621
cap "CP_mag_0/IPD_" "A_MUX_mag_0/SEL" 0.00167174
cap "CP_mag_0/PD" "a2x1mux_mag_0/w_n1_n222#" 7.48865
cap "CP_mag_0/IPD+" "CP_mag_0/PD" 0.498439
cap "a2x1mux_mag_0/SEL" "CP_mag_0/VSS" 0.230534
cap "CP_mag_0/IPD+" "CP_mag_0/inv_0/OUT" 3.02035
cap "CP_mag_0/IPD_" "CP_mag_0/VCNTL" 0.0326259
cap "CP_mag_0/IPD+" "a2x1mux_mag_0/w_n1_n222#" 1.86457
cap "CP_mag_0/PD" "a2x1mux_mag_0/SEL" 1.47743
cap "CP_mag_0/PD" "CP_mag_0/VSS" 2.83842
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/VDD" 2.20332
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/VDD" -13.03
cap "A_MUX_mag_0/SEL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 1.89037
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/SEL" 3.188
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 383.335
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "A_MUX_mag_0/SEL" 1.61758
cap "CP_mag_0/VCNTL" "CP_mag_0/IPD_" 0.758445
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/OUT" 2.58254
cap "CP_mag_0/PD" "a2x1mux_mag_0/VDD" 3.46404
cap "a2x1mux_mag_0/Transmission_gate_mag_0/pmos_3p3_Q354KU_0/a_n692_n100#" "A_MUX_mag_0/SEL" 0.0564645
cap "a2x1mux_mag_0/SEL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.027256
cap "CP_mag_0/VSS" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 16.7434
cap "a2x1mux_mag_0/SEL" "CP_mag_0/VSS" 6.81792
cap "CP_mag_0/PD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0166188
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" -23.7975
cap "CP_mag_0/PD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.06786
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VSS" 1.52145
cap "CP_mag_0/VCNTL" "CP_mag_0/IPD+" 3.40207
cap "CP_mag_0/inv_0/VDD" "a2x1mux_mag_0/VDD" 0.00574008
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD_" 0.418004
cap "a2x1mux_mag_0/VDD" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.392051
cap "CP_mag_0/PD" "CP_mag_0/VCNTL" 24.1511
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VDD" 33.9522
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VSS" 147.864
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -0.586396
cap "CP_mag_0/VCNTL" "A_MUX_mag_0/SEL" 2.10494
cap "a2x1mux_mag_0/VDD" "CP_mag_0/inv_0/OUT" 0.00312771
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/VSS" 1.94478
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/SEL" -0.211591
cap "CP_mag_0/VCNTL" "CP_mag_0/inv_0/VDD" 5.77565
cap "CP_mag_0/VCNTL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 39.6645
cap "a2x1mux_mag_0/SEL" "CP_mag_0/VCNTL" 2.6203
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 178.503
cap "CP_mag_0/PD" "A_MUX_mag_0/SEL" 0.868879
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/VCNTL" 30.6464
cap "CP_mag_0/VCNTL" "CP_mag_0/inv_0/OUT" 22.5939
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/VSS" 0.0701451
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VDD" 30.5726
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 19.5746
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/nmos_3p3_GYTGVN_0/a_n260_n36#" 0.013105
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN1" 41.8451
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 4.52607
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "CP_mag_0/VCNTL" 0.0155388
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -8.52651e-14
cap "CP_mag_0/VCNTL" "A_MUX_mag_0/VSS" 155.651
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VDD" 21.2934
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/VSS" -0.00861176
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/INV_2_0/OUT" 0.105013
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/SEL" 0.0351009
cap "a2x1mux_mag_0/IN2" "CP_mag_0/VCNTL" 0.0156538
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 67.9077
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/PD" 1.32173
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/IN1" 6.21613
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -0.669684
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 5.33245
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" -12.1934
cap "a2x1mux_mag_0/SEL" "CP_mag_0/VCNTL" 0.0727749
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 29.993
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" -0.00548267
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/SEL" 0.0948672
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/VSS" 0.0108854
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/IN1" 2.84217e-14
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VCNTL" 14.882
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 0.0112177
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 25.8473
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "CP_mag_0/VCNTL" 2.83395
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -2.5896
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/VSS" 3.19109
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/SEL" 0.0125371
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN1" 1.32636
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 43.9634
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VDD" 33.9005
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.51378
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 8.05731
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/VDD" 150.192
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/IN1" -0.831061
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN1" 42.6643
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN1" 139.744
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/VOUT" 0.318701
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/INV_2_0/OUT" 1.97382
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/IN1" 0.0537705
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "S1" 0.00115866
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/IN1" 0.399701
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 8.02709
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/IN1" 0.313235
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.0193735
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/IN1" 2.83452
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 0.0971269
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 20.4296
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "VSS" 0.000257141
cap "a2x1mux_mag_0/IN1" "S1" -0.314047
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" 0.750026
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 0.722262
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 23.2065
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN1" 0.0996406
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VOUT" 0.702668
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 8.20136
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.566018
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/VSS" 0.0201797
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" 1.03022
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 2.28864
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_4/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.775517
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_mag_0/Delay_Cell_mag_2/EN" 13.9137
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_2/EN" 92.075
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN" 31.7994
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/EN" 42.8637
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/VSS" 3.36497
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.200906
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 0.0605673
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 213.128
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.340063
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/EN" -6.55551
cap "VCO_op_bar" "A_MUX_mag_0/VSS" 32.4692
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_mag_0/Delay_Cell_mag_2/EN" 93.3663
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.17872
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUT" 0.0718289
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 9.29133
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.04939
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/VSS" 2.1682
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_op_bar" 0.791238
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.303034
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/EN" 6.82101
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -0.421889
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_mag_0/Delay_Cell_mag_2/EN" 5.53567
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/VDD" 5.1649
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_mag_0/Delay_Cell_mag_2/EN" -1.94215
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_op_bar" 0.883095
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/EN" 1.3317
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/Delay_Cell_mag_2/EN" -0.891295
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/VSS" -0.643636
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 0.033354
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUT" 0.0276778
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUTB" 1.35787
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.0998252
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 0.02595
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 4.03049
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.663196
cap "VCO_mag_0/VSS" "VCO_mag_0/OUTB" 1.69506
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" 2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 2.23231
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -5.3369
cap "VCO_mag_0/VSS" "VCO_mag_0/OUTB" 0.13218
cap "VCO_mag_0/VSS" "VCO_mag_0/GF_INV16_1/VDD" -0.0986928
cap "VCO_mag_0/Stage_INV_0/IN" "VCO_mag_0/OUTB" 0.0367401
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUT" 1.61011
cap "VCO_mag_0/VSS" "VCO_mag_0/OUT" 0.0759436
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/Stage_INV_0/VDD" -0.531084
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 1.9296
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.0592718
cap "VCO_mag_0/VSS" "VCO_mag_0/OUT" 0.958761
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUT" 0.988659
cap "VCO_mag_0/VSS" "VCO_mag_0/GF_INV16_2/VDD" -0.149368
cap "VCO_mag_0/OUT" "VCO_mag_0/Stage_INV_0/VDD" 0.962771
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_0/VDD" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/OUT" 0.0620516
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/OUT" 0.277229
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUT" 4.43477
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 0.0925191
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/IN2" 29.0951
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_1/a_n268_n100#" "A_MUX_mag_1/IN2" 0.058573
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "A_MUX_mag_1/IN2" 8.29399
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "A_MUX_mag_1/Tr_Gate_0/VSS" -0.283044
cap "A_MUX_mag_1/Tr_Gate_0/VSS" "A_MUX_mag_1/IN2" 101.72
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_0/VCONT" -0.112134
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/VSS" -0.578967
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0571811
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "A_MUX_mag_1/Tr_Gate_0/VSS" -1.69867
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_0/VDD" 1.13687e-13
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "A_MUX_mag_1/IN2" 67.4686
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 7.67759
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "A_MUX_mag_1/IN2" 0.0930278
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 21.2396
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "A_MUX_mag_1/IN2" 17.6641
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "A_MUX_mag_1/Tr_Gate_0/VSS" 80.9218
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -1.46779
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.0442826
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.0146311
cap "A_MUX_mag_1/IN1" "A_MUX_mag_1/Tr_Gate_1/VSS" 77.7083
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 17.5289
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "A_MUX_mag_1/IN1" 4.70309
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" 0.0249202
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VDD" 0.0138931
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "OPA0" 67.6936
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -35.3126
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPA0" 1.04228
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -7.30825
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -35.358
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 129.398
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "OPA0" 28.4366
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 67.7149
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "OPA0" 178.284
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" -9.83954
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 328.796
cap "OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 1.54173
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "OPA1" 1.03875
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.0250602
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" -7.41526
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -9.83954
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -70.7518
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" 25.5805
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPB0" 0.980645
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" 187.48
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "OPB0" 113.831
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 130.182
cap "Output_Div_Mag_1/m1_6276_n6066#" "OPB1" 332.134
cap "Test_Output_INT" "LF_mag_0/VSS" 80.1591
cap "P1" "LF_mag_0/VSS" 4.92945
cap "P0" "LF_mag_0/VSS" 0.724758
cap "PFD_layout_0/inv_my_mag_1/VSS" "Vdiv_FB_MUX_INT" 4.6214
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/Sel" 9.70041
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I1" 0.363247
cap "PFD_layout_0/inv_my_mag_1/VSS" "mux_2x1_ibr_4/I1" 24.1477
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 9.02134
cap "mux_2x1_ibr_3/VDD" "Vdiv_FB_MUX_INT" 3.1866
cap "PFD_layout_0/VREF" "mux_2x1_ibr_4/I1" -2.31674
cap "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Vdiv_FB_MUX_INT" 0.300274
cap "mux_2x1_ibr_3/nand2_ibr_0/IN2" "mux_2x1_ibr_4/I1" 0.195983
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I1" 106.553
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "Vdiv_FB_MUX_INT" 0.528025
cap "PFD_layout_0/inv_my_mag_1/VSS" "mux_2x1_ibr_3/VDD" -11.7475
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/I1" 2.27809
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/I1" 13.2204
cap "mux_2x1_ibr_4/I1" "PFD_layout_0/VREF" -2.17537
cap "PFD_layout_0/DFF__0/D" "Vdiv_FB_MUX_INT" -0.00854196
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/Sel" 9.70041
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "PFD_layout_0/DFF__0/D" -1.67043
cap "PFD_layout_0/VREF" "PFD_layout_0/DFF__1/CLK" 11.5515
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/VREF" 6.18484
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/I1" 3.02486
cap "mux_2x1_ibr_4/Sel" "PFD_layout_0/VREF" 0.0513478
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nand2_ibr_2/OUT" -7.10543e-15
cap "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/VREF" 0.0325985
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 15.2429
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.224917
cap "PFD_layout_0/DFF__0/D" "PFD_layout_0/DFF__1/CLK" 0.253596
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "PFD_layout_0/VREF" 0.0508584
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 17.0196
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.119926
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/VREF" 24.093
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/Sel" 0.0635072
cap "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/nand2_0/VSS" 0.0164335
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 1.85568
cap "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/VREF" 0.0932175
cap "PFD_layout_0/DFF__1/nand2_7/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.272058
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "Vdiv_FB_MUX_INT" -0.0497089
cap "PFD_layout_0/DFF__1/nand2_2/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.111065
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "PFD_layout_0/VREF" -9.31533
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/CLK" 1.66757
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 29.04
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.0990602
cap "PFD_layout_0/DFF__1/CLK" "PFD_layout_0/VDD" 0.119949
cap "PFD_layout_0/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 10.7862
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/IN2" 0.253945
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN1" 0.0326612
cap "PFD_layout_0/DFF__1/CLK" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.126919
cap "PFD_layout_0/VDD" "PFD_layout_0/VREF" 4.77555
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "PFD_layout_0/VDD" 0.561689
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN2" 0.0502445
cap "PFD_layout_0/DFF__0/nand2_0/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 0.0287416
cap "PFD_layout_0/DFF__1/CLK" "PFD_layout_0/VREF" 11.5847
cap "PFD_layout_0/VDD" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.661779
cap "PFD_layout_0/VDD" "mux_2x1_ibr_4/Sel" 0.145658
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__0/RST" 0.00610045
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/inv_0/OUT" 0.0346188
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__0/RST" 0.0348486
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.0521851
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_3/OUT" 0.000441026
cap "PFD_layout_0/DFF__1/QB" "Vdiv_FB_MUX_INT" 1.54995
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_1/IN1" 0.0149988
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 5.68434e-14
cap "PFD_layout_0/DFF__0/nand2_6/VSS" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" -1.13687e-13
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" -1.13687e-13
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/IN1" -4.44089e-16
cap "PFD_layout_0/DFF__0/nand2_6/VSS" "PFD_layout_0/nand2_0/IN1" 1.13687e-13
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_mag_0/VSS" 0.663521
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/VDD" 97.5133
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_mag_0/IN" 0.378326
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I1" 0.733464
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0295734
cap "PFD_layout_0/PU" "mux_2x1_ibr_0/I1" 0.181796
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 11.2896
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "mux_2x1_ibr_0/I1" 20.9381
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0263868
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/VDD" 19.4826
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/I1" 0.447819
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/I1" 0.56984
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_mag_0/VSS" 10.984
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_mag_0/VSS" 0.144328
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0251203
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/OUT" -0.121213
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "PFD_layout_0/PU" 0.169086
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/IN2" 4.11837
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.395441
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_mag_0/VSS" 11.6767
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_loading_mag_0/VDD" 8.69712
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_0/VDD" 0.386949
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.9531
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0124411
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.269715
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/IN1" 1.20737
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.279198
cap "CP_mag_0/PU" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" -1.05204
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.00171073
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" 0.0970095
cap "PFD_layout_0/VDD" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" 60.8789
cap "CP_mag_0/IPD+" "CP_mag_0/PU" 0.304931
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_0/nand2_ibr_1/IN1" 3.48299
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "mux_2x1_ibr_0/I1" 1.79843
cap "CP_mag_0/IPD_" "PFD_layout_0/VDD" 0.2162
cap "CP_mag_0/IPD+" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 0.461529
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/I0" 0.165718
cap "CP_mag_0/PU" "CP_mag_0/PD" -1.86641
cap "CP_mag_0/PU" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 43.756
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/I1" 5.69438
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 10.4617
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.778749
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0012222
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.61413
cap "CP_mag_0/PU" "mux_2x1_ibr_0/I1" -4.39904
cap "PFD_layout_0/PU" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" 6.02462
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_0/I1" 19.8601
cap "CP_mag_0/PU" "PFD_layout_0/VDD" 32.8159
cap "CP_mag_0/PU" "mux_2x1_ibr_1/I0" 0.270609
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I1" 0.310524
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/VDD" 10.1145
cap "CP_mag_0/IPD+" "PFD_layout_0/VDD" 0.279602
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 1.21743
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/I0" 0.981576
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.422998
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/I0" 0.196919
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.08152
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/I1" 1.22193
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 3.10925
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 9.20263
cap "CP_mag_0/PU" "PFD_layout_0/PU" -2.68407
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0100627
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 37.341
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" 24.7173
cap "PFD_layout_0/VDD" "mux_2x1_ibr_0/I1" 20.2973
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/PU" 23.6798
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/I1" -3.34457
cap "CP_mag_0/PU" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" -7.68384
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.36549
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.123846
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/I0" 7.00541
cap "CP_mag_0/IPD_" "CP_mag_0/PU" 0.239037
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" 0.00316114
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0347618
cap "CP_mag_0/IPD_" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 0.367062
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.0333959
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.769678
cap "CP_mag_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.73931
cap "PFD_layout_0/PU" "mux_2x1_ibr_0/I1" 8.1469
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" -1.77636e-15
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.623605
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.674062
cap "PFD_layout_0/VDD" "PFD_layout_0/PU" 25.1987
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "mux_2x1_ibr_0/I1" 60.6475
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/IPD_" 55.2674
cap "CP_mag_0/VSS" "mux_2x1_ibr_1/I0" 2.464
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 36.2856
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/I0" 7.33856
cap "CP_mag_0/PU" "CP_mag_0/IPD+" 0.0905142
cap "CP_mag_0/VSS" "CP_mag_0/PU" -0.747544
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/PU" 3.55479
cap "CP_mag_0/PU" "CP_mag_0/IPD_" 1.1109
cap "CP_mag_0/PU" "mux_2x1_ibr_1/I0" 0.505576
cap "CP_mag_0/inv_0/VDD" "VDD_INT_10" -1.42702
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/inv_0/OUT" 0.203613
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/I0" -3.34457
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD_" 0.733482
cap "mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/I0" 0.0419189
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.01317
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/IPD+" 2.41844
cap "CP_mag_0/VSS" "CP_mag_0/IPD+" -0.0581725
cap "CP_mag_0/VSS" "CP_mag_0/inv_0/VDD" 12.925
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/I0" 0.831879
cap "CP_mag_0/VSS" "CP_mag_0/IPD_" 2.02707
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/VCNTL" 1.15626
cap "CP_mag_0/IPD_" "CP_mag_0/VSS" 0.527122
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/VSS" 100.272
cap "CP_mag_0/IPD_" "A_MUX_mag_0/SEL" 0.000306012
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.0224387
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" 0.0418219
cap "CP_mag_0/IPD_" "CP_mag_0/VCNTL" 0.00134632
cap "A_MUX_mag_0/SEL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 2.97876
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 41.6226
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" 1.08073
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 18.245
cap "CP_mag_0/VCNTL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 26.3368
cap "CP_mag_0/VSS" "CP_mag_0/inv_0/VDD" 33.8717
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VSS" 1.00842
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/VDD" 26.2142
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/Tr_Gate_0/OUT" 21.1472
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/OUT" 1.06848
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 2.63554
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD_" 0.283164
cap "CP_mag_0/VCNTL" "CP_mag_0/inv_0/VDD" 186.577
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 26.0405
cap "CP_mag_0/VCNTL" "CP_mag_0/inv_0/OUT" 1.49607
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" 0.600616
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 0.189114
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 22.5139
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 4.28522
cap "A_MUX_mag_0/VSS" "CP_mag_0/VCNTL" 59.1214
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 0.941483
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.0396362
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" -0.291491
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "a2x1mux_mag_0/VOUT" 1.49176
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.88885
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/VOUT" 0.878083
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VSS" 0.666991
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/VOUT" 52.264
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/IN1" 0.00738135
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/IN1" 0.0648419
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/IN1" 0.0126077
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "LP_RES_CAP_INT" 0.154061
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/VOUT" 10.1501
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/VSS" 3.60016
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/VSS" 61.5676
cap "VCO_op_bar" "A_MUX_mag_0/IN1" 3.55271e-15
cap "LP_RES_CAP_INT" "A_MUX_mag_0/IN1" 129.61
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" 1.14583
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "A_MUX_mag_0/IN1" 1.13778
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/VSS" 45.8918
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "A_MUX_mag_0/IN1" 0.0207713
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_2/VDD" 0.00707753
cap "A_MUX_mag_0/IN1" "VCO_mag_0/m1_500_2483#" 0.0319358
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_1/OUTB" -3.67877
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "A_MUX_mag_0/VSS" -72.4744
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 37.3721
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_1/IN" -2.22045e-16
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VSS" 322.368
cap "VCO_op_bar" "VCO_mag_0/EN" 0.241193
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 8.88178e-16
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/m1_500_2483#" -6.36745
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "A_MUX_mag_0/IN1" 2.25784
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_1/OUTB" -6.68904
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -2.79445
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VDD" 45.1935
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -1.36936
cap "VCO_op_bar" "A_MUX_mag_0/VSS" 147.702
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -5.0811
cap "VCNT_MUX_INT" "A_MUX_mag_0/VSS" -0.272434
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -7.10543e-15
cap "A_MUX_mag_0/VSS" "VCO_mag_0/m1_500_2483#" 32.0321
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 154.747
cap "VCO_mag_0/m1_500_2483#" "VCO_op_bar" 0.0792253
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.00272662
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 371.626
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_op_bar" 198.698
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/IN" 0.194346
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/m1_500_2483#" -0.0035075
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUT" 14.9713
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/EN" -3.15113
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" 4.22424
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/VSS" -0.872381
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/VSS" 0.300374
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_op_bar" 11.3486
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_2/OUT" -0.0902879
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/OUT" -0.244686
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 59.2399
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -1.36936
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.132176
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.02722
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_op_bar" 6.46107
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" -2.84217e-14
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 11.8714
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_op_bar" 92.0453
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/VDD" -2.16983
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 1.02405
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_1/VSS" -69.3176
cap "VCO_mag_0/EN" "VCO_op_bar" 97.8592
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -1.05029
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/IN" 2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op_bar" 24.0449
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_op_bar" 2.02971
cap "VCO_mag_0/Delay_Cell_mag_2/a_2095_n808#" "VCO_mag_0/OUTB" 14.2733
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/OUTB" 9.04576
cap "VCO_mag_0/EN" "VCO_mag_0/OUTB" 45.8503
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/INB" 0.0454334
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_2/a_n268_n100#" 6.5714
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/OUTB" 26.4387
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUTB" 5.55962
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 257.148
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VSS" 89.4875
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_mag_0/OUTB" 0.0860334
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_mag_0/OUTB" 7.41744
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/VDD" 68.9923
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.556764
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUT" 6.25607
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 156.781
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/VSS" -0.169913
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/IN" -2.52776
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 58.5067
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 0.195865
cap "VCO_mag_0/Stage_INV_0/IN" "VCO_mag_0/OUTB" 6.79857
cap "VCO_mag_0/EN" "VCO_mag_0/OUTB" 40.5348
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 43.9523
cap "VCO_mag_0/m1_464_n1866#" "VCO_mag_0/OUTB" 3.00283
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/OUTB" 5.78221
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.271996
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/GF_INV16_1/IN" -0.23666
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 108.001
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 92.1923
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 3.18512
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/VSS" -3.71363
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/IN" -3.79352
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUT" 32.9084
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 47.2949
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 0.332748
cap "VCO_mag_0/OUT" "VCO_mag_0/OUTB" -4.61176
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUTB" 2.40689
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUT" 1.91281
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -2.71519
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUT" 6.81214
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 43.172
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/GF_INV16_1/IN" -0.839517
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUT" 0.021036
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUT" 3.42247
cap "VCO_mag_0/Stage_INV_0/OUT" "VCO_mag_0/OUTB" 0.403233
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -1.42273
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 3.30244
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 1.40003
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 3.32649
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 31.6304
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/OUT" 6.59364
cap "VCO_mag_0/GF_INV16_2/VSS" "VCO_mag_0/GF_INV16_2/VDD" -2.11055
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -0.673554
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/OUT" 6.96468
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/OUT" 101.319
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/GF_INV16_2/VSS" -0.964089
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 3.4532
cap "VCO_mag_0/GF_INV16_2/VSS" "VCO_mag_0/OUT" 209.616
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/GF_INV16_2/VDD" -3.5945
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUT" 1.97453
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 189.043
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/OUT" 53.6414
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_4/a_n468_n100#" "VCO_mag_0/OUT" 1.17858
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 6.89133
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 4.00777
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUT" 190.664
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/OUT" 107.502
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_2/a_n268_n100#" "VCO_mag_0/OUT" 6.48301
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_1/a_n268_n100#" 3.88369
cap "VCO_mag_0/VCONT" "VCO_mag_0/OUT" 2.91344
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" 8.39849
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/OUT" 0.673279
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" 4.50899
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 34.5575
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/OUT" 71.7288
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" -1.5578
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VDD" 362.43
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 12.7839
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.888149
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0488215
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.795673
cap "A_MUX_mag_1/IN2" "VCO_mag_0/VCONT" 75.3273
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" 4.62148
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_3/VSS" 3.54607
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" -6.97978
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0580162
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" -1.27525
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_2/a_n268_n100#" "A_MUX_mag_1/IN2" 0.120868
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_FSHHD6_0/a_n252_n100#" 0.641033
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/VCONT" -3.65419
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.00787537
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" -0.0443514
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 9.83432
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 247.01
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/INB" 32.8488
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 0.0341618
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/INB" 0.350534
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VSS" 969.95
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" 8.0228
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.355489
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS" -120.094
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0225788
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" -0.138601
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "A_MUX_mag_1/IN2" 0.288436
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/IN2" 0.174403
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 70.6246
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 38.4373
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/SEL" 0.00348375
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 72.0647
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/VSS" 113.413
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 136.874
cap "A_MUX_mag_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 103.614
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "A_MUX_mag_1/IN1" 3.6356
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/IN1" 77.9032
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 52.4919
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 5.75792
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 51.7386
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 0.276002
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "A_MUX_mag_1/IN1" 0.08349
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "A_MUX_mag_1/VSS" 0.0411983
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.765595
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 13.9127
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VDD" "Output_Div_Mag_0/m1_2522_122#" -0.147186
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" 8.35095
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/m1_2522_122#" -0.0545292
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" 0.444274
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -8.71305
cap "Output_Div_Mag_0/CLK_div_3_mag_0/VDD" "Output_Div_Mag_0/OPA0" 1.24275
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/m1_2522_122#" -0.26825
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.143759
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -2.49861
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 14.8675
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/VDD" 1.43572
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -3.63858
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" 91.2072
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/mux_4x1_0/VDD" -0.405274
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/mux_4x1_0/I0" -0.46662
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 3.5458
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/VSS" -4.59375
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" 204.047
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/OPA0" 2.35219
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -0.588593
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.330982
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" 130.912
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -9.30796
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/I0" 84.4766
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/VDD" -0.318509
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" 0.197507
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -6.11498
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/IN2" 1.20702
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/VSS" 33.8288
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -1.73271
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -7.16584
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.528106
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -3.61447
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" 1.01437
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I0" -0.0666993
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/S0" 0.189142
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.0329379
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/OPA1" 0.468233
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/S0" 0.00456922
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/S0" 0.235813
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/OPA1" 0.00821429
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 2.80493
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I3" 333.986
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 1.13687e-13
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.43975
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.864167
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 12.2231
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VSS" 31.9178
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -5.22401
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 1.53001
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 2.16871
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/I3" -9.8048
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 76.3105
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/VDD" 140.412
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" -7.58452
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.258193
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/I3" -27.8635
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.252404
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I2" 0.55198
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/VDD" 2.88334
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.220352
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 25.3274
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" -4.9728
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0209949
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 9.58083
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.264183
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 0.0105716
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 0.237439
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 17.2172
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 11.7935
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.0289541
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 11.6323
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 12.8621
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.0393733
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 2.62203
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 3.51021
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 11.4043
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 5.09622
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.781347
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" 0.498711
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 8.11185
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.689471
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.553655
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/Q" 0.778194
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 30.0209
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.766166
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 3.11089
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VDD" 0.968945
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.554618
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 32.3625
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/OPA0" 8.03601
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/VDD" 0.205872
cap "Output_Div_Mag_1/m1_3110_n5491#" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -5.75378
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/OPA0" 4.1325
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/mux_4x1_0/I0" -0.251889
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" -7.16584
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" 198.715
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/mux_4x1_0/I0" -3.87173
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/mux_4x1_0/I0" 82.7929
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -8.86401
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/OPA0" 97.1322
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" -4.91578
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" 33.9199
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/OPA0" 143.824
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/IN2" 1.09922
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/mux_4x1_0/I0" -0.0520238
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -0.137154
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" -3.66634
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" -0.807334
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" -0.574467
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" -0.330982
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/OPA0" 3.26129
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -14.6142
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_1/OPA0" 0.983558
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/I0" -0.455421
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 24.2589
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -1.73271
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 0.0024536
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/S0" 0.389908
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/S0" 0.298012
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/VDD" -0.321965
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" -0.0328336
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/S0" 1.70936
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/mux_4x1_0/VDD" -0.410384
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00457896
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" -0.0664881
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 73.5708
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/VDD" -26.9815
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/VSS" -6.58949
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I2" 0.511235
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -4.89398
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -5.06256
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4256
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I3" 328.677
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" -7.44577
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VDD" 102.766
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 5.68434e-14
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VSS" 21.5942
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 23.802
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.864167
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 10.164
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" 1.66984
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/OPA1" 0.745504
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0151878
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 1.53202
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VDD" 32.2683
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VSS" 2.09807
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" 5.68434e-14
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "Test_Output_INT" 80.1591
cap "LF_mag_0/VSS" "P0" 0.724758
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/I1" 0.388998
cap "PFD_layout_0/DFF__1/D" "Vdiv_FB_MUX_INT" 39.412
cap "mux_2x1_ibr_4/I1" "PFD_layout_0/DFF__1/D" 0.51847
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/VDD" 232.275
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN2" 4.61173
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN1" 0.118167
cap "PRE_DIV_OP_INT" "PFD_layout_0/VDD" 0.257862
cap "PFD_layout_0/DFF__1/nand2_3/OUT" "PFD_layout_0/VDD" 1.11022e-16
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/IN2" 37.8501
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_3/IN1" 0.189992
cap "PFD_layout_0/VDD" "Vdiv_FB_MUX_INT" 195.611
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.119413
cap "PFD_layout_0/DFF__1/nand2_3/OUT" "Vdiv_FB_MUX_INT" 0.155436
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "Vdiv_FB_MUX_INT" 3.28435
cap "PFD_layout_0/DFF__1/inv_0/OUT" "Vdiv_FB_MUX_INT" 0.108396
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_3/IN1" 0.119413
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/VSS" 18.4625
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.0779114
cap "PFD_layout_0/DFF__1/Q" "PFD_layout_0/VDD" 8.88178e-16
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_1/OUT" 2.15893
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/QB" 0.129317
cap "PFD_layout_0/DFF__1/Q" "Vdiv_FB_MUX_INT" 0.288114
cap "PFD_layout_0/DFF__1/nand2_1/IN1" "PFD_layout_0/VDD" -1.11022e-16
cap "PFD_layout_0/DFF__1/nand2_1/IN1" "Vdiv_FB_MUX_INT" 0.108396
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/VDD" 230.556
cap "PFD_layout_0/buffer_mag_0/VSS" "PRE_DIV_OP_INT" 0.00405262
cap "PFD_layout_0/buffer_mag_0/VSS" "Vdiv_FB_MUX_INT" 0.839111
cap "PFD_layout_0/VDD" "PRE_DIV_OP_INT" 2.99137
cap "PFD_layout_0/VDD" "Vdiv_FB_MUX_INT" 239.998
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PD_INT" 0.774868
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/PU" 136.386
cap "mux_2x1_ibr_1/Sel" "PD_INT" 0.664038
cap "mux_2x1_ibr_1/I0" "PD_INT" 0.0819005
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PD_INT" 18.3095
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "PD_INT" 0.239389
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "Vdiv_FB_MUX_INT" 153.635
cap "IPD+" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.0324472
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.131358
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/VDD" 8.86969
cap "PFD_layout_0/VDD" "IPD+" 2.37093
cap "mux_2x1_ibr_1/Sel" "PD_INT" 0.0563483
cap "mux_2x1_ibr_1/I0" "IPD+" 0.132078
cap "PFD_layout_0/PU" "PFD_layout_0/VDD" 1.24733
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/I0" -0.0261823
cap "mux_2x1_ibr_1/Sel" "PFD_layout_0/VDD" 0.922007
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.0264654
cap "CP_mag_0/IPD_" "PFD_layout_0/VDD" 0.447965
cap "mux_2x1_ibr_1/Sel" "IPD+" 0.00104522
cap "mux_2x1_ibr_1/I0" "CP_mag_0/IPD_" 0.110492
cap "mux_2x1_ibr_1/I0" "CP_mag_0/PU" -0.857613
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PD_INT" 0.0997254
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/VDD" 2.32308
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/Sel" 0.069617
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" -0.706605
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PFD_layout_0/VDD" 0.756529
cap "PFD_layout_0/VDD" "PD_INT" 5.4708
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.00258267
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.752757
cap "mux_2x1_ibr_1/I0" "PD_INT" -0.0336503
cap "CP_mag_0/inv_0/VDD" "IPD+" 7.57305
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "IPD+" 0.44629
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "IPD+" 0.500387
cap "mux_2x1_ibr_1/VSS" "CP_mag_0/inv_0/VDD" 0.275892
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/I0" 3.74703
cap "mux_2x1_ibr_1/I0" "IPD+" 0.563268
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/I0" 0.342879
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.00848
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/inv_0/VDD" 5.85582
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/SEL" -2.84217e-14
cap "CP_mag_0/inv_0/VDD" "A_MUX_mag_0/SEL" 31.0017
cap "CP_mag_0/VCNTL" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0786413
cap "LP_RES_CAP_INT" "A_MUX_mag_0/SEL" 0.619149
cap "A_MUX_mag_0/VSS" "CP_mag_0/VCNTL" 0.0272972
cap "IPD+" "A_MUX_mag_0/SEL" 0.867845
cap "IPD_" "A_MUX_mag_0/OUT" 0.153512
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" -2.27374e-13
cap "CP_mag_0/inv_0/VDD" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 97.8388
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 5.68434e-14
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/VCNTL" 10.4655
cap "A_MUX_mag_0/VSS" "CP_mag_0/inv_0/VDD" 79.0441
cap "IPD_" "A_MUX_mag_0/SEL" 1.4779
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/SEL" 0.0177674
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 0.638345
cap "CP_mag_0/inv_0/VDD" "A_MUX_mag_0/OUT" 155.94
cap "A_MUX_mag_0/SEL" "LP_RES_CAP_INT" 0.000870814
cap "A_MUX_mag_0/VDD" "IPD+" -0.115769
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VDD" -1.05825
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.49851
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/OUT" 0.441822
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/VDD" 15.368
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VDD" 27.5049
cap "A_MUX_mag_0/SEL" "IPD_" 0.202455
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VDD" 1.1163
cap "A_MUX_mag_0/VDD" "IPD_" -1.95164
cap "A_MUX_mag_0/VDD" "CP_mag_0/VCNTL" 1.77292
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00105795
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/VDD" 6.36125
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VSS" -0.0647065
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/VDD" 10.7387
cap "A_MUX_mag_0/SEL" "IPD+" 0.0404261
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00245433
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VDD" 0.0132604
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "LP_RES_CAP_INT" 2.13012
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/OUT" 4.31702
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "IPD_" 1.91245
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.1705
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.08721
cap "A_MUX_mag_0/VSS" "LP_RES_CAP_INT" 1.23415
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -1.13687e-13
cap "m1_10588_n21376#" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0055247
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/OUT" 0.00846456
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "IPD+" 0.62399
cap "A_MUX_mag_0/VSS" "m1_10588_n21376#" 0.0458656
cap "LP_RES_CAP_INT" "A_MUX_mag_0/OUT" 10.2634
cap "VCNT_MUX_INT" "A_MUX_mag_0/IN1" 0.00163239
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/VDD" 0.0070371
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/CLK" 1.67837
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.084251
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/VDD" 1.45309
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/VSS" 4.83459
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.950289
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.08069
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_2/VDD" 0.285382
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/VDD" 1.20473
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/OUT" 136.128
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.477201
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 10.232
cap "LP_RES_CAP_INT" "A_MUX_mag_0/IN1" 20.7413
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/OUT" 0.536118
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/VSS" 172.072
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCNT_MUX_INT" 0.195953
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCNT_MUX_INT" 87.2828
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_4/a_n468_n100#" "VCNT_MUX_INT" 0.738939
cap "VCO_mag_0/Delay_Cell_mag_1/VDD" "VCNT_MUX_INT" 103.288
cap "VCO_mag_0/EN" "VCNT_MUX_INT" 1.26986
cap "A_MUX_mag_0/VSS" "VCNT_MUX_INT" 45.7079
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCNT_MUX_INT" 108.538
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 18.7847
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -0.352172
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" -5.68616
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 3.13411
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 33.4167
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 73.2632
cap "VCO_mag_0/VDD" "VCO_mag_0/EN" -43.2643
cap "VCO_op_bar" "VCO_mag_0/EN" 35.2279
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 186.237
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/EN" -11.0485
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -5.11281
cap "VCO_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 133.333
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/EN" -1.7053e-13
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/EN" -0.099386
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 115.959
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -10.225
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_2/VSS" -4.943
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 3.36246
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 91.8189
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/GF_INV16_1/VSS" 36.023
cap "VCO_mag_0/EN" "VCO_mag_0/VDD" -29.1104
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/EN" -7.83259
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 102.696
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.0182017
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.0111453
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/VDD" 77.8223
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 106.749
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/EN" -2.62886
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 1.20616
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/VSS" -9.72577
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -3.28967
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 5.76435
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -6.60029
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/IN" -2.08915
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 45.8503
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 1.93517
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -0.409893
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/IN" -3.78139
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/EN" -0.448133
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 1.56095
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/IN" 0.351405
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -0.763593
cap "VCO_mag_0/EN" "VCO_mag_0/OUTB" 37.9926
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/EN" -4.508
cap "VCO_mag_0/GF_INV1_1/OUT" "VCO_mag_0/OUTB" 0.0294748
cap "VCO_mag_0/GF_INV1_1/OUT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.000775784
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.521633
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUTB" 2.27848
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.283816
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 3.04152
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.399847
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/IN" -0.582466
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.582466
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/VDD" -0.02929
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_0/VDD" -1.16273
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 30.5589
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/VSS" -3.83315
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.37048
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 0.0480255
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/Tr_Gate_0/OUT" 0.646747
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/VDD" 1.91535
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 9.25923
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_3/VSS" 4.97714
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/VDD" 0.0302181
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/VDD" -1.13687e-13
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/OUT" 38.6245
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 0.211592
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.0134566
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 98.733
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.0207164
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/CLK" 1.33264
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/IN2" 5.15412
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/Tr_Gate_0/VDD" 0.936964
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VDD" 271.233
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.107144
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.924246
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/OUT" 39.4475
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.3741
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "VCO_mag_0/VCONT" 0.0079285
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.243932
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/IN2" 1.63242
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/SEL" 0.174565
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.636806
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.378269
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 31.5815
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/SEL" 0.427978
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/VDD" 1.08289
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00847182
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00613489
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 1.04151
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.49614
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 4.91882
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/SEL" 0.737903
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/VDD" 0.603378
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/VDD" 11.4261
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 0.333785
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/OUT" 0.278164
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK" 0.416475
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/VDD" 0.186597
cap "A_MUX_mag_1/OUT" "Output_Div_Mag_0/CLK" 2.4593
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/VSS" 0.15117
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/Tr_Gate_1/CLK" -1.13687e-13
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.300729
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.0715307
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VSS" 0.378921
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 1.81704
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.616931
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/VDD" 0.0543273
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VSS" 6.13215
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.536568
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.0268564
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.115755
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/VDD" -0.788508
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/IN1" 23.7705
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.00219478
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.0923078
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/IN1" 2.64228
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VSS" 45.4269
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK" 2.60727
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.665511
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.380882
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VSS" 265.718
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "A_MUX_mag_1/IN1" 0.0117142
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "VDD_INT_13" 0.0357583
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.0197125
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0357583
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.9135
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "VDD_INT_13" 0.0319271
cap "A_MUX_mag_1/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0532113
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.0321032
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.0357583
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.00921822
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "VDD_INT_13" 0.00507013
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/OPA0" 1.42109e-14
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/CLK_div_3_mag_0/VDD" -12.1319
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/OPA0" 16.5205
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA0" 0.00630564
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -12.1319
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA0" 5.31076
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.621884
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/OPA0" -1.13687e-13
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/OPA0" 17.1462
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/mux_4x1_0/I1" -9.64739
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA0" 2.11148
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" -0.795447
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/OPA0" 76.3783
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Output_Div_Mag_0/OPA0" 3.84342
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 269.873
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -1.11022e-16
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA1" 0.000512011
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" 5.68434e-14
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -3.27018
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 8.01753
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.0163224
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 18.9113
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I3" 106.663
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/VSS" 0.00462854
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.439971
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.302434
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/VSS" -5.6543
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.864167
cap "Output_Div_Mag_1/w_n127_n1195#" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0280277
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VSS" 21.0512
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 1.47707
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK" 1.13
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_2/OUT" 1.24137
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" 0.540313
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/S0" 0.451374
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.43975
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/Vdiv" -1.84231
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_1/CLK" 2.19821
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/VDD" -4.35534
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" 3.5553
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VDD" 57.3457
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/m1_n439_n6189#" 0.201502
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I1" 1.11617
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK" 0.182936
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -2.5615
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 4.2962
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" -4.68268
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 0.206333
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00564159
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 5.48559
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.00559846
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 9.2293
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.041163
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0208134
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/OPA1" -2.29229
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 135.84
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 16.7374
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 4.40814
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.447006
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 263.119
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 37.266
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 20.2599
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.103992
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" 1.23868
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" "Output_Div_Mag_1/CLK" 0.236823
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" 0.379052
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.809716
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" 1.10687
cap "VDD_INT_5" "Output_Div_Mag_1/CLK" 0.0149155
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK" 1.13687e-13
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.0142361
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 3.39377
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 61.1126
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/pmos_3p3_M8SWPS_0/a_28_n80#" 1.09706
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_1/CLK" 5.68434e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.137394
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" 126.423
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 6.38429
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK" 1.21434
cap "VDD_INT_5" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.00905583
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.44044
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "Output_Div_Mag_1/CLK" 0.098498
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 85.4085
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.62089
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.74331
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/pmos_3p3_M8SWPS_0/a_28_n80#" "Output_Div_Mag_1/CLK" 0.00608436
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" -1.38778e-17
cap "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" -1.42109e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.076469
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 7.52668
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.630445
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" -0.360904
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" -10.4737
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/VDD" 1.02037
cap "Output_Div_Mag_1/OPA0" "Output_2_INT" -2.33905
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" 311.382
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" 32.9788
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/VSS" 4.46335
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_1/CLK_div_3_mag_0/and2_mag_0/VDD" -24.5198
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/OPA0" 73.7132
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 3.83792
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 0.0242313
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/mux_4x1_0/S0" 1.16811
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/mux_4x1_0/S0" 1.13687e-13
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00644715
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.634113
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/S0" 1.12602
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.702523
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/I3" -0.864167
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 1.25151
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/VDD" -2.84217e-14
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA1" 38.1034
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 8.52546
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA1" 0.457748
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/OPA1" 3.01851
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/I3" -8.55432
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.0149185
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I1" "Output_Div_Mag_1/OPA1" 1.15011
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 1.4256
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/mux_4x1_0/I3" -3.19551
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/OPA1" 0.00444917
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.435619
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/OPA1" 114.475
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA1" 26.0791
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I1" "Output_Div_Mag_1/VDD" -5.68434e-14
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/mux_4x1_0/I3" -4.7789
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 0.557528
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -2.72295
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/I3" -1.84231
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 17.9157
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.98612
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 0.584693
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VDD" 22.9808
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/Vdiv" 1.42109e-14
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/VDD" 3.47923
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0151878
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" -1.07029
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VSS" 2.16489
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 152.742
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -6.10293
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.0852701
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 51.188
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 20.8938
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 11.7226
cap "P0" "LF_mag_0/VSS" 0.630022
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 460.663
cap "P1" "LF_mag_0/VSS" 4.2851
cap "LF_mag_0/VSS" "Test_Output_INT" 91.3989
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.362076
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -1.49194
cap "P1" "LF_mag_0/VSS" 7.71774
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 0.0932227
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 0.298602
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 1.15419
cap "PRE_DIV_OP_INT" "PFD_layout_0/VDD" 3.22149
cap "PRE_DIV_OP_INT" "Vdiv_FB_MUX_INT" -5.68434e-14
cap "PFD_layout_0/VDD" "Vdiv_FB_MUX_INT" 3.46945e-18
cap "IPD_" "A_MUX_mag_0/OUT" 68.535
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/VDD" 1.32345
cap "IPD_" "A_MUX_mag_0/VDD" -2.09582
cap "IPD+" "LP_RES_CAP_INT" -2.84217e-14
cap "IPD+" "A_MUX_mag_0/VSS" 4.21713
cap "A_MUX_mag_0/VSS" "LP_RES_CAP_INT" 49.3801
cap "IPD_" "A_MUX_mag_0/VSS" 22.3959
cap "A_MUX_mag_0/VDD" "LP_RES_CAP_INT" -1.32003
cap "IPD_" "A_MUX_mag_0/VSS" 15.6667
cap "A_MUX_mag_0/VDD" "IPD_" -3.55613
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" 27.581
cap "IPD_" "A_MUX_mag_0/OUT" 96.399
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 186.648
cap "A_MUX_mag_0/VDD" "LP_RES_CAP_INT" -1.47076
cap "IPD+" "A_MUX_mag_0/VSS" 2.35545
cap "A_MUX_mag_0/VSS" "IPD_" 8.95111
cap "LP_RES_CAP_INT" "A_MUX_mag_0/OUT" 1.24979
cap "A_MUX_mag_0/VDD" "IPD_" -0.956129
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 550.649
cap "IPD_" "A_MUX_mag_0/OUT" 72.4115
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/OUT" -1.83015
cap "A_MUX_mag_0/VSS" "LP_RES_CAP_INT" 32.2975
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCNT_MUX_INT" 10.6635
cap "VCNT_MUX_INT" "A_MUX_mag_0/Tr_Gate_1/OUT" 0.694025
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "LP_RES_CAP_INT" 7.1994
cap "A_MUX_mag_0/VSS" "VCNT_MUX_INT" 83.3116
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 10.952
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.00558362
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.617491
cap "VCNT_MUX_INT" "A_MUX_mag_0/VSS" 4.72815
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD_" 0.140155
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/VDD" 8.29324
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 4.26574
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD+" 0.0338913
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.952552
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "IPD+" 0.140107
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.606865
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "IPD+" 0.0878795
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.140107
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.344006
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.947516
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD+" 0.0296062
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.0522273
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD_" 3.73242
cap "VCO_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 3.15615
cap "VCO_mag_0/GF_INV1_1/IN" "IPD_" 0.0363448
cap "IPD_" "VCO_mag_0/GF_INV1_0/VSS" 18.341
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD_" 0.0366907
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "IPD_" 20.0579
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD+" 0.095858
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "IPD_" 4.8205
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.021269
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD_" 1.30005
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" 1.84133
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.1422
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "IPD+" 0.03555
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.0319035
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.953618
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD+" 0.0463419
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.230814
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" 4.26328
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.313322
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 127.57
cap "VCO_mag_0/Delay_Cell_mag_3/OUTB" "VCO_op" 0.100903
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "IPD_" 0.719444
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "IPD_" 0.381327
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_op" 75.7377
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 1.42109e-14
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_op" 14.9715
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.312873
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_op" 23.148
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.146649
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_op" 17.9487
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_4/a_164_n100#" "VCO_op" 0.058573
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "IPD+" 0.10665
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/VDD" 0.192828
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.6658
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/Tr_Gate_0/CLK" 0.354467
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 10.3505
cap "VCO_op" "A_MUX_mag_1/Tr_Gate_0/CLK" 0.161591
cap "VCO_mag_0/Delay_Cell_mag_3/a_2095_n808#" "A_MUX_mag_1/Tr_Gate_0/CLK" 0.345239
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 2.84217e-14
cap "A_MUX_mag_1/OUT" "VCO_op" 17.9487
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/Tr_Gate_0/CLK" 0.126938
cap "A_MUX_mag_1/OUT" "IPD_" 3.15867
cap "A_MUX_mag_1/Tr_Gate_0/CLK" "A_MUX_mag_1/VDD" 1.48491
cap "A_MUX_mag_1/Tr_Gate_0/CLK" "A_MUX_mag_1/OUT" -3.1103
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 152.771
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 3.60945
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/Tr_Gate_1/CLK" -0.794015
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/VSS" 53.575
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VSS" 17.2265
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/VDD" 0.0534199
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VDD" 0.213585
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "Output_Div_Mag_0/CLK" 0.102502
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/VDD" 32.2812
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 8.53228
cap "A_MUX_mag_1/Tr_Gate_1/IN" "A_MUX_mag_1/VDD" 1.45655
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/Tr_Gate_1/CLK" 3.55271e-15
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VDD" 6.91721
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 22.4409
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.166124
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 2.55238
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/OUT" 1.94235
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 2.229
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VSS" 45.8513
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/VDD" 12.2347
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VDD" 21.9827
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.0429589
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "VDD_INT_13" 0.659174
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "VDD_INT_13" 0.189256
cap "VDD_INT_13" "Output_Div_Mag_0/CLK" 23.1785
cap "VDD_INT_13" "A_MUX_mag_1/VSS" 6.9349
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/IN1" "VDD_INT_13" 0.189256
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.04618
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/OUT" 0.201161
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_0/CLK" 12.0045
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 11.1705
cap "VDD_INT_13" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 151.345
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 2.09662
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "VDD_INT_13" -2.60749
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "IPD_" 0.236305
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/OUT" 0.189256
cap "VDD_INT_13" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 24.8342
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 9.67093
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 1.21863
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" -2.88322
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "VDD_INT_13" 17.6222
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.201591
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" 0.394826
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "VDD_INT_13" 31.7041
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 263.09
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "IPD_" 0.236305
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN1" 0.193665
cap "Output_Div_Mag_0/CLK_div_2_mag_0/Vdiv2" "VDD_INT_13" 0.208657
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.814152
cap "IPD_" "Output_Div_Mag_0/OPA0" 3.22497
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 4.52829
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/OPA0" 146.856
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 37.2529
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "m1_32750_n18019#" 0.451051
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "IPD_" 0.00280518
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" 1.66776
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 5.35418
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "IPD_" 0.10761
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.0791415
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 19.9199
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 208.088
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 12.1637
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 14.857
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.0455366
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 0.223054
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" -2.62477
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m1_32750_n18019#" 0.609152
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.527831
cap "IPD+" "Output_Div_Mag_0/OPA0" 0.171339
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 0.481819
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 13.5866
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 109.288
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 32.3007
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 245.622
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0784196
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 5.26743
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.0753666
cap "IPD_" "Output_Div_Mag_0/OPA0" 5.03876
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 5.98967
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 15.5953
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" 1.11709
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.458071
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.411062
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.0324034
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.0232089
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 21.6913
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.815532
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 3.75026
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 2.42044
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 110.493
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.232455
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.909967
cap "IPD+" "Output_Div_Mag_0/OPA0" 0.0526641
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 7.10609
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 6.80998
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Output_Div_Mag_0/mux_4x1_0/I1" -0.130685
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 26.7189
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" 0.0562564
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 1.77636e-15
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.458071
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Output_Div_Mag_0/OPA0" 3.37921
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" -0.743273
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" 0.297087
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.0794653
cap "IPD_" "Output_Div_Mag_0/OPA1" 0.21606
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" -2.84217e-14
cap "m1_32750_n18019#" "Output_Div_Mag_0/VDD" 280.409
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.529543
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 4.56323
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA1" 1.22221
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.181893
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0784196
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.458071
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "IPD+" 0.0555689
cap "IPD_" "Output_Div_Mag_0/OPA1" 0.272574
cap "Output_Div_Mag_0/VDD" "IPD+" 0.200707
cap "Output_Div_Mag_0/OPA1" "m1_32750_n18019#" 2.75552
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "IPD_" 1.35987
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 10.3953
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "m1_32750_n18019#" 7.96869
cap "Output_Div_Mag_0/VDD" "IPD_" 0.459709
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "Output_Div_Mag_0/VDD" 0.00490274
cap "Output_Div_Mag_0/VDD" "m1_32750_n18019#" 224.533
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.0784196
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 77.1657
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 1.28006
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VDD" 0.307946
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" 0.20467
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 1.06794
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/m1_n439_n6189#" 0.260851
cap "Output_Div_Mag_1/m1_n439_n6189#" "m2_45110_n18250#" 0.292805
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/m1_n439_n6189#" 1.07327
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 17.8295
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 7.28966
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 35.2865
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/VDD" 28.0537
cap "Output_Div_Mag_1/CLK" "m2_45110_n18250#" 6.49142
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 32.5886
cap "Output_Div_Mag_0/Vdiv" "m2_45110_n18250#" -0.033003
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_1/m1_n439_n6189#" 0.352109
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" "m2_45110_n18250#" 0.470666
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "m2_45110_n18250#" 35.6354
cap "Output_Div_Mag_1/CLK" "m2_45110_n18250#" 49.1263
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK" 3.05202
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "m2_45110_n18250#" 0.382929
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "m2_45110_n18250#" 2.32961
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "m2_45110_n18250#" 3.66609
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" "m2_45110_n18250#" 52.3912
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "VDD_INT_5" 1.43992
cap "VDD_INT_5" "m2_45110_n18250#" -4.75419
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" 2.35107
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "m2_45110_n18250#" 4.04145
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Output_Div_Mag_1/CLK" 0.087706
cap "Output_Div_Mag_1/CLK" "VDD_INT_5" 93.8155
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" 507.044
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.143984
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" 92.5045
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 1.24891
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "IPD_" 0.25189
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 36.6318
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" 141.895
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 17.4623
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/IN1" 2.79128
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 77.9228
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "IPD_" 0.25189
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 1.5214
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/OUT" 2.32383
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 13.7299
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" -2.89946
cap "m2_45110_n18250#" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 7.79283
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 6.73923
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "IPD_" 0.360095
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.207354
cap "IPD_" "Output_Div_Mag_1/OPA0" 0.999705
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 0.521836
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -1.0055
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 5.23338
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 6.78717
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -0.00564625
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 5.68434e-14
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 6.0202
cap "Output_2_INT" "Output_Div_Mag_1/OPA0" 12.4891
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 2.84217e-14
cap "IPD+" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.00632586
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.42109e-14
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 13.3261
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 6.79742
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 17.849
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 351.534
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.0945782
cap "IPD+" "Output_Div_Mag_1/OPA0" 0.160079
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" -5.68434e-14
cap "IPD+" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 0.290612
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.000192975
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/OPA0" 0.469446
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.0128991
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_2_INT" 0.66408
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.090004
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Output_2_INT" 0.207659
cap "Output_Div_Mag_1/OPA0" "Output_2_INT" 31.0259
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 2.72127
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 1.20965
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0250624
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.000959992
cap "IPD_" "Output_Div_Mag_1/OPA0" 3.24078
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.255725
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_2_INT" 482.983
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 1.28945
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/OPA0" 79.7891
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 2.60117
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 3.9066
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 4.84583
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.458938
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 2.39187
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 5.6186
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" 0.772472
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" "Output_2_INT" 1.3817
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "Current_Mirror_Top_0/ITAIL_SRC" 0.0546434
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 2.06597
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" "Output_Div_Mag_1/OPA0" 2.22045e-16
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" -0.129639
cap "Output_Div_Mag_1/VSS" "Output_2_INT" 0.0221404
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 527.644
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA0" 0.0356993
cap "Output_2_INT" "Current_Mirror_Top_0/ITAIL_SRC" 0.873053
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 146.262
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 1.20039
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.0475933
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 10.886
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 3.35342
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.513391
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.065209
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" 0.156606
cap "Output_2_INT" "Output_Div_Mag_1/OPA0" -2.19048
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "Output_2_INT" 0.435439
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.00100776
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 21.5463
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" -5.68434e-14
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" "Current_Mirror_Top_0/ITAIL_SRC" 0.00657328
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" "Current_Mirror_Top_0/ITAIL_SRC" 0.00657328
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 1.77636e-15
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "Output_Div_Mag_1/VDD" 10.7919
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.435439
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.540929
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VDD" 3.15959
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "Output_Div_Mag_1/VDD" 0.89254
cap "Output_2_INT" "Output_Div_Mag_1/VSS" 0.808899
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.103641
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.118807
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 87.9441
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA1" 1.42109e-14
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Output_Div_Mag_1/VDD" 0.221883
cap "Output_2_INT" "Output_Div_Mag_1/VDD" 244.471
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "Output_2_INT" 122.409
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" -2.77556e-17
cap "Output_2_INT" "Output_Div_Mag_1/OPA1" 26.6695
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/OPA1" 1.26973
cap "Output_Div_Mag_1/VSS" "Current_Mirror_Top_0/G_source_up" 0.257907
cap "Current_Mirror_Top_0/G_source_dn" "Output_Div_Mag_1/Vdiv" 14.3334
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/Vdiv" 42.8053
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/OPA1" 5.39113
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/VDD" 0.71576
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 7.88456
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/Vdiv" 56.1262
cap "Current_Mirror_Top_0/VDD" "Output_Div_Mag_1/Vdiv" 14.9465
cap "Current_Mirror_Top_0/G_source_dn" "Output_Div_Mag_1/Vdiv" 20.0888
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/Vdiv" 0.207884
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/Vdiv" 5.22424
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 59.9417
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -4.4572
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 26.3909
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 76.9703
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.7644
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 125.043
cap "LF_mag_0/VSS" "P1" 4.44355
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "Test_Output_INT" 93.6784
cap "LF_mag_0/VSS" "P0" 0.653318
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 448.946
cap "P1" "LF_mag_0/VSS" 12.7819
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 38.3651
cap "pre_div_mag_0/RST" "LP_RES_CAP_INT" 19.5686
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 0.209325
cap "pre_div_mag_0/RST" "P0" 3.10922
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 0.0184778
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 6.26112
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 11.7744
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.680805
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.473318
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.361972
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 0.203265
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 0.000607766
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 4.15664
cap "pre_div_mag_0/RST" "P1" 1.77516
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 7.94619
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 41.6897
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.373778
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "LP_RES_CAP_INT" 0.752492
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 1.0633
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 6.25255
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/VSS" -7.10543e-15
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "LP_RES_CAP_INT" 0.450344
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "LP_RES_CAP_INT" 0.419505
cap "LP_RES_CAP_INT" "pre_div_mag_0/RST" 16.173
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_3_mag_0/VSS" 2.84217e-14
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_3_mag_0/VSS" 164.874
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "LP_RES_CAP_INT" 15.8552
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 4.064
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "LP_RES_CAP_INT" 0.404347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "LP_RES_CAP_INT" 0.292762
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "LP_RES_CAP_INT" 7.40672
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "LP_RES_CAP_INT" 16.5108
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 0.331506
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "LP_RES_CAP_INT" 0.138741
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "pre_div_mag_0/CLK_div_3_mag_0/VSS" 2.84217e-14
cap "pre_div_mag_0/CLK_div_3_mag_0/VSS" "LP_RES_CAP_INT" 164.874
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "LP_RES_CAP_INT" 0.419505
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 13.6298
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 0.0835088
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" 0.0656502
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_3_mag_0/VSS" 164.874
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 2.37233
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_3_mag_0/VSS" 0.0511649
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 0.0656502
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.750959
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 1.07666
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.0656502
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 0.449311
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 0.159547
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" 0.403417
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 10.6982
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 0.696663
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "PRE_DIV_OP_INT" 0.0616077
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "LP_RES_CAP_INT" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" 8.95643
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "LP_RES_CAP_INT" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" 3.45834
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "LP_RES_CAP_INT" 12.5078
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "PRE_DIV_OP_INT" 0.0794663
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "PRE_DIV_OP_INT" 0.0794663
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" 103.047
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 15.7221
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" 0.032993
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "PRE_DIV_OP_INT" 2.76767
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "LP_RES_CAP_INT" 0.430584
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 1.43905
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" 0.243288
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "VDD_INT_8" 0.478246
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" 0.646259
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" 24.5959
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 2.07297
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "VDD_INT_8" 14.7545
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "VSS_INT_1" 24.5953
cap "pre_div_mag_0/m1_6276_n6066#" "VSS_INT_1" 1.5987
cap "LP_RES_CAP_INT" "VSS" 18.0048
cap "LP_RES_CAP_INT" "VSS" 18.5753
cap "IPD+" "A_MUX_mag_0/VSS" 2.80102
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" 6.50137
cap "IPD_" "A_MUX_mag_0/VSS" -4.13291
cap "A_MUX_mag_0/VSS" "IPD+" 2.77569
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" -0.522651
cap "A_MUX_mag_0/VSS" "IPD+" 2.77569
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD_" 35.4883
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "IPD_" 0.00405497
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD_" 90.1698
cap "IPD+" "VSS" 2.77569
cap "IPD_" "VCO_mag_0/GF_INV1_1/VSS" 90.1698
cap "VCO_mag_0/m1_2549_288#" "IPD+" 0.0835387
cap "VCO_mag_0/m1_2549_288#" "VCO_mag_0/GF_INV1_1/VSS" 0.00891327
cap "IPD_" "VCO_mag_0/m1_2549_288#" 0.18282
cap "IPD+" "VCO_mag_0/GF_INV1_1/VSS" 2.77569
cap "VCO_mag_0/GF_INV1_0/IN" "VCO_mag_0/GF_INV1_0/VSS" 0.656767
cap "VCO_mag_0/GF_INV1_1/IN" "IPD_" 3.33441
cap "VCO_mag_0/GF_INV1_0/IN" "IPD_" 18.6734
cap "IPD+" "VCO_mag_0/GF_INV1_0/IN" 6.15548
cap "VCO_mag_0/GF_INV1_0/VSS" "IPD_" 36.9546
cap "IPD+" "VCO_mag_0/GF_INV1_0/VSS" 2.77569
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD_" 30.574
cap "VCO_mag_0/Delay_Cell_mag_3/OUTB" "IPD_" 3.46503
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUT" 6.15548
cap "VCO_mag_0/GF_INV1_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.656767
cap "VCO_mag_0/GF_INV1_0/VSS" "IPD_" 20.0579
cap "IPD+" "VCO_mag_0/GF_INV1_0/VSS" 2.77569
cap "VCO_mag_0/GF_INV1_0/VSS" "IPD+" 2.77569
cap "VCO_mag_0/GF_INV1_0/VSS" "IPD_" 76.2971
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD+" 1.62681
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.847502
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "VCO_mag_0/GF_INV1_0/VSS" 0.173574
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD_" 5.45317
cap "IPD+" "VSS" 2.77569
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/VSS" 90.3134
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/VDD" 13.6247
cap "Feedback_Divider_mag_0/VSS" "IPD+" 2.77569
cap "VCO_op" "IPD+" -4.28949
cap "VCO_mag_0/Delay_Cell_mag_3/a_2095_n808#" "VCO_op" 1.13606
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 27.4914
cap "VCO_op" "Feedback_Divider_mag_0/VSS" -6.92765
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_op" 4.71325
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_op" 10.8836
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/VSS" 73.0248
cap "Feedback_Divider_mag_0/VSS" "IPD+" 2.77569
cap "IPD+" "A_MUX_mag_1/VSS" 2.77569
cap "IPD+" "A_MUX_mag_1/OUT" -12.3323
cap "IPD_" "A_MUX_mag_1/OUT" 2.98061
cap "IPD+" "A_MUX_mag_1/VSS" 2.77569
cap "IPD+" "A_MUX_mag_1/VSS" 2.77569
cap "A_MUX_mag_1/VSS" "IPD+" 2.77569
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 2.77569
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 2.77569
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VSS" 2.77569
cap "IPD+" "Output_Div_Mag_0/VSS" 2.77569
cap "IPD+" "Output_Div_Mag_0/VSS" 2.77569
cap "IPD+" "Output_Div_Mag_0/VSS" 2.77569
cap "Feedback_Divider_mag_0/VSS" "IPD+" 2.77569
cap "Output_1_INT" "IPD+" -8.78521
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VSS" "IPD+" 7.92276
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VSS" "Output_Div_Mag_1/CLK" 0.0981467
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN1" "Output_2_INT" 10.5305
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" "Output_2_INT" 10.6762
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 0.703333
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 6.80586
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_up" 22.2763
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_source_dn" 2.24344
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_source_up" 43.3911
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Current_Mirror_Top_0/G_source_up" 0.60757
cap "Output_2_INT" "Current_Mirror_Top_0/ITAIL_SRC" 0.346859
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" 3.76479
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 0.00498804
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_dn" 0.0853038
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" 0.136647
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VDD" 16.348
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.193918
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/A1" 0.0362455
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/A1" 0.0117841
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 58.5197
cap "Output_2_INT" "Output_Div_Mag_1/VDD" 17.9688
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/VDD" 15.8102
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 4.41269
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SRC" 3.47871
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/ITAIL_SRC" 33.7019
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VSS" 0.238213
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0349504
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.869551
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/A1" 3.17526
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/ITAIL_SINK" 0.247303
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_up" 92.7007
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 0.306051
cap "Output_Div_Mag_1/VSS" "Current_Mirror_Top_0/G_source_up" 0.620569
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 57.4641
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 1.38744
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/OPA1" 1.818
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_dn" 15.9862
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "Current_Mirror_Top_0/G_source_up" 0.119977
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 9.16941
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SINK" -5.55112e-17
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_up" 33.2526
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_dn" 12.4326
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_up" 19.2559
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_up" 40.7568
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/VSS" 0.71576
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 21.1874
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_dn" 8.73528
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_dn" 16.7537
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_dn" 0.0262203
cap "Current_Mirror_Top_0/VDD" "Output_2_INT" 5.9964
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_up" 2.38823
cap "Current_Mirror_Top_0/G_source_up" "VDD_BUFF" 0.384809
cap "VDD_BUFF" "Current_Mirror_Top_0/G_source_dn" 0.0585158
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 4.96761
cap "Current_Mirror_Top_0/G_source_up" "VDD_BUFF" 1.96914
cap "VDD_BUFF" "Current_Mirror_Top_0/pmos_3p3_DVJ9E7_0/a_460_n104#" 1.41732
cap "VDD_BUFF" "Current_Mirror_Top_0/VDD" 12.5665
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 15.6846
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 1.20151
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.544685
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.806
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.22725
cap "Test_Output_INT" "LF_mag_0/VSS" 85.5343
cap "P1" "LF_mag_0/VSS" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.0940127
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P0" 22.8769
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 8.95625
cap "P1" "LF_mag_0/VSS" 0.486157
cap "P0" "pre_div_mag_0/RST" 8.49347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.13147
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P0" 25.1091
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 9.34017
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.00362336
cap "Test_Output_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 0.4105
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.317774
cap "P1" "pre_div_mag_0/RST" 4.86781
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.0258711
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P1" 0.773552
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/RST" 21.2725
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 3.00649
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.0280401
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 25.9139
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 131.258
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "VDD_INT_8" 15.19
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 2.94362
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/GF_INV_MAG_0/OUT" "VDD_INT_8" 0.0570647
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" 3.99553
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "VDD_INT_8" 5.80225
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" 24.6305
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" 0.0329935
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 3.00741
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0575944
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 34.8006
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 211.852
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.431453
cap "VSS_INT_1" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 24.8256
cap "pre_div_mag_0/m1_6276_n6066#" "PRE_DIV_OP_INT" 33.8226
cap "pre_div_mag_0/m1_6276_n6066#" "VSS_INT_1" 2.05434
cap "pre_div_mag_0/m1_6276_n6066#" "Vdiv_FB_MUX_INT" 0.0719277
cap "VCO_op" "VSS" -7.48627
cap "VSS" "VCO_op" -0.71219
cap "LP_RES_CAP_INT" "VSS" 18.6608
cap "VSS" "LP_RES_CAP_INT" 19.2521
cap "VSS" "LP_RES_CAP_INT" 6.73825
cap "VSS" "IPD+" 66.5434
cap "VSS" "IPD+" 96.7863
cap "IPD+" "VSS" 96.7863
cap "IPD+" "VSS" 96.7863
cap "VSS" "IPD+" 96.7863
cap "VSS" "IPD+" 96.7863
cap "IPD+" "VSS" 96.7863
cap "IPD+" "VSS" 96.7863
cap "VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD_" 1.36705
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 475.216
cap "IPD+" "Feedback_Divider_mag_0/VSS" 99.7732
cap "Feedback_Divider_mag_0/VSS" "IPD+" 101.228
cap "Feedback_Divider_mag_0/VSS" "IPD_" 2.03304
cap "IPD+" "Feedback_Divider_mag_0/VSS" 96.7863
cap "Feedback_Divider_mag_0/VSS" "CLK_FB_IN_INT" 801.42
cap "IPD+" "Feedback_Divider_mag_0/VSS" 96.7863
cap "IPD+" "Feedback_Divider_mag_0/VSS" 96.7863
cap "IPD+" "Feedback_Divider_mag_0/VSS" 96.7863
cap "IPD+" "Feedback_Divider_mag_0/VSS" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "Feedback_Divider_mag_0/VSS" "Output_1_INT" 655.25
cap "Feedback_Divider_mag_0/VSS" "IPD+" 96.7863
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 3.91012
cap "Feedback_Divider_mag_0/VSS" "Output_1_INT" -1.17557
cap "IPD+" "Feedback_Divider_mag_0/VSS" 42.9092
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" -5.92959
cap "VDD" "Current_Mirror_Top_0/G_sink_dn" 0.447218
cap "VDD" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_2/a_n664_n60#" 1.40852
cap "Current_Mirror_Top_0/VSS" "VDD" 0.303642
cap "VDD" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" 0.256749
cap "VDD" "Current_Mirror_Top_0/ITAIL_SINK" 0.015902
cap "VDD" "Current_Mirror_Top_0/A2" 1.32314
cap "VDD" "Current_Mirror_Top_0/ITAIL_SINK" 0.0399162
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/ITAIL_SINK" 5.42126
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" 0.227985
cap "Current_Mirror_Top_0/VDD" "VDD" 0.285609
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/ITAIL_SINK" 28.9643
cap "VDD" "Current_Mirror_Top_0/G_sink_up" 0.418989
cap "Current_Mirror_Top_0/VSS" "VDD" 0.950027
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 1.25953
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SINK" 3.76788
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" 3.83338
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 0.000272205
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_up" 8.24781
cap "VDD" "Current_Mirror_Top_0/G_sink_dn" 0.401503
cap "VDD" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" 0.0273548
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" 21.2128
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/ITAIL_SINK" -0.430412
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" -3.55271e-15
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 0.923165
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/VDD" -7.10543e-15
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_up" -2.84217e-14
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/VSS" -5.68434e-14
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_dn" 3.50457
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_up" 0.057461
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" 8.11963
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" 5.90017
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/VDD" 0.0516827
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 11.3747
cap "VDD_BUFF" "Current_Mirror_Top_0/G_sink_up" 0.13853
cap "VDD_BUFF" "Current_Mirror_Top_0/G_sink_dn" 0.4567
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 23.0614
cap "VDD_BUFF" "Current_Mirror_Top_0/G_source_dn" 0.0770696
cap "VDD_BUFF" "Current_Mirror_Top_0/G_sink_up" 0.36697
cap "VDD_BUFF" "Current_Mirror_Top_0/G1_2" 0.100415
cap "VDD_BUFF" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_n52_n60#" 0.306303
cap "VDD_BUFF" "Current_Mirror_Top_0/VDD" 8.33516
cap "VDD_BUFF" "Current_Mirror_Top_0/pmos_3p3_DVJ9E7_0/a_460_n104#" 0.245283
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 46.2854
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.532125
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "P1" "LF_mag_0/VSS" 4.92945
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 22.4307
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P0" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 21.9871
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" 0.0315772
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" "P0" 0.474144
cap "Test_Output_INT" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 1.02809
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 4.86781
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 6.92918
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/RST" 8.49347
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 4.76159
cap "pre_div_mag_0/CLK_div_3_mag_0/Q0" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.645882
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 181.248
cap "PRE_DIV_OP_INT" "pre_div_mag_0/m1_6276_n6066#" 58.3679
cap "Feedback_Divider_mag_0/CLK" "PRE_DIV_OP_INT" 0.713145
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 62.671
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 11.5851
cap "Feedback_Divider_mag_0/CLK" "PU_INT" 8.52094
cap "Feedback_Divider_mag_0/CLK" "PRE_DIV_OP_INT" 0.0039835
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 0.0544858
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 0.0767275
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 47.8827
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 389.901
cap "VSS" "VCO_op" 84.4882
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 151.885
cap "Feedback_Divider_mag_0/CLK" "VSS" -7.37291
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4314
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "VSS" 203.989
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/and2_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "VSS" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "VCO_op" "VSS" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VSS" "VCO_op" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "VCO_op" "VSS" 204.613
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK" "VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "VSS" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK" "VSS" -18.5649
cap "VCO_op" "VSS" 204.613
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "VSS" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" 22.6686
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VSS" "VCO_op" 204.613
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" "VCO_op" 22.6686
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VSS" "Feedback_Divider_mag_0/CLK" -18.1641
cap "VCO_op" "VSS" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 155.171
cap "VSS" "Feedback_Divider_mag_0/CLK" -17.5279
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 176.83
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VSS" "VCO_op" 204.613
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 50.9364
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.62918
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -6.92929
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 105.125
cap "Feedback_Divider_mag_0/VSS" "CLK_FB_IN_INT" 61.9085
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 1.49082
cap "Feedback_Divider_mag_0/VSS" "Output_1_INT" 88.9405
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 95.2772
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD" "Output_1_INT" 14.297
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -17.0195
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" 2.81352
cap "Output_1_INT" "Feedback_Divider_mag_0/VSS" 16.9026
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 105.796
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/Buffer_delayed_mag_0/VDD" "Output_1_INT" 0.530929
cap "Output_1_INT" "m2_45110_n18250#" 5.61277
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 0.16956
cap "Feedback_Divider_mag_0/CLK" "m2_45110_n18250#" 498.845
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK" 98.5465
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" 22.0427
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 125.52
cap "VDD" "Feedback_Divider_mag_0/CLK" 0.333257
cap "VSS_INT_2" "Feedback_Divider_mag_0/CLK" 16.5708
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK" 94.0766
cap "Current_Mirror_Top_0/VSS" "Output_1_INT" -1.42109e-14
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 0.000544411
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 4.90481
cap "VDD_BUFF" "Current_Mirror_Top_0/G1_2" 1.25691
cap "VDD_BUFF" "Current_Mirror_Top_0/G1_1" 2.86286
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 1.91433
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 179.754
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.532125
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "P0" 0.739498
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 23.4404
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -0.145286
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P0" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 22.7988
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.062359
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" 0.0713412
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P1" 4.65571
cap "Test_Output_INT" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 1.02809
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P0" 8.17803
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 7.40685
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 0.0250602
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" 4.32273
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.321615
cap "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.0418747
cap "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" 2.84217e-14
cap "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 1.07469
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 152.45
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.833278
cap "pre_div_mag_0/mux_4x1_0/I0" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 3.65647
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.0548822
cap "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 85.2706
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 4.64087
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/mux_4x1_0/S0" 9.0437
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 2.02329
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.464388
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/CLK_div_4_mag_0/VDD" -0.441993
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_0/pmos_3p3_M8SWPS_0/a_28_n80#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.0286795
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.213906
cap "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" "pre_div_mag_0/CLK_div_4_mag_0/VDD" -1.45494
cap "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.0291906
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.488918
cap "pre_div_mag_0/m1_3110_n5491#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" -0.441993
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" -0.356898
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/I3" 0.199267
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_2/VDD" 0.257567
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/I2" 0.00641588
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.226495
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/I3" 40.2929
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_2/VDD" "Vdiv_FB_MUX_INT" 3.04948
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 19.1265
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_2/VDD" "pre_div_mag_0/Vdiv" 19.366
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.00270279
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 1.22998
cap "pre_div_mag_0/Vdiv" "Feedback_Divider_mag_0/CLK" 0.102941
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 1.67228
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 109.569
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 107.403
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 12.5274
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 88.0393
cap "VCO_op" "Feedback_Divider_mag_0/RST" 66.3222
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 15.2818
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/and2_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 4.63087
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 0.183895
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD" "Output_1_INT" 10.9713
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/CLK" 27.0897
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 0.77054
cap "Output_1_INT" "m2_45110_n18250#" 2.8352
cap "VDD" "Feedback_Divider_mag_0/CLK" 0.0499893
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 234.336
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 0.876486
cap "VDD_BUFF" "Current_Mirror_Top_0/ITAIL" 0.644038
cap "VDD_BUFF" "Current_Mirror_Top_0/G1_1" 0.311164
cap "Current_Mirror_Top_0/G2_1" "VDD_BUFF" 0.160711
cap "Current_Mirror_Top_0/G1_2" "VDD_BUFF" 0.255016
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 21.8673
cap "VDD_BUFF" "Current_Mirror_Top_0/G1_1" 35.1592
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 110.289
cap "Current_Mirror_Top_0/ITAIL" "VDD_BUFF" 0.0892173
cap "VDD_BUFF" "Current_Mirror_Top_0/G2_1" 2.77796
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "LF_mag_0/VSS" "P0" 0.745311
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -3.33443
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P0" "pre_div_mag_0/CLK" 23.4404
cap "pre_div_mag_0/CLK" "P1" 7.30961
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.137394
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "P1" 0.00444879
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 4.20456
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK" 60.7894
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.615126
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 5.61987
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "P0" 0.00302605
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" 1.23868
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 2.25522
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 47.0384
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_2_mag_0/RST" 6.58318
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.778194
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "P0" 57.2946
cap "pre_div_mag_0/CLK" "Test_Output_INT" 1.02809
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.809716
cap "pre_div_mag_0/CLK" "P0" 25.7693
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 3.4209
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "P0" 0.107854
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 1.64301
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 3.11089
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "pre_div_mag_0/CLK_div_2_mag_0/RST" 130.524
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.141771
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.195193
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.531031
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.12201
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.119492
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.112153
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" "pre_div_mag_0/OPA0" 0.112153
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.857915
cap "pre_div_mag_0/CLK_div_2_mag_0/Vdiv2" "pre_div_mag_0/OPA0" 2.53628
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/OPA0" 0.0215511
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "pre_div_mag_0/OPA0" 0.00302605
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/mux_4x1_0/VDD" 6.00918
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" -0.274588
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/VDD" 16.4896
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "pre_div_mag_0/Vdiv" -1.42109e-14
cap "PU_INT" "pre_div_mag_0/VSS" 0.228783
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.261055
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 2.43074
cap "PD_INT" "pre_div_mag_0/VSS" 0.0546385
cap "pre_div_mag_0/Vdiv" "Feedback_Divider_mag_0/CLK" 0.102214
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "pre_div_mag_0/Vdiv" 1.00094
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/OPA1" 0.132628
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/VSS" 227.468
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/I3" 3.30647
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "pre_div_mag_0/Vdiv" 42.0395
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/VDD" 0.770042
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0988875
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/Vdiv" 1.08312
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/Vdiv" 0.0538851
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 24.4708
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/VDD" 0.0599184
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/VSS" 10.1639
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/OPA1" 0.250539
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 5.11202
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/I3" 0.440373
cap "PU_INT" "pre_div_mag_0/Vdiv" 0.0474914
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" "Vdiv_FB_MUX_INT" 6.07487
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "VCO_op" "Feedback_Divider_mag_0/RST" 79.0222
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 229.58
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/VSS" 1.36083
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 0.143579
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 0.153865
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/a_138_n2984#" 0.394731
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/VSS" 0.0744946
cap "Iref" "Tappered_Buffer_2/VSS" 0.0433544
cap "VDD_BUFF" "Tappered_Buffer_2/VSS" 43.113
cap "Iref" "Current_Mirror_Top_0/G2_1" 0.904981
cap "VDD_BUFF" "Current_Mirror_Top_0/G2_1" 1.26868
cap "VDD_BUFF" "Current_Mirror_Top_0/ITAIL" 0.878923
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/G2_1" 0.473662
cap "Iref" "Current_Mirror_Top_0/G2_1" 3.07289
cap "VDD_BUFF" "Current_Mirror_Top_0/ITAIL" 1.59431
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 46.6582
cap "VDD_BUFF" "Current_Mirror_Top_0/G2_1" 26.4277
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 105.806
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 5.0983
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 11.7878
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.922341
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.398919
cap "P0" "LF_mag_0/VSS" 0.530768
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "pre_div_mag_0/CLK" "P1" 2.25813
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -1.7482
cap "pre_div_mag_0/CLK" "P0" 13.3463
cap "P0" "pre_div_mag_0/m1_n439_n6189#" 30.0387
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.512754
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 654.797
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_2_mag_0/RST" 60.9178
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" -1.05333
cap "Test_Output_INT" "pre_div_mag_0/CLK" 0.938496
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 24.2979
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 10.9468
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -107.904
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 2.10137
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" -0.664721
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" 518.972
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/RST" 77.1044
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.446381
cap "P1" "pre_div_mag_0/CLK" 36.8358
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.269435
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.735206
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" -0.463447
cap "P0" "pre_div_mag_0/CLK" 183.256
cap "P1" "P0" -0.0115513
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.351084
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/RST" 55.9163
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "P0" 0.374641
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 756.548
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.0717398
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.446381
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK" 0.641284
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -268.8
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.446381
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 13.8903
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.446381
cap "P1" "pre_div_mag_0/CLK" 20.4571
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 1575.47
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 1.98658
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 4.70069
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" -130.28
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" -1.33815
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" 0.446381
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 165.082
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.641284
cap "pre_div_mag_0/OPA0" "P1" 0.887265
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" -26.4482
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 358.921
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" -2.44533
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/OPA0" 813.038
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.446381
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 26.0354
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "P1" 0.172909
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "P1" 0.0754339
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 1.13687e-13
cap "pre_div_mag_0/OPA0" "P1" 0.111221
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" -1.42109e-14
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "P1" 0.111002
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0755856
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.173283
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" "P1" 0.173283
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0755856
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.111221
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "pre_div_mag_0/VDD" 0.510967
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "P1" 0.111221
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VDD" 8.84821
cap "pre_div_mag_0/OPA1" "P1" 0.248869
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" "pre_div_mag_0/VDD" 2.84217e-14
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "P1" 0.0755856
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 14.2391
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 14.7988
cap "pre_div_mag_0/VSS" "pre_div_mag_0/VDD" -0.970825
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 90.1084
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/OPA1" -9.03516
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.226495
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.00270279
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 10.2141
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/VSS" 44.1109
cap "pre_div_mag_0/VSS" "PU_INT" 0.147164
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/VDD" 3.47814
cap "pre_div_mag_0/VDD" "PU_INT" 0.291255
cap "pre_div_mag_0/VSS" "PD_INT" 0.0667803
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/VDD" -2.42673
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" 42.1596
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/S1" -9.25204
cap "PD_INT" "Feedback_Divider_mag_0/RST" 0.109176
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/RST" "VCO_op" 79.8321
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/VSS" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/RST" 8.88178e-16
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "VDD" "Tappered_Buffer_2/a_138_n2984#" 0.0348231
cap "Tappered_Buffer_2/IN" "INV_2_1/VSS" 1.01185
cap "VSS_INT_2" "Tappered_Buffer_2/a_138_n2984#" 4.53352
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/VSS" 0.325834
cap "VSS_INT_2" "INV_2_1/VSS" 2.81819
cap "INV_2_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 0.31653
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.675486
cap "Tappered_Buffer_2/a_138_n2984#" "INV_2_1/VSS" 0.0778144
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/ITAIL" 9.00204
cap "INV_2_1/VSS" "Current_Mirror_Top_0/G2_1" 1.36083
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Current_Mirror_Top_0/ITAIL" 12.1928
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/G2_1" 0.109969
cap "INV_2_1/VSS" "Current_Mirror_Top_0/ITAIL" 53.3928
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/G2_1" 0.147937
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/ITAIL" 5.6443
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/ITAIL" 202.579
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/G2_1" 1.51539
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 2.80288
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/ITAIL" 47.5841
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Current_Mirror_Top_0/ITAIL" 46.1005
cap "Iref" "Tappered_Buffer_2/a_138_n2984#" 2.27709
cap "Iref" "Tappered_Buffer_2/OUT" 25.5685
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 17.5003
cap "Current_Mirror_Top_0/ITAIL" "Iref" 113.791
cap "Iref" "Tappered_Buffer_2/VSS" 187.925
cap "Tappered_Buffer_2/a_138_n2984#" "Iref" 3.18057
cap "Current_Mirror_Top_0/ITAIL" "VDD_BUFF" 0.234885
cap "VDD_BUFF" "Tappered_Buffer_2/VSS" 12.7437
cap "Current_Mirror_Top_0/ITAIL" "Iref" 22.4169
cap "Tappered_Buffer_2/VSS" "Iref" 291.044
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 13.2276
cap "Current_Mirror_Top_0/G2_1" "VDD_BUFF" 0.12119
cap "Tappered_Buffer_2/OUT" "Iref" 23.2023
cap "Current_Mirror_Top_0/G2_1" "Iref" 17.8326
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/VSS" 1.68481
cap "Tappered_Buffer_2/a_2996_n3001#" "VDD_BUFF" 8.78815
cap "Current_Mirror_Top_0/VSS" "Iref" 37.1095
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_152_n280#" "Iref" 0.350665
cap "Iref" "Current_Mirror_Top_0/G2_1" 3.17701
cap "Current_Mirror_Top_0/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 22.4695
cap "Current_Mirror_Top_0/VSS" "Tappered_Buffer_2/OUT" 0.0134591
cap "VDD_BUFF" "Current_Mirror_Top_0/G2_1" 0.00808965
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "LF_mag_0/VSS" "P1" 7.88564
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "P1" 5.16036
cap "m2_7183_n7086#" "P1" -0.741916
cap "P1" "P0" -1.71745
cap "pre_div_mag_0/CLK" "P1" 30.452
cap "pre_div_mag_0/Buffer_delayed_mag_0/VDD" "P1" 58.1687
cap "m2_7183_n7086#" "pre_div_mag_0/CLK" 0.144268
cap "P1" "pre_div_mag_0/CLK" 21.2459
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 0.262374
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" 41.8236
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 0.357976
cap "pre_div_mag_0/OPA0" "m2_7183_n7086#" 0.371896
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 113.887
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.144268
cap "pre_div_mag_0/OPA0" "P1" 2.54159
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 1.98658
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.788817
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.0591661
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.491432
cap "P1" "pre_div_mag_0/OPA0" 17.5423
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.103586
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.263543
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 1.13687e-13
cap "m2_7183_n7086#" "pre_div_mag_0/OPA0" 2.40828
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.280473
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0578518
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 154.613
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" 0.28128
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.26428
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 155.433
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 5.68434e-14
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "m2_7183_n7086#" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 11.4124
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" 0.28128
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" "m2_7183_n7086#" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "m2_7183_n7086#" 1.5476
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" -1.13687e-13
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 10.3909
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "m2_7183_n7086#" 8.92302
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.26428
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "P1" 0.28128
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 1.11335
cap "m2_7183_n7086#" "pre_div_mag_0/OPA1" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "pre_div_mag_0/VDD" 206.869
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 14.7069
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "pre_div_mag_0/VDD" 1.15655
cap "P1" "pre_div_mag_0/VDD" 113.888
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "P1" 0.26428
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 8.00781
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "P1" "pre_div_mag_0/OPA1" 0.54556
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 14.2383
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 78.2793
cap "m2_7183_n7086#" "pre_div_mag_0/VDD" 0.250776
cap "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 2.23138
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 7.19765
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 7.65564
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "Feedback_Divider_mag_0/RST" "PD_INT" 0.235931
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" 1.91559
cap "Feedback_Divider_mag_0/RST" "VCO_op" 205.122
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" "VCO_op" 0.000604782
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" -0.417081
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.68021
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_0/GF_INV_MAG_0/IN" 7.10543e-15
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.277119
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/GF_INV_MAG_1/IN" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.198049
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/nand3_mag_0/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.111973
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 3.81586
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.493865
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.851764
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" -1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" 2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/m1_488_n555#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/VSS" 1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/m1_488_n555#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 8.69271
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/RST" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 26.3805
cap "Feedback_Divider_mag_0/Vdiv110" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 350.666
cap "Feedback_Divider_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" 883.212
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" 205.418
cap "Feedback_Divider_mag_0/RST" "Output_2_INT" 0.362044
cap "Output_2_INT" "VSS_BUFF_INT_5" -30.3388
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "Feedback_Divider_mag_0/CLK" "VSS_BUFF_INT_5" 572.957
cap "INV_2_1/VSS" "INV_2_1/IN" -0.740903
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" "VSS_INT_2" 2.67185
cap "Tappered_Buffer_2/a_138_n2984#" "VDD" 0.0119847
cap "INV_2_1/IN" "INV_2_1/VSS" -0.447337
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VSS_INT_2" 6.24983
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.00406808
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/VSS" 1.47089
cap "INV_2_1/OUT" "INV_2_1/VDD" 2.00221
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VSS_INT_2" 0.213089
cap "Tappered_Buffer_2/a_138_n2984#" "VSS_INT_2" 5.78845
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VSS_INT_2" 1.09671
cap "VSS_INT_2" "INV_2_1/VSS" 6.12885
cap "Tappered_Buffer_2/a_138_n2984#" "INV_2_1/VSS" 0.111786
cap "INV_2_1/OUT" "VDD" 0.21421
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_1/VSS" 0.101103
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VSS_INT_2" 0.251041
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "VSS_INT_2" 4.02447
cap "VSS_INT_2" "INV_2_1/VDD" 3.23786
cap "INV_2_1/OUT" "VSS_INT_2" 7.90074
cap "INV_2_1/VSS" "INV_2_1/VDD" -0.955448
cap "INV_2_1/OUT" "INV_2_1/VSS" 38.8339
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.84217e-14
cap "VSS_INT_2" "Tappered_Buffer_2/a_138_n2984#" 1.73037
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 10.5906
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.18042
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/VSS" 1.14034
cap "Tappered_Buffer_2/a_138_n2984#" "INV_2_1/VSS" 0.200519
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.01486
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 41.2701
cap "Tappered_Buffer_2/OUT" "Iref" 25.0691
cap "Tappered_Buffer_2/OUT" "VDD_BUFF" 4.37522
cap "VDD_BUFF" "Tappered_Buffer_2/VSS" 0.189668
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/a_138_n2984#" 1.08472
cap "Tappered_Buffer_2/OUT" "Iref" 22.6338
cap "VDD_BUFF" "Tappered_Buffer_2/a_138_n2984#" 0.631332
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_152_n280#" "VDD_BUFF" 10.3341
cap "VDD_BUFF" "Tappered_Buffer_2/a_2792_n1560#" 20.1242
cap "Tappered_Buffer_2/a_2996_n3001#" "VDD_BUFF" 9.87668
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 12.2486
cap "VDD_BUFF" "Tappered_Buffer_2/OUT" 10.3995
cap "Current_Mirror_Top_0/VSS" "Tappered_Buffer_2/OUT" 0.0134591
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_1172_n628#" "VDD_BUFF" 0.739622
cap "VDD_BUFF" "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#" 4.46535
cap "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_2/OUT" 0.197045
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "pre_div_mag_0/CLK" "m2_7183_n7086#" 0.781349
cap "pre_div_mag_0/Buffer_delayed_mag_0/VDD" "m2_7183_n7086#" 5.43027
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_7183_n7086#" 0.197834
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.781349
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.275319
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 0.197834
cap "pre_div_mag_0/Buffer_delayed_mag_0/VDD" "m2_7183_n7086#" 7.52097
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" "m2_7183_n7086#" 3.57279
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "m2_7183_n7086#" 0.352708
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.751131
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 1.53701
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/OUT" 0.298636
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "m2_7183_n7086#" 0.337629
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.266248
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m2_7183_n7086#" 0.821065
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "m2_7183_n7086#" 9.09606
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.551056
cap "P1" "m2_7183_n7086#" -3.55271e-15
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 9.38876
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/OUT" "m2_7183_n7086#" 0.0834103
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.19483
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/OUT" "m2_7183_n7086#" 0.201203
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "m2_7183_n7086#" 8.71438
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/IN" "m2_7183_n7086#" 0.326651
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m2_7183_n7086#" 0.937503
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/OUT" 0.270835
cap "m2_7183_n7086#" "pre_div_mag_0/VDD" 8.66586
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/OUT" 0.349328
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.780258
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 1.33453
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/IN" 0.659152
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.205065
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.321411
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.14918
cap "m2_7183_n7086#" "pre_div_mag_0/VDD" 3.11731
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "PD_INT" "Feedback_Divider_mag_0/RST" -10.6684
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 599.892
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "VCO_op" "Feedback_Divider_mag_0/RST" 63.4771
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" 2.62188
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4055
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 2.47131
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" 4.31083
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" 0.0129979
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/VDD" 5.68021
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/IN1" 1.39956
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/nand3_mag_0/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.257047
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/IN2" 2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_0/IN" 0.753536
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/nand3_mag_0/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 31.3951
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/GF_INV_MAG_1/IN" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.866346
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 4.56698
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_0/OUT" 6.01405
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" -1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/IN2" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 2.12721
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 7.69053
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/GF_INV_MAG_0/IN" 2.56722
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/nand3_mag_0/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_3/IN1" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 3.55271e-15
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK" 44.8133
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/nand3_mag_1/OUT" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/nand3_mag_1/IN1" 5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" -1.77636e-15
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/nand3_mag_0/OUT" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/nand2_mag_1/IN2" 5.68434e-14
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "INV_2_1/OUT" "INV_2_1/IN" 2.525
cap "VDD" "INV_2_1/VDD" 52.4934
cap "Feedback_Divider_mag_0/CLK" "INV_2_1/IN" 2.82586
cap "VDD" "INV_2_1/OUT" 0.155724
cap "INV_2_1/VSS" "INV_2_1/VDD" -1.50645
cap "VDD" "INV_2_1/IN" 14.0859
cap "INV_2_1/VSS" "INV_2_1/IN" 2.66617
cap "VDD" "INV_2_1/VSS" 23.3368
cap "INV_2_1/VDD" "INV_2_1/IN" 3.62353
cap "INV_2_1/VDD" "INV_2_1/OUT" 482.624
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 11.3166
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.848792
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 12.7047
cap "INV_2_1/VDD" "INV_2_1/IN" 23.5087
cap "INV_2_1/VSS" "VDD" 3.29853
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_1/IN" 1.77648
cap "INV_2_1/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.632293
cap "INV_2_1/VSS" "INV_2_1/OUT" 335.804
cap "INV_2_1/VDD" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 29.7871
cap "INV_2_1/VSS" "INV_2_1/IN" 123.137
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.052166
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.851329
cap "INV_2_1/OUT" "VDD" 2.58507
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_1/IN" 4.55326
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 8.14858
cap "INV_2_1/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 3.86159
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 3.43633
cap "INV_2_1/IN" "VDD" 5.35941
cap "INV_2_1/OUT" "INV_2_1/IN" 11.5256
cap "INV_2_1/VSS" "INV_2_1/VDD" 132.819
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 11.0877
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 4.56426
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.10693
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 3.55271e-15
cap "INV_2_1/VDD" "VDD" 6.46543
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.00841352
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/IN" 1.3477
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 2.84217e-14
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 1.77636e-15
cap "INV_2_1/VDD" "Tappered_Buffer_2/a_138_n2984#" -2.27374e-13
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" -1.35003e-13
cap "INV_2_1/VDD" "INV_2_1/OUT" 5.68434e-14
cap "INV_2_1/VDD" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.000850895
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" -1.42109e-14
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/VDD" -3.41061e-13
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/VDD" 7.10543e-15
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" -1.42109e-13
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 4.26326e-14
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 11.7744
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/a_2792_n1560#" 28.9567
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/VDD" 19.0214
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" 59.4906
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.376452
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" 0.290327
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.297552
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I0" 3.72051
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 1.24469
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 5.46444
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 103.338
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.194618
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.38301
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -12.6201
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 0.154952
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" "mux_4x1_ibr_0/I1" 14.7764
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I2" 3.35133
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" 6.51483
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I0" -7.40608
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 0.177608
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.489746
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 322.61
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 3.52183
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 6.60082
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 0.882515
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.59489
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I1" 0.154952
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.624272
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.271987
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 81.4452
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/w_191_384#" 0.154268
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I1" 0.154952
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" 0.480824
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/VSS" 0.216168
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -1.01195
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -1.60533
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/pmos_3p3_M8SWPS_1/a_n116_n80#" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.117964
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 0.26115
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/w_191_384#" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.260247
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 133.904
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 7.61808
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 81.0206
cap "PD_INT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.154952
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.0659539
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 28.5956
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 0.341998
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I2" 24.6685
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/w_191_384#" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" -0.0206869
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "PD_INT" 8.54653
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" -1.70658
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -9.7639
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/OUT" 5.55112e-17
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 232.076
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" 1.19124
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 2.38659
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 27.6076
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.49354
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VSS" -0.871339
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" 0.104755
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/w_191_384#" 0.0550364
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/pmos_3p3_M8SWPS_1/a_n116_n80#" -0.0385264
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 63.3073
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.73641
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 0.268896
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" -4.51158
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/w_191_384#" -0.551819
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I3" 1.42109e-14
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.480824
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I2" 0.517757
cap "PD_INT" "m2_7183_n7086#" 0.760583
cap "Feedback_Divider_mag_0/CLK" "PU_INT" 30.1281
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 20.7844
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 50.1429
cap "m2_7183_n7086#" "PU_INT" 0.279914
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 16.9435
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 22.9451
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 36.3713
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" 0.0105688
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" 1.97042
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" 2.98869
cap "m2_7183_n7086#" "VCO_op" 79.0222
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 11.4055
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_0/VSS" 1.72299
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 5.68021
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/IN1" 1.21004
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" -2.77556e-17
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/IN2" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" -4.44089e-16
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/IN1" 1.91032
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/IN1" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.0295749
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/Q2" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.0293744
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" -4.44089e-16
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_1/GF_INV_MAG_1/IN" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.011402
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/Q2" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" 0.20777
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_3/OUT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VDD" -2.84217e-14
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "INV_2_1/OUT" "INV_2_1/VSS" 9.05301
cap "VDD" "INV_2_1/OUT" 0.0742841
cap "INV_2_1/VSS" "INV_2_1/VDD" 15.4367
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_1/VSS" 3.28784
cap "INV_2_1/OUT" "INV_2_1/VDD" 26.9334
cap "VDD" "INV_2_1/VDD" 0.0161919
cap "INV_2_1/OUT" "Tappered_Buffer_0/a_138_n2984#" 0.0108379
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_1/VDD" 2.92656
cap "INV_2_1/VDD" "INV_2_1/VSS" 39.6168
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_1/VSS" 0.5584
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/a_138_n2984#" 1.62568
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_1/VDD" 2.21422
cap "INV_2_1/OUT" "INV_2_1/VSS" 0.74019
cap "INV_2_1/OUT" "Tappered_Buffer_0/a_138_n2984#" 2.15674
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/VSS" 1.4626
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.40973
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 39.4414
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 39.4414
cap "Tappered_Buffer_2/a_548_n1560#" "Tappered_Buffer_0/VSS" 4.43572
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_0/VSS" 0.710414
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 39.4414
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_2/VDD" -2.84217e-14
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_0/VSS" 4.89823
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 4.02866
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/VDD" 10.0584
cap "Tappered_Buffer_2/a_2792_n1560#" "Tappered_Buffer_2/VDD" 18.667
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/OUT" 7.35107
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/a_2792_n1560#" 0.0245401
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 73.043
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.10543e-15
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.472831
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 8.9951
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.806
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 7.89101
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.703825
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.617435
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 73.043
cap "Test_Output_INT" "LF_mag_0/VSS" 76.0093
cap "Test_Output_INT" "mux_4x1_ibr_0/S0" 0.240826
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 57.7481
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/S0" 0.0168312
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 6.64531
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I1" -4.48638
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" 2.49253
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 3.48072
cap "Test_Output_INT" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.022741
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -8.88723
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.052765
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I1" 1.01493
cap "mux_4x1_ibr_0/I1" "Test_Output_INT" -5.80444
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" -2.63067
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" -0.294745
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" -3.93036
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.203473
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 0.179471
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I1" 42.9511
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 105.623
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 1.1731
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 5.68434e-14
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 69.7463
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I3" 62.0576
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I3" 2.20365
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.228503
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 14.1778
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 150.048
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.760055
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.156756
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I3" 4.06175
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" -3.98945
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 1.75893
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.33798
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I0" 2.16528
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S0" 0.97975
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I2" 4.71252
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.0763384
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VDD" -25.766
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I3" -3.18308
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -1.28995
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 5.92981
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 27.4856
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.760055
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I3" -3.59689
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -2.38162
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S1" 0.957053
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.241886
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 29.663
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.40667
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 1.1731
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I3" 0.894053
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 0.126737
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" -1.42109e-14
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 6.10581
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I2" 0.0305847
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 113.466
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.199692
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" -1.75481
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I3" 0.130101
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 0.9297
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -3.02745
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" 102.236
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.334962
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.139288
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.010554
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 11.4587
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -3.77129
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.116547
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -0.094542
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" -1.98594
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 1.89254
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 2.05899
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I0" 33.2911
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.469358
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 2.42124
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" -0.331267
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -1.82752
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -2.6199
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.13687e-13
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/S0" -12.3003
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "PD_INT" 0.113343
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S1" 0.229688
cap "PD_INT" "mux_4x1_ibr_0/I2" -0.316607
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I2" 1.90469
cap "PD_INT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.0763384
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/OUT" 2.06766
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 23.2881
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.0605137
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.139288
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I2" 16.8675
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" -5.68434e-14
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I0" 0.381136
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I2" 86.5665
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" -0.436208
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S1" 0.35972
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 26.2645
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.77636e-15
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 6.14928
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 0.270519
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.116972
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -9.56722
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.169538
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.0411318
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S1" -2.35472
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I2" 42.012
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" -0.211191
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 4.0186
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.400273
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I2" 3.97743
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 0.105103
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I2" -2.20642
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.0739718
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -0.12714
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I2" 1.30581
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S1" 11.0234
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4967
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S1" 0.847138
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.581894
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/OUT" 2.54716
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 0.139288
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I2" 188.556
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.13687e-13
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.546766
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 30.325
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I3" -0.081863
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/I2" 0.331692
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I2" 2.2863
cap "mux_4x1_ibr_0/S1" "PD_INT" 0.156756
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" -1.32977
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -9.26321
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.431513
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I0" 0.0285235
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 17.6211
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/OUT" 5.49646
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.333369
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S1" -3.48313
cap "Vdiv_FB_MUX_INT" "VCO_op" -2.94754
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 578.182
cap "Feedback_Divider_mag_0/RST" "VCO_op" 237.717
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/RST" "VCO_op" 362.295
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 80.4731
cap "VCO_op" "Feedback_Divider_mag_0/VDD99" 23.185
cap "Feedback_Divider_mag_0/CLK" "INV_2_2/IN" 229.58
cap "INV_2_2/VSS" "VDD" 1.55582
cap "VDD" "Tappered_Buffer_0/a_138_n2984#" 1.44346
cap "Tappered_Buffer_0/IN" "VDD" 0.623482
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_0/a_138_n2984#" 0.0108379
cap "VDD" "Tappered_Buffer_0/a_138_n2984#" 0.0811342
cap "INV_2_2/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.328254
cap "INV_2_2/VSS" "w_49417_n6744#" 4.37407
cap "w_49417_n6744#" "Tappered_Buffer_0/a_138_n2984#" 0.942025
cap "Tappered_Buffer_0/IN" "INV_2_2/VSS" 1.1756
cap "VDD" "Tappered_Buffer_0/IN" 0.0209627
cap "INV_2_2/VSS" "Tappered_Buffer_0/a_138_n2984#" 0.626545
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_0/a_138_n2984#" 2.15674
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.696915
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/a_138_n2984#" 1.92624
cap "w_49417_n6744#" "Tappered_Buffer_0/a_138_n2984#" 9.58638
cap "Tappered_Buffer_0/VSS" "w_49417_n6744#" 40.7097
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/a_138_n2984#" 0.300559
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/IN" 2.26149
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.542426
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.70323
cap "w_49417_n6744#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 6.08947
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.451688
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 4.86183
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 1.13192
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 39.6636
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/a_138_n2984#" 3.40973
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.738
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/a_138_n2984#" 8.45041
cap "Tappered_Buffer_2/a_548_n1560#" "Tappered_Buffer_0/VSS" 3.30626
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 6.84175
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1072_n280#" "Tappered_Buffer_0/VSS" 1.0239
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 42.2074
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_2/VDD" 0.344326
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/OUT" 5.93558
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_152_n280#" "Tappered_Buffer_0/VSS" 3.46606
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 6.72425
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 43.9661
cap "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/a_n664_n280#" "Tappered_Buffer_0/VSS" 0.630516
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0134591
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_560_n280#" 16.3732
cap "Tappered_Buffer_0/a_2792_n1560#" "Tappered_Buffer_2/VDD" 11.55
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_0/a_2996_n3001#" "Tappered_Buffer_2/VDD" 35.4879
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_2/VDD" 9.3748
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 67.7626
cap "Test_Output_INT" "LP_RES_CAP_INT" -2.36092
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "Test_Output_INT" "LF_mag_0/VSS" 56.6242
cap "LP_RES_CAP_INT" "Test_Output_INT" -2.15377
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0396116
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I1" 7.10105
cap "Test_Output_INT" "mux_4x1_ibr_0/S0" 0.0195104
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 0.0221465
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/VSS" 3.58938
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 5.86341
cap "Test_Output_INT" "mux_4x1_ibr_0/VDD" 192.363
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 17.1681
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/VDD" 131.852
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.684149
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -2.86025
cap "Test_Output_INT" "mux_4x1_ibr_0/I1" -5.49278
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 386.782
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 5.24751
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I3" -2.60543
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.122366
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 7.10543e-15
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/S0" 1.11022e-16
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S0" 0.0373019
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.450953
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S0" 0.0373019
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.450953
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VDD" 7.10543e-15
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/S1" 2.22369
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S0" 14.9306
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" -2.02228
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S0" 0.0373019
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.450953
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.243004
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" 7.10543e-15
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S1" 1.77342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.0213154
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.450953
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" -2.1338
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S1" 1.26549
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S1" 0.932814
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00917273
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 201.98
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" 143.293
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/OUT" 0.450953
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/VDD" -0.487921
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S1" 3.73254
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -0.547459
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.0262974
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" 7.10543e-15
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -1.05656
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/OUT" -3.94634
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -0.225094
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -0.172985
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/S1" 2.65983
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.450953
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VSS" 0.0189143
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.677182
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/VDD" -0.738473
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 0.769678
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 18.4037
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/OUT" -1.49861
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 1.32781
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 1.78487
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/OUT" 17.9691
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 3.63437
cap "Feedback_Divider_mag_0/RST" "INV_2_2/IN" 0.318616
cap "INV_2_2/IN" "INV_2_2/VDD" 0.110725
cap "Feedback_Divider_mag_0/CLK" "INV_2_2/IN" 202.86
cap "INV_2_2/VSS" "INV_2_2/VDD" -1.19883
cap "INV_2_2/VSS" "VDD" 43.5437
cap "Tappered_Buffer_0/IN" "VDD" 11.4711
cap "Feedback_Divider_mag_0/CLK" "VDD" 3.63437
cap "INV_2_2/VDD" "INV_2_2/IN" 2.5961
cap "INV_2_2/IN" "VDD" 29.7283
cap "INV_2_2/VDD" "VDD" 11.1365
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD" 0.765296
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.925605
cap "VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 3.1368
cap "INV_2_2/VSS" "INV_2_2/IN" 3.04429
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD" 0.299996
cap "Tappered_Buffer_0/IN" "INV_2_2/IN" 4.12495
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_2/VDD" -3.55271e-15
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" -2.27374e-13
cap "INV_2_2/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.01142
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.541829
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.307257
cap "Tappered_Buffer_0/IN" "INV_2_2/VSS" 191.73
cap "Tappered_Buffer_0/IN" "VDD" 1.92717
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_2/VSS" 0.138669
cap "INV_2_2/IN" "VDD" 3.53584
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.0415579
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_0/IN" 1.37134
cap "Tappered_Buffer_0/IN" "INV_2_2/VDD" 98.6403
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 6.02601
cap "INV_2_2/IN" "INV_2_2/VDD" 15.6892
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_2/VDD" 8.88049
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_2/VSS" 1.67769
cap "INV_2_2/VSS" "VDD" -0.595125
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_2/VDD" 17.067
cap "INV_2_2/IN" "Tappered_Buffer_0/IN" 10.7199
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.126765
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.698476
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_2/VSS" 1.76062
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD" 2.50709
cap "INV_2_2/VSS" "INV_2_2/VDD" -8.45233
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "INV_2_2/VDD" 1.42109e-14
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_2/VDD" -2.13163e-14
cap "INV_2_2/VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.84217e-14
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.34333
cap "Tappered_Buffer_0/a_138_n2984#" "INV_2_2/VDD" -2.27374e-13
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" 0.241875
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_138_n2984#" 2.29395
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/a_138_n2984#" 1.10686
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 2.25912
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/VDD" 21.6119
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_2792_n1560#" 59.9792
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VDD" 0.197045
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 26.4085
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_560_n280#" "Tappered_Buffer_0/VDD" 10.5529
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0134591
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 2.31982
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN1" 0.0885545
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.13772
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 0.0189342
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 5.33433
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN1" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.15497
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand3_mag_1/IN1" 0.100404
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Q4" 0.0090555
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/RST" 0.0090555
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand2_mag_4/IN2" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.00925098
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Q4" 0.099694
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand3_mag_1/OUT" 0.00925098
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/GF_INV_MAG_0/OUT" 0.111363
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD" 2.94156
cap "INV_2_2/VDD" "VDD" 44.3138
cap "INV_2_2/IN" "VDD" 7.3965
cap "INV_2_2/VSS" "INV_2_2/VDD" -0.307626
cap "Tappered_Buffer_0/IN" "VDD" 2.76857
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD" 0.446957
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.294947
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "INV_2_2/IN" "INV_2_2/VDD" 0.524185
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD" 2.62436
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.147704
cap "Tappered_Buffer_0/IN" "INV_2_2/VDD" 251.624
cap "Tappered_Buffer_0/IN" "INV_2_2/IN" 0.636777
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_2/VDD" 0.188277
cap "INV_2_2/VDD" "VDD" -0.657474
cap "INV_2_2/IN" "VDD" 1.37377
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_2/VDD" 15.2912
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_2/IN" 0.251597
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_2/VDD" 12.372
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_2/IN" 2.77651
cap "Tappered_Buffer_0/IN" "VDD" 0.320944
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.0126982
cap "INV_2_2/VSS" "INV_2_2/VDD" -2.25177
cap "INV_2_2/IN" "INV_2_2/VDD" 7.34947
cap "INV_2_2/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" -2.70006e-13
cap "INV_2_2/VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.86098
cap "INV_2_2/VDD" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 1.13687e-13
cap "INV_2_2/VDD" "Tappered_Buffer_0/IN" -2.27374e-13
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n1172_n324#" "Tappered_Buffer_0/VDD" 2.83814
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/VDD" 29.8156
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 22.5163
cap "Tappered_Buffer_0/a_2792_n1560#" "Tappered_Buffer_0/VDD" 51.6689
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Q4" 1.90262
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand3_mag_1/OUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 2.54565
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Q3" 0.22455
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/B" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 1.90262
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_0/GF_INV_MAG_0/IN" 1.90262
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/QB" 2.31089
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand3_mag_0/OUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 2.26538
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/GF_INV_MAG_0/OUT" 2.5814
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_0/OUT" 1.92732
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/C" 1.92732
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand2_mag_1/IN2" 2.29666
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand3_mag_1/IN1" 2.29666
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_1/GF_INV_MAG_0/IN" 1.92732
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/QB" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 2.5814
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_2/GF_INV_MAG_0/IN" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 0.00402953
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_3/IN1" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 0.551212
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" -1.42109e-14
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 14.5852
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 1.42109e-14
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/IN2" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 8.12465
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Buffer_Delayed1_mag_0/Inverter_delayed_mag_11/IN" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 0.922397
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VOUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 1.92437
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" 4.44089e-16
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.220165
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "INV_2_2/VDD" 0.242152
cap "VDD" "INV_2_2/VDD" 0.0103078
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 12.8919
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 3.99421
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 105.806
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/Nn" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/cap3p_layout_0/Nn" -7.32855
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/Nn" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Nn" -1.00873
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Nn" -0.312529
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" "Vdiv_FB_MUX_INT" 48.2762
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/B" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.363845
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/and_5_mag_0/and2_mag_0/GF_INV_MAG_0/IN" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.000293141
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_0/GF_INV_MAG_0/IN" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.319888
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Q4" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.64303
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/and_5_mag_0/and2_mag_1/GF_INV_MAG_0/IN" 0.000354046
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_1/GF_INV_MAG_0/IN" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.325571
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_0/OUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.369344
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/C" 0.65408
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/and_5_mag_0/and2_mag_0/OUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" 0.00115156
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_3/IN1" 0.934941
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VOUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD" 5.68565
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/IN2" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD" 1.92437
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/and_5_mag_0/VOUT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD" 0.568409
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD" 34.935
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 5.29244
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 38.8039
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -2.98614
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 80.8174
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.719176
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 119.361
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 55.8366
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 32.4663
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 91.1416
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 16.8668
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 6.10932
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 10.1388
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" 51.3439
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 14.8783
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 14.8783
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/Q" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.0596713
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/QB" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.0458896
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.735797
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.789556
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.565421
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_2/QB" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/J" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 16.7887
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 0.0974198
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 14.8783
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.335
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/QB" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_5/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" 5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/RST" 0.734913
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_5/nand3_mag_0/OUT" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 3.48647
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/Q" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 4.37489
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.159686
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_5/CLK" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.266115
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/QB" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 2.30451
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_2/nand3_mag_0/OUT" -1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/Q" 4.52772
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" 1.49266
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_2/GF_INV_MAG_0/OUT" 5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_1/IN1" 7.10543e-15
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_2/nand2_mag_1/IN2" -1.13687e-13
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/OUT" 1.42109e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_2/Q" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/RST" 1.42109e-14
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 14.8783
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 28.5028
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_5/nand3_mag_1/IN1" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_5/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" -5.68434e-14
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" 0.388972
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" 0.42252
cap "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/OUT" "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" -2.27374e-13
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 14.2717
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 12.713
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/cap3p_layout_0/Pp" 104.115
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Pp" 18.9319
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/cap3p_layout_0/Pp" 30.4976
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 55.8366
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 240.161
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 183.381
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T1" 32.4663
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 30.6222
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 9.09925
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 20.3998
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VCNTL" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 7.618
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 56.3828
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/VCNTL" "LF_mag_0/VDD" 15.1131
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VDD" 0.0866779
cap "LF_mag_0/res_48k_mag_0/ppolyf_u_3D7VPB_0/a_760_n1102#" "LF_mag_0/VDD" 0.133996
cap "LF_mag_0/res_48k_mag_0/ppolyf_u_3D7VPB_0/a_760_n1102#" "LF_mag_0/VDD" 0.520112
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/VDD" 10.4075
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/VDD" 14.5506
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/res_48k_mag_0/ppolyf_u_3D7VPB_0/a_520_1000#" "LF_mag_0/res_48k_mag_0/VDD" 0.212355
cap "VDD" "LF_mag_0/res_48k_mag_0/VDD" 0.247755
cap "LF_mag_0/res_48k_mag_0/B" "LF_mag_0/res_48k_mag_0/VDD" 22.2893
cap "VDD" "LF_mag_0/res_48k_mag_0/B" 9.82639
cap "VDD" "LF_mag_0/res_48k_mag_0/B" 10.6979
cap "VDD" "LF_mag_0/res_48k_mag_0/VDD" 8.01458
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 3.63437
cap "Feedback_Divider_mag_0/CLK" "VDD" 3.63437
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 2.52127
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 6.9197
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.607
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 47.6448
cap "LF_mag_0/m1_19130_45607#" "VDD" 0.213448
cap "VDD" "LF_mag_0/m1_19130_45607#" 0.587398
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 16.2342
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 22.0318
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 3.54515
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 0.0916561
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VSS" "Vdiv_FB_MUX_INT" 11.553
cap "Feedback_Divider_mag_0/F0" "Feedback_Divider_mag_0/VDD" 7.06138
cap "Feedback_Divider_mag_0/F0" "T1" 0.0619066
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/F1" 4.40486
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 10.5143
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/F0" 4.42409
cap "Feedback_Divider_mag_0/F2" "Feedback_Divider_mag_0/F1" -103.013
cap "Feedback_Divider_mag_0/F2" "T1" 0.0570289
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/VDD" -0.0287499
cap "Feedback_Divider_mag_0/F1" "T1" 0.0588561
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/F2" 4.39097
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/F0" -78.2358
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F1" -0.0323657
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F0" 8.03898
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 46.0038
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Vdiv_FB_MUX_INT" 3.54515
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 0.0916561
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/nand3_mag_2/VSS" "Vdiv_FB_MUX_INT" 11.553
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 10.5143
cap "Feedback_Divider_mag_0/F0" "Vdiv_FB_MUX_INT" 3.33528
cap "Feedback_Divider_mag_0/F2" "Vdiv_FB_MUX_INT" 3.36591
cap "Feedback_Divider_mag_0/F1" "Vdiv_FB_MUX_INT" 3.31694
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.208
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.208
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.208
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/Vdiv" 0.87728
cap "T1" "Feedback_Divider_mag_0/Vdiv" 1.62335
cap "Feedback_Divider_mag_0/Vdiv" "T0" 0.167878
cap "Feedback_Divider_mag_0/Vdiv" "T1" 0.719148
merge "Current_Mirror_Top_0/ITAIL_SINK" "CP_mag_0/IPD_" -15381.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7684908 -68783 -1428120 -16878 0 0 0 0 0 0
merge "CP_mag_0/IPD_" "IPD_"
merge "Feedback_Divider_mag_0/CLK_div_96_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/J" -107.946 -14582 -1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/J" "Feedback_Divider_mag_0/CLK_div_96_mag_0/w_74_2187#"
merge "Feedback_Divider_mag_0/CLK_div_96_mag_0/w_74_2187#" "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J"
merge "Feedback_Divider_mag_0/CLK_div_96_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_96_mag_0/JK_FF_mag_0/VDD" "w_12394_7284#"
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/IN1" "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" -20931.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7730184 -109789 -4175411 -46167 0 0 0 0 0 0
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/S0"
merge "mux_4x1_ibr_0/S0" "T0"
merge "mux_4x1_ibr_0/I2" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -25447.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8635326 -48930 -2456604 -33014 -1697032 -20050 0 0 0 0
merge "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK"
merge "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/CLK"
merge "Output_Div_Mag_0/CLK" "m1_32750_n18019#"
merge "m1_32750_n18019#" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "A_MUX_mag_1/IN2"
merge "A_MUX_mag_1/IN2" "VCO_mag_0/OUT"
merge "VCO_mag_0/OUT" "VCO_op"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VSS" -104689 0 0 0 0 0 0 -78396243 -193457 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48109211 -184505 -23146198 -125113 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/or_2_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Buffer_Delayed1_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/Buffer_Delayed1_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand2_mag_4/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/nand2_mag_4/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_4/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_0/VSS" "INV_2_2/VSS"
merge "INV_2_2/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Buffer_delayed_mag_1/Inverter_delayed_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Buffer_delayed_mag_1/Inverter_delayed_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_1/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_3/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_3/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Buffer_delayed_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Buffer_delayed_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_3/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_3/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_0/nand3_mag_2/VSS"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" "mux_4x1_ibr_0/VSS"
merge "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS"
merge "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS" "Tappered_Buffer_0/VSS"
merge "Tappered_Buffer_0/VSS" "m1_n8856_n3801#"
merge "m1_n8856_n3801#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_2/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" "mux_4x1_ibr_0/VSUBS"
merge "mux_4x1_ibr_0/VSUBS" "INV_2_1/VSS"
merge "INV_2_1/VSS" "Tappered_Buffer_2/VSS"
merge "Tappered_Buffer_2/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand2_mag_2/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/nand2_mag_2/VSS" "VSS_BUFF_INT_5"
merge "VSS_BUFF_INT_5" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_2/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_2/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/nand2_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/nand2_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_1/VSS" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS" "VSS_INT_2"
merge "VSS_INT_2" "Feedback_Divider_mag_0/VSS"
merge "Feedback_Divider_mag_0/VSS" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_2/VSS" "pre_div_mag_0/CLK_div_3_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/VSS" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS"
merge "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_0/m1_n439_n6189#"
merge "Output_Div_Mag_0/m1_n439_n6189#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/VSS" "VSS_INT_1"
merge "VSS_INT_1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/VSUBS"
merge "pre_div_mag_0/VSUBS" "Current_Mirror_Top_0/VSS"
merge "Current_Mirror_Top_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/and2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/and2_mag_0/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "PFD_layout_0/DFF__1/VSS"
merge "PFD_layout_0/DFF__1/VSS" "PFD_layout_0/DFF__1/nand2_2/VSS"
merge "PFD_layout_0/DFF__1/nand2_2/VSS" "PFD_layout_0/inv_my_mag_0/VSS"
merge "PFD_layout_0/inv_my_mag_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "A_MUX_mag_1/Tr_Gate_1/VSS"
merge "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "m1_31818_n18565#"
merge "m1_31818_n18565#" "PFD_layout_0/DFF__0/nand2_6/VSS"
merge "PFD_layout_0/DFF__0/nand2_6/VSS" "VSS_INT_11"
merge "VSS_INT_11" "PFD_layout_0/DFF__0/nand2_0/VSS"
merge "PFD_layout_0/DFF__0/nand2_0/VSS" "A_MUX_mag_1/Tr_Gate_0/VSS"
merge "A_MUX_mag_1/Tr_Gate_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS"
merge "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/VSS"
merge "A_MUX_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_0/VSS"
merge "VCO_mag_0/Delay_Cell_mag_0/VSS" "m1_26336_n20146#"
merge "m1_26336_n20146#" "VCO_mag_0/Delay_Cell_mag_2/VSS"
merge "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_1/VSS"
merge "VCO_mag_0/Delay_Cell_mag_1/VSS" "A_MUX_mag_0/Tr_Gate_1/VSS"
merge "A_MUX_mag_0/Tr_Gate_1/VSS" "mux_2x1_ibr_1/nand2_ibr_2/VSS"
merge "mux_2x1_ibr_1/nand2_ibr_2/VSS" "m1_14284_n20049#"
merge "m1_14284_n20049#" "A_MUX_mag_0/Tr_Gate_0/VSS"
merge "A_MUX_mag_0/Tr_Gate_0/VSS" "A_MUX_mag_0/VSS"
merge "A_MUX_mag_0/VSS" "mux_2x1_ibr_1/VSS"
merge "mux_2x1_ibr_1/VSS" "m1_6945_n20325#"
merge "m1_6945_n20325#" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "VCO_mag_0/GF_INV16_1/VSS"
merge "VCO_mag_0/GF_INV16_1/VSS" "CP_mag_0/VSS"
merge "CP_mag_0/VSS" "CP_mag_0/inv_0/VSS"
merge "CP_mag_0/inv_0/VSS" "mux_2x1_ibr_1/a_83_n28#"
merge "mux_2x1_ibr_1/a_83_n28#" "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/VSS"
merge "mux_2x1_ibr_4/VSS" "PFD_layout_0/inv_my_mag_1/VSS"
merge "PFD_layout_0/inv_my_mag_1/VSS" "VSS_INT_7"
merge "VSS_INT_7" "mux_2x1_ibr_4/a_83_n28#"
merge "mux_2x1_ibr_4/a_83_n28#" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_2/VSS" "VCO_mag_0/Stage_INV_1/VSS"
merge "VCO_mag_0/Stage_INV_1/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS"
merge "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/a_n55_782#"
merge "a2x1mux_mag_0/a_n55_782#" "a2x1mux_mag_0/VSS"
merge "a2x1mux_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_1/VSS"
merge "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/a_83_n28#"
merge "mux_2x1_ibr_0/a_83_n28#" "mux_2x1_ibr_0/VSS"
merge "mux_2x1_ibr_0/VSS" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/nand2_2/VSS"
merge "PFD_layout_0/DFF__0/nand2_2/VSS" "mux_2x1_ibr_3/VSS"
merge "mux_2x1_ibr_3/VSS" "VCO_mag_0/VSS"
merge "VCO_mag_0/VSS" "VSS_INT_8"
merge "VSS_INT_8" "VCO_mag_0/a_3886_n942#"
merge "VCO_mag_0/a_3886_n942#" "PFD_layout_0/DFF__0/VSS"
merge "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/VSS"
merge "PFD_layout_0/VSS" "PFD_layout_0/VSUBS"
merge "PFD_layout_0/VSUBS" "mux_2x1_ibr_3/a_83_n28#"
merge "mux_2x1_ibr_3/a_83_n28#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/VSUBS"
merge "Output_Div_Mag_1/VSUBS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/VSUBS"
merge "Output_Div_Mag_0/VSUBS" "LF_mag_0/cap80p_mag_0/N"
merge "LF_mag_0/cap80p_mag_0/N" "INV_2_0/VSS"
merge "INV_2_0/VSS" "LF_mag_0/VSS"
merge "LF_mag_0/VSS" "LF_mag_0/VSUBS"
merge "LF_mag_0/VSUBS" "Tappered_Buffer_1/VSS"
merge "Tappered_Buffer_1/VSS" "VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/w_330_1402#" -328.397 -63805 -4028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/or_2_mag_0/w_330_1402#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/and2_mag_1/VDD" "w_30367_n6647#"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/w_10597_2382#" "Feedback_Divider_mag_0/VDD93" -4114.33 -1242746 -11276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/VDD93" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_2/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_2/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_1/GF_INV_MAG_0/pmos_3p3_MQGBLR_0/w_n202_n210#"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/and2_mag_1/GF_INV_MAG_0/pmos_3p3_MQGBLR_0/w_n202_n210#" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/nand3_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/VDD" "w_20198_872#"
merge "w_20198_872#" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK_div_31_mag_0/nand_5_mag_0/and_5_mag_0/VDD" "w_16000_163#"
merge "Feedback_Divider_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_3D7VPB_0/w_n1376_n1318#" -228181 -55627542 -59460 0 0 -25218796 -244480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56485121 -77613 -46420506 -219478 0 0 0 0 0 0
merge "LF_mag_0/res_48k_mag_0/ppolyf_u_3D7VPB_0/w_n1376_n1318#" "LF_mag_0/VDD"
merge "LF_mag_0/VDD" "m1_n7756_17393#"
merge "m1_n7756_17393#" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/VDD"
merge "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "w_n3927_n4592#"
merge "w_n3927_n4592#" "w_n5034_n4592#"
merge "w_n5034_n4592#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/VDD" "pre_div_mag_0/VDD"
merge "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD"
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD"
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" "a_n2635_n8286#"
merge "a_n2635_n8286#" "Output_Div_Mag_1/VDD"
merge "Output_Div_Mag_1/VDD" "w_51686_n16258#"
merge "w_51686_n16258#" "m1_50757_n17408#"
merge "m1_50757_n17408#" "m1_51546_n17392#"
merge "m1_51546_n17392#" "m1_51167_n17418#"
merge "m1_51167_n17418#" "Current_Mirror_Top_0/VDD"
merge "Current_Mirror_Top_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "m1_50389_n17373#"
merge "m1_50389_n17373#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VDD" "VDD"
merge "VDD" "Output_Div_Mag_0/VDD"
merge "Output_Div_Mag_0/VDD" "VDD_INT_5"
merge "VDD_INT_5" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "A_MUX_mag_1/Tr_Gate_1/VDD"
merge "A_MUX_mag_1/Tr_Gate_1/VDD" "A_MUX_mag_1/VDD"
merge "A_MUX_mag_1/VDD" "A_MUX_mag_1/INV_2_0/VDD"
merge "A_MUX_mag_1/INV_2_0/VDD" "VDD_INT_13"
merge "VDD_INT_13" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VDD" "pre_div_mag_0/mux_4x1_0/VDD"
merge "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "a_833_n9773#"
merge "a_833_n9773#" "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_1/nand2_ibr_1/VDD"
merge "mux_2x1_ibr_1/nand2_ibr_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/VDD"
merge "mux_2x1_ibr_0/nand2_ibr_1/VDD" "PFD_layout_0/DFF__1/D"
merge "PFD_layout_0/DFF__1/D" "VCO_mag_0/EN"
merge "VCO_mag_0/EN" "A_MUX_mag_0/Tr_Gate_1/VDD"
merge "A_MUX_mag_0/Tr_Gate_1/VDD" "A_MUX_mag_0/VDD"
merge "A_MUX_mag_0/VDD" "w_12748_n19430#"
merge "w_12748_n19430#" "A_MUX_mag_0/Tr_Gate_0/VDD"
merge "A_MUX_mag_0/Tr_Gate_0/VDD" "w_11508_n19432#"
merge "w_11508_n19432#" "mux_2x1_ibr_1/VDD"
merge "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_0/VDD"
merge "mux_2x1_ibr_0/VDD" "w_5973_n21454#"
merge "w_5973_n21454#" "VCO_mag_0/Delay_Cell_mag_2/EN"
merge "VCO_mag_0/Delay_Cell_mag_2/EN" "a2x1mux_mag_0/VDD"
merge "a2x1mux_mag_0/VDD" "m1_11710_n22600#"
merge "m1_11710_n22600#" "a2x1mux_mag_0/w_n1_n222#"
merge "a2x1mux_mag_0/w_n1_n222#" "a_11439_n22405#"
merge "a_11439_n22405#" "mux_2x1_ibr_0/nand2_ibr_2/VDD"
merge "mux_2x1_ibr_0/nand2_ibr_2/VDD" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "VDD_INT_10"
merge "VDD_INT_10" "PFD_layout_0/buffer_loading_mag_0/VDD"
merge "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/DFF__0/D"
merge "PFD_layout_0/DFF__0/D" "CP_mag_0/inv_0/VDD"
merge "CP_mag_0/inv_0/VDD" "VDD_INT_9"
merge "VDD_INT_9" "w_8294_n21029#"
merge "w_8294_n21029#" "mux_2x1_ibr_4/VDD"
merge "mux_2x1_ibr_4/VDD" "PFD_layout_0/VDD"
merge "PFD_layout_0/VDD" "VDD_INT_7"
merge "VDD_INT_7" "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_3/nand2_ibr_1/VDD"
merge "mux_2x1_ibr_3/nand2_ibr_1/VDD" "mux_2x1_ibr_3/nand2_ibr_0/VDD"
merge "mux_2x1_ibr_3/nand2_ibr_0/VDD" "w_n2958_n22453#"
merge "w_n2958_n22453#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_3/VDD"
merge "mux_2x1_ibr_3/VDD" "VDD_INT_8"
merge "Tappered_Buffer_0/VDD" "INV_2_2/VDD" -5617.7 -1140669 -7441 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -113437 -3318 0 0 0 0 0 0 0 0
merge "INV_2_2/VDD" "VDD_BUFF_INT_1"
merge "VDD_BUFF_INT_1" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#"
merge "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" "w_49364_n2053#"
merge "w_49364_n2053#" "Tappered_Buffer_2/VDD"
merge "Tappered_Buffer_2/VDD" "Tappered_Buffer_1/VDD"
merge "Tappered_Buffer_1/VDD" "VDD_BUFF"
merge "VDD_BUFF" "INV_2_0/VDD"
merge "INV_2_0/VDD" "VDD_BUFF_INT_3"
merge "VDD_BUFF_INT_3" "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#"
merge "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/w_n530_n410#"
merge "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/w_n530_n410#" "INV_2_1/VDD"
merge "INV_2_1/VDD" "VDD_BUFF_INT_2"
merge "VDD_BUFF_INT_2" "w_49417_n6744#"
merge "Tappered_Buffer_0/OUT" "Output2" -116.383 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12070 -482 0 0 0 0 0 0 0 0
merge "Current_Mirror_Top_0/ITAIL_SRC" "CP_mag_0/IPD+" -14653.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7788362 -69735 -1447005 -20156 0 0 0 0 0 0
merge "CP_mag_0/IPD+" "IPD+"
merge "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VDD" -32.3846 -1200 -146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1200 -146 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VDD" "m1_32263_15615#"
merge "m1_32263_15615#" "w_32263_15615#"
merge "mux_2x1_ibr_4/Sel" "S0" -373.925 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6402 -322 0 0 0 0 0 0 0 0
merge "mux_4x1_ibr_0/S1" "T1" -19265.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7634209 -108429 -1607220 -45487 0 0 0 0 0 0
merge "INV_2_1/IN" "Output_Div_Mag_0/Vdiv" -5561.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1237637 -12258 -2860353 -18149 0 0 0 0 0 0
merge "Output_Div_Mag_0/Vdiv" "Output_1_INT"
merge "mux_2x1_ibr_0/nverterlayout_ibr_0/IN" "A_MUX_mag_1/SEL" -13785.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4031390 -49992 -496130 -9197 0 0 0 0 0 0
merge "A_MUX_mag_1/SEL" "A_MUX_mag_0/SEL"
merge "A_MUX_mag_0/SEL" "mux_2x1_ibr_1/Sel"
merge "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/Sel"
merge "mux_2x1_ibr_0/Sel" "m2_6176_n21922#"
merge "m2_6176_n21922#" "mux_2x1_ibr_3/Sel"
merge "mux_2x1_ibr_3/Sel" "S1"
merge "Feedback_Divider_mag_0/F0" "F0" -5919.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3553200 -50400 -57669 -1100 0 0 0 0 0 0
merge "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_67_n21380#" "m4_n27683_6835#" -55.3512 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8308 -382 0 0
merge "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" -207.866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3906 -250 0 0 0 0 0 0
merge "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" "S2"
merge "Feedback_Divider_mag_0/F1" "F1" -5025.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3654000 -50400 -59885 -1116 0 0 0 0 0 0
merge "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/VCNTL" -35537.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18766030 -107417 -1936001 -15120 0 0 -1152200 0 -1040200 -1400
merge "LF_mag_0/VCNTL" "a2x1mux_mag_0/IN2"
merge "a2x1mux_mag_0/IN2" "LP_RES_CAP_INT"
merge "Feedback_Divider_mag_0/F2" "F2" -6506.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3654000 -50400 -53215 -1024 0 0 0 0 0 0
merge "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" -2155.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75780 -1954 -406378 -5328 0 0 0 0 0 0
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "P0"
merge "mux_2x1_ibr_1/nand2_ibr_0/VDD" "mux_2x1_ibr_0/nand2_ibr_0/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_2_2/IN" "Output_Div_Mag_1/Vdiv" -7216.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -666337 -7874 -4264438 -30048 0 0 0 0 0 0
merge "Output_Div_Mag_1/Vdiv" "Output_2_INT"
merge "VCO_mag_0/OUTB" "VCO_op_bar" -2233.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -155268 -3780 -169784 -2243 -98693 -2251 0 0 0 0
merge "pre_div_mag_0/mux_4x1_0/S1" "pre_div_mag_0/OPA1" -6117.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1929407 -19094 -631602 -5980 0 0 0 0 0 0
merge "pre_div_mag_0/OPA1" "P1"
merge "VCO_mag_0/Delay_Cell_mag_0/VDD" "VDD_VCO" -825.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13090 -458 -214200 -2800 0 0 0 0 0 0
merge "mux_4x1_ibr_0/I1" "mux_2x1_ibr_0/I1" -8035.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2408988 -20596 -1010280 -29045 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I1" "PFD_layout_0/PD"
merge "PFD_layout_0/PD" "PD_INT"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/RST" "Feedback_Divider_mag_0/RST" -8800.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3992904 -16784 -2830912 -32078 0 0 0 0
merge "Feedback_Divider_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/RST"
merge "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/RST"
merge "pre_div_mag_0/CLK_div_2_mag_0/RST" "m2_7183_n7086#"
merge "m2_7183_n7086#" "Output_Div_Mag_1/CLK_div_3_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "m2_45110_n18250#"
merge "a2x1mux_mag_0/IN1" "LP_ext" -276.247 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8772 -394 0 0 0 0 0 0 0 0
merge "A_MUX_mag_0/IN1" "vcntl_test" -468.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63625 -1268 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/CLK_div_3_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK" -1874.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16457 -690 -918400 -11200 0 0 0 0 0 0
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK"
merge "pre_div_mag_0/CLK" "mux_2x1_ibr_4/I0"
merge "mux_2x1_ibr_4/I0" "Vref"
merge "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD" -32.3846 -1200 -146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1200 -146 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_105_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD" "m1_42596_16872#"
merge "m1_42596_16872#" "w_42596_16872#"
merge "Tappered_Buffer_2/OUT" "Output1" -237.002 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9869 -420 0 0 0 0 0 0 0 0
merge "A_MUX_mag_0/IN2" "a2x1mux_mag_0/VOUT" -1810.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17136 -720 -15535 -776 0 0 0 0 0 0
merge "a2x1mux_mag_0/VOUT" "CP_mag_0/VCNTL"
merge "CP_mag_0/VCNTL" "LP_op_test"
merge "LP_op_test" "m1_10588_n21376#"
merge "mux_4x1_ibr_0/I0" "mux_2x1_ibr_1/I1" -5622.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2015801 -17444 -1584474 -27141 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I1" "PFD_layout_0/PU"
merge "PFD_layout_0/PU" "PU_INT"
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VDD" -31.7713 -1127 -144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1127 -144 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/VDD" "m1_32153_8241#"
merge "m1_32153_8241#" "w_32153_8241#"
merge "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_n5547_n21380#" "m5_n33413_6835#" -186.543 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -77380 -1154
merge "mux_2x1_ibr_1/nand2_ibr_2/IN1" "mux_2x1_ibr_1/I0" -230.034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I0" "PU_test"
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_1/JK_FF_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_1/VDD" -93.5205 -20790 -856 0 0 -19182 -694 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1470 -158 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_1/VDD" "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/VDD"
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/VDD" "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD"
merge "Feedback_Divider_mag_0/CLK_div_100_mag_0/CLK_div_10_mag_0/and2_mag_1/VDD" "m1_42484_9484#"
merge "m1_42484_9484#" "w_42549_9113#"
merge "w_42549_9113#" "w_42484_9484#"
merge "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/OPA0" -655.953 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2809 -212 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_0/OPA0" "OPA0"
merge "CP_mag_0/PD" "mux_2x1_ibr_0/OUT" -221.141 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10098 -662 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/OUT" "PD_MUX_OP_INT"
merge "Feedback_Divider_mag_0/Vdiv" "mux_4x1_ibr_0/I3" -39662.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12853629 -68318 -24012707 -88759 -802458 -15737 0 0 0 0
merge "mux_4x1_ibr_0/I3" "mux_2x1_ibr_3/I1"
merge "mux_2x1_ibr_3/I1" "Vdiv_FB_MUX_INT"
merge "INV_2_2/OUT" "Tappered_Buffer_0/IN" -413.326 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4922 -398 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_0/IN" "INV_BUFF_INT_1"
merge "Output_Div_Mag_1/RST" "Output_Div_Mag_0/RST" -3769.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51040 -1278 0 0 -1162000 -14000 0 0 0 0
merge "Output_Div_Mag_0/RST" "RST_DIV"
merge "PFD_layout_0/inv_my_mag_0/IN" "mux_2x1_ibr_4/OUT" -217.718 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16042 -934 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_4/OUT" "PFD_layout_0/VREF"
merge "PFD_layout_0/VREF" "PFD_Vref_IN_INT"
merge "Feedback_Divider_mag_0/CLK" "A_MUX_mag_1/OUT" -1608.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -781538 -5897 -29382 -686 0 0 0 0
merge "A_MUX_mag_1/OUT" "CLK_FB_IN_INT"
merge "Current_Mirror_Top_0/ITAIL" "Iref" -2333.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -122512 -2564 -309812 -6340 0 0 0 0 0 0
merge "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA0" -775.137 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11160 -428 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA0" "OPB0"
merge "mux_2x1_ibr_0/nand2_ibr_2/IN1" "mux_2x1_ibr_0/I0" -93.5258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I0" "PD_test"
merge "mux_2x1_ibr_1/OUT" "CP_mag_0/PU" -208.972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13626 -646 0 0 0 0 0 0 0 0
merge "CP_mag_0/PU" "PU_MUX_OP_INT"
merge "mux_2x1_ibr_3/I0" "Vdiv_test" -1054.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251078 -8939 -116957 -4119 0 0 0 0 0 0
merge "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/OPA1" -492.013 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3192 -226 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA1" "OPB1"
merge "mux_4x1_ibr_0/OUT" "INV_2_0/IN" -9323.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -484439 -6716 -3333262 -41920 -475306 -5614 0 0 0 0
merge "INV_2_0/IN" "Test_Output_INT"
merge "Tappered_Buffer_1/OUT" "Test_output" -24004.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12513091 -103594 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/IN" "INV_2_1/OUT" -466.615 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13213 -748 0 0 0 0 0 0 0 0
merge "INV_2_1/OUT" "INV_BUFF_INT_2"
merge "pre_div_mag_0/Vdiv" "mux_2x1_ibr_4/I1" -4614.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1470253 -16050 -938557 -12149 0 0 0 0 0 0
merge "mux_2x1_ibr_4/I1" "PRE_DIV_OP_INT"
merge "Tappered_Buffer_1/IN" "INV_2_0/OUT" -261.472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11069 -698 0 0 0 0 0 0 0 0
merge "INV_2_0/OUT" "INV_BUFF_INT_3"
merge "mux_2x1_ibr_3/OUT" "PFD_layout_0/VDIV" -200.991 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8854 -630 0 0 0 0 0 0 0 0
merge "PFD_layout_0/VDIV" "PFD_Vdiv_IN_INT"
merge "A_MUX_mag_0/OUT" "VCO_mag_0/VCONT" -3379.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251166 -3341 -235979 -2372 -481567 -7504 0 0 0 0
merge "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_1/VCONT"
merge "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCNT_MUX_INT"
merge "Output_Div_Mag_0/OPA1" "OPA1" -459.847 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3540 -238 0 0 0 0 0 0
merge "A_MUX_mag_1/IN1" "Vo_test" -493.454 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28185 -764 0 0 0 0 0 0
