<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v</a>
time_elapsed: 0.088s
ram usage: 11140 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:33</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:35</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:39</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:41</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:47</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:49</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:53</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:55</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:61</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:63</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:67</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-69" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:69</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:75</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-77" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:77</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:81</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s SIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2922063b.v.html#l-83" target="file-frame">third_party/tests/ivtest/ivltests/pr2922063b.v:83</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s UNSIGNED generates 4 bits.
                                                                                            : ... In instance pr2922063b

</pre>
</body>