Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 10:12:55 2021
| Host         : DESKTOP-8TR4F8Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sum_ip_v1_0_control_sets_placed.rpt
| Design       : sum_ip_v1_0
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            8 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             162 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                     Enable Signal                    |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/axi_awready0                | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/axi_arready0                | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                      | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0         | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0         | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0        | sum_ip_v1_0_S00_AXI_inst/ARESET                          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level1_in[23] | sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level[30]_i_1_n_0 |                7 |             30 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level1_in[23] | sum_ip_v1_0_S00_AXI_inst/UUT/output_data[31]_i_1_n_0     |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | sum_ip_v1_0_S00_AXI_inst/slv_reg_rden__0             | sum_ip_v1_0_S00_AXI_inst/ARESET                          |               13 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                                                      |                                                          |               19 |             36 |
+-------------------------+------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


