ARM GAS  /tmp/ccBYPsbE.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_TIM_Base_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB154:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  /tmp/ccBYPsbE.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim13;
  33:Core/Src/tim.c **** TIM_HandleTypeDef htim14;
  34:Core/Src/tim.c **** TIM_HandleTypeDef htim15;
  35:Core/Src/tim.c **** TIM_HandleTypeDef htim16;
  36:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c **** /* TIM3 init function */
  39:Core/Src/tim.c **** void MX_TIM3_Init(void)
  40:Core/Src/tim.c **** {
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  47:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  48:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  49:Core/Src/tim.c **** 
  50:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  51:Core/Src/tim.c **** 
  52:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  53:Core/Src/tim.c ****   htim3.Instance = TIM3;
  54:Core/Src/tim.c ****   htim3.Init.Prescaler = 240-1;
  55:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  56:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
  57:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  58:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  59:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  64:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  73:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  74:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  79:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
  80:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  81:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  87:Core/Src/tim.c **** 
ARM GAS  /tmp/ccBYPsbE.s 			page 3


  88:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  89:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** }
  92:Core/Src/tim.c **** /* TIM4 init function */
  93:Core/Src/tim.c **** void MX_TIM4_Init(void)
  94:Core/Src/tim.c **** {
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 101:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 102:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 107:Core/Src/tim.c ****   htim4.Instance = TIM4;
 108:Core/Src/tim.c ****   htim4.Init.Prescaler = 240-1;
 109:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 110:Core/Src/tim.c ****   htim4.Init.Period = 20000-1;
 111:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 112:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 113:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 114:Core/Src/tim.c ****   {
 115:Core/Src/tim.c ****     Error_Handler();
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 118:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 119:Core/Src/tim.c ****   {
 120:Core/Src/tim.c ****     Error_Handler();
 121:Core/Src/tim.c ****   }
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 127:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 128:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 133:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 134:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 135:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 136:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 143:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 144:Core/Src/tim.c **** 
ARM GAS  /tmp/ccBYPsbE.s 			page 4


 145:Core/Src/tim.c **** }
 146:Core/Src/tim.c **** /* TIM5 init function */
 147:Core/Src/tim.c **** void MX_TIM5_Init(void)
 148:Core/Src/tim.c **** {
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 155:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 156:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 161:Core/Src/tim.c ****   htim5.Instance = TIM5;
 162:Core/Src/tim.c ****   htim5.Init.Prescaler = 240-1;
 163:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 164:Core/Src/tim.c ****   htim5.Init.Period = 20000-1;
 165:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 166:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 167:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 172:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 173:Core/Src/tim.c ****   {
 174:Core/Src/tim.c ****     Error_Handler();
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 177:Core/Src/tim.c ****   {
 178:Core/Src/tim.c ****     Error_Handler();
 179:Core/Src/tim.c ****   }
 180:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 181:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 182:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 187:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 188:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 189:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 190:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 191:Core/Src/tim.c ****   {
 192:Core/Src/tim.c ****     Error_Handler();
 193:Core/Src/tim.c ****   }
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 197:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** }
 200:Core/Src/tim.c **** /* TIM8 init function */
 201:Core/Src/tim.c **** void MX_TIM8_Init(void)
ARM GAS  /tmp/ccBYPsbE.s 			page 5


 202:Core/Src/tim.c **** {
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 209:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 210:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 211:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 216:Core/Src/tim.c ****   htim8.Instance = TIM8;
 217:Core/Src/tim.c ****   htim8.Init.Prescaler = 240-1;
 218:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 219:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 220:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 221:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 222:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 223:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 224:Core/Src/tim.c ****   {
 225:Core/Src/tim.c ****     Error_Handler();
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 228:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****     Error_Handler();
 231:Core/Src/tim.c ****   }
 232:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 237:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 238:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 239:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****     Error_Handler();
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 244:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 245:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 246:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 247:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 248:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 249:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 250:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 251:Core/Src/tim.c ****   {
 252:Core/Src/tim.c ****     Error_Handler();
 253:Core/Src/tim.c ****   }
 254:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 255:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 256:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 257:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 258:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  /tmp/ccBYPsbE.s 			page 6


 259:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 260:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 261:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 262:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 263:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 264:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 265:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 266:Core/Src/tim.c ****   {
 267:Core/Src/tim.c ****     Error_Handler();
 268:Core/Src/tim.c ****   }
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 272:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c **** }
 275:Core/Src/tim.c **** /* TIM12 init function */
 276:Core/Src/tim.c **** void MX_TIM12_Init(void)
 277:Core/Src/tim.c **** {
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 284:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 285:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 290:Core/Src/tim.c ****   htim12.Instance = TIM12;
 291:Core/Src/tim.c ****   htim12.Init.Prescaler = 240-1;
 292:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 293:Core/Src/tim.c ****   htim12.Init.Period = 20000-1;
 294:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 295:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 296:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 297:Core/Src/tim.c ****   {
 298:Core/Src/tim.c ****     Error_Handler();
 299:Core/Src/tim.c ****   }
 300:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 301:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 302:Core/Src/tim.c ****   {
 303:Core/Src/tim.c ****     Error_Handler();
 304:Core/Src/tim.c ****   }
 305:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 306:Core/Src/tim.c ****   {
 307:Core/Src/tim.c ****     Error_Handler();
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 310:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 311:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 312:Core/Src/tim.c ****   {
 313:Core/Src/tim.c ****     Error_Handler();
 314:Core/Src/tim.c ****   }
 315:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
ARM GAS  /tmp/ccBYPsbE.s 			page 7


 316:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 317:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 318:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 319:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 320:Core/Src/tim.c ****   {
 321:Core/Src/tim.c ****     Error_Handler();
 322:Core/Src/tim.c ****   }
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 326:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c **** }
 329:Core/Src/tim.c **** /* TIM13 init function */
 330:Core/Src/tim.c **** void MX_TIM13_Init(void)
 331:Core/Src/tim.c **** {
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 0 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 0 */
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 1 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 1 */
 342:Core/Src/tim.c ****   htim13.Instance = TIM13;
 343:Core/Src/tim.c ****   htim13.Init.Prescaler = 240-1;
 344:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 345:Core/Src/tim.c ****   htim13.Init.Period = 20000-1;
 346:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 347:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 348:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 349:Core/Src/tim.c ****   {
 350:Core/Src/tim.c ****     Error_Handler();
 351:Core/Src/tim.c ****   }
 352:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 353:Core/Src/tim.c ****   {
 354:Core/Src/tim.c ****     Error_Handler();
 355:Core/Src/tim.c ****   }
 356:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 357:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 358:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 359:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 360:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 361:Core/Src/tim.c ****   {
 362:Core/Src/tim.c ****     Error_Handler();
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 2 */
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 2 */
 367:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim13);
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c **** }
 370:Core/Src/tim.c **** /* TIM14 init function */
 371:Core/Src/tim.c **** void MX_TIM14_Init(void)
 372:Core/Src/tim.c **** {
ARM GAS  /tmp/ccBYPsbE.s 			page 8


 373:Core/Src/tim.c **** 
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM14_Init 0 */
 377:Core/Src/tim.c **** 
 378:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c ****   /* USER CODE END TIM14_Init 1 */
 383:Core/Src/tim.c ****   htim14.Instance = TIM14;
 384:Core/Src/tim.c ****   htim14.Init.Prescaler = 240-1;
 385:Core/Src/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 386:Core/Src/tim.c ****   htim14.Init.Period = 20000-1;
 387:Core/Src/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 388:Core/Src/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 389:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 390:Core/Src/tim.c ****   {
 391:Core/Src/tim.c ****     Error_Handler();
 392:Core/Src/tim.c ****   }
 393:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 394:Core/Src/tim.c ****   {
 395:Core/Src/tim.c ****     Error_Handler();
 396:Core/Src/tim.c ****   }
 397:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 398:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 399:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 400:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 401:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 402:Core/Src/tim.c ****   {
 403:Core/Src/tim.c ****     Error_Handler();
 404:Core/Src/tim.c ****   }
 405:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   /* USER CODE END TIM14_Init 2 */
 408:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim14);
 409:Core/Src/tim.c **** 
 410:Core/Src/tim.c **** }
 411:Core/Src/tim.c **** /* TIM15 init function */
 412:Core/Src/tim.c **** void MX_TIM15_Init(void)
 413:Core/Src/tim.c **** {
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 0 */
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 0 */
 418:Core/Src/tim.c **** 
 419:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 420:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 421:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 422:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 1 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 1 */
 427:Core/Src/tim.c ****   htim15.Instance = TIM15;
 428:Core/Src/tim.c ****   htim15.Init.Prescaler = 240-1;
 429:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccBYPsbE.s 			page 9


 430:Core/Src/tim.c ****   htim15.Init.Period = 20000-1;
 431:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 432:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 433:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 434:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 435:Core/Src/tim.c ****   {
 436:Core/Src/tim.c ****     Error_Handler();
 437:Core/Src/tim.c ****   }
 438:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 439:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 440:Core/Src/tim.c ****   {
 441:Core/Src/tim.c ****     Error_Handler();
 442:Core/Src/tim.c ****   }
 443:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 444:Core/Src/tim.c ****   {
 445:Core/Src/tim.c ****     Error_Handler();
 446:Core/Src/tim.c ****   }
 447:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 448:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 449:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 450:Core/Src/tim.c ****   {
 451:Core/Src/tim.c ****     Error_Handler();
 452:Core/Src/tim.c ****   }
 453:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 454:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 455:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 456:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 457:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 458:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 459:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 460:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 461:Core/Src/tim.c ****   {
 462:Core/Src/tim.c ****     Error_Handler();
 463:Core/Src/tim.c ****   }
 464:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 465:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 466:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 467:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 468:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 469:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 470:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 471:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 472:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 473:Core/Src/tim.c ****   {
 474:Core/Src/tim.c ****     Error_Handler();
 475:Core/Src/tim.c ****   }
 476:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 2 */
 477:Core/Src/tim.c **** 
 478:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 2 */
 479:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim15);
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c **** }
 482:Core/Src/tim.c **** /* TIM16 init function */
 483:Core/Src/tim.c **** void MX_TIM16_Init(void)
 484:Core/Src/tim.c **** {
 485:Core/Src/tim.c **** 
 486:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 0 */
ARM GAS  /tmp/ccBYPsbE.s 			page 10


 487:Core/Src/tim.c **** 
 488:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 0 */
 489:Core/Src/tim.c **** 
 490:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 491:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 494:Core/Src/tim.c **** 
 495:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 1 */
 496:Core/Src/tim.c ****   htim16.Instance = TIM16;
 497:Core/Src/tim.c ****   htim16.Init.Prescaler = 240-1;
 498:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 499:Core/Src/tim.c ****   htim16.Init.Period = 20000-1;
 500:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 501:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 502:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 503:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 504:Core/Src/tim.c ****   {
 505:Core/Src/tim.c ****     Error_Handler();
 506:Core/Src/tim.c ****   }
 507:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 508:Core/Src/tim.c ****   {
 509:Core/Src/tim.c ****     Error_Handler();
 510:Core/Src/tim.c ****   }
 511:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 512:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 513:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 514:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 515:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 516:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 517:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 518:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 519:Core/Src/tim.c ****   {
 520:Core/Src/tim.c ****     Error_Handler();
 521:Core/Src/tim.c ****   }
 522:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 523:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 524:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 525:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 526:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 527:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 528:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 529:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 530:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 531:Core/Src/tim.c ****   {
 532:Core/Src/tim.c ****     Error_Handler();
 533:Core/Src/tim.c ****   }
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 2 */
 537:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim16);
 538:Core/Src/tim.c **** 
 539:Core/Src/tim.c **** }
 540:Core/Src/tim.c **** /* TIM17 init function */
 541:Core/Src/tim.c **** void MX_TIM17_Init(void)
 542:Core/Src/tim.c **** {
 543:Core/Src/tim.c **** 
ARM GAS  /tmp/ccBYPsbE.s 			page 11


 544:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
 547:Core/Src/tim.c **** 
 548:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 549:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 550:Core/Src/tim.c **** 
 551:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 552:Core/Src/tim.c **** 
 553:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
 554:Core/Src/tim.c ****   htim17.Instance = TIM17;
 555:Core/Src/tim.c ****   htim17.Init.Prescaler = 240-1;
 556:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 557:Core/Src/tim.c ****   htim17.Init.Period = 20000-1;
 558:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 559:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 560:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 561:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 562:Core/Src/tim.c ****   {
 563:Core/Src/tim.c ****     Error_Handler();
 564:Core/Src/tim.c ****   }
 565:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 566:Core/Src/tim.c ****   {
 567:Core/Src/tim.c ****     Error_Handler();
 568:Core/Src/tim.c ****   }
 569:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 570:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 571:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 572:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 573:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 574:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 575:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 576:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 577:Core/Src/tim.c ****   {
 578:Core/Src/tim.c ****     Error_Handler();
 579:Core/Src/tim.c ****   }
 580:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 581:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 582:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 583:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 584:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 585:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 586:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 587:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 588:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 589:Core/Src/tim.c ****   {
 590:Core/Src/tim.c ****     Error_Handler();
 591:Core/Src/tim.c ****   }
 592:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 593:Core/Src/tim.c **** 
 594:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
 595:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim17);
 596:Core/Src/tim.c **** 
 597:Core/Src/tim.c **** }
 598:Core/Src/tim.c **** 
 599:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 600:Core/Src/tim.c **** {
ARM GAS  /tmp/ccBYPsbE.s 			page 12


  29              		.loc 1 600 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 600 1 is_stmt 0 view .LVU1
  35 0000 8AB0     		sub	sp, sp, #40
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 40
 601:Core/Src/tim.c **** 
 602:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
  38              		.loc 1 602 3 is_stmt 1 view .LVU2
  39              		.loc 1 602 20 is_stmt 0 view .LVU3
  40 0002 0368     		ldr	r3, [r0]
  41              		.loc 1 602 5 view .LVU4
  42 0004 554A     		ldr	r2, .L22
  43 0006 9342     		cmp	r3, r2
  44 0008 29D0     		beq	.L13
 603:Core/Src/tim.c ****   {
 604:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 605:Core/Src/tim.c **** 
 606:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 607:Core/Src/tim.c ****     /* TIM3 clock enable */
 608:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 609:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 610:Core/Src/tim.c **** 
 611:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 612:Core/Src/tim.c ****   }
 613:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  45              		.loc 1 613 8 is_stmt 1 view .LVU5
  46              		.loc 1 613 10 is_stmt 0 view .LVU6
  47 000a 554A     		ldr	r2, .L22+4
  48 000c 9342     		cmp	r3, r2
  49 000e 35D0     		beq	.L14
 614:Core/Src/tim.c ****   {
 615:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 616:Core/Src/tim.c **** 
 617:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 618:Core/Src/tim.c ****     /* TIM4 clock enable */
 619:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 620:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 621:Core/Src/tim.c **** 
 622:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 623:Core/Src/tim.c ****   }
 624:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
  50              		.loc 1 624 8 is_stmt 1 view .LVU7
  51              		.loc 1 624 10 is_stmt 0 view .LVU8
  52 0010 544A     		ldr	r2, .L22+8
  53 0012 9342     		cmp	r3, r2
  54 0014 40D0     		beq	.L15
 625:Core/Src/tim.c ****   {
 626:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 627:Core/Src/tim.c **** 
 628:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 629:Core/Src/tim.c ****     /* TIM5 clock enable */
 630:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 631:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
ARM GAS  /tmp/ccBYPsbE.s 			page 13


 632:Core/Src/tim.c **** 
 633:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 634:Core/Src/tim.c ****   }
 635:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
  55              		.loc 1 635 8 is_stmt 1 view .LVU9
  56              		.loc 1 635 10 is_stmt 0 view .LVU10
  57 0016 544A     		ldr	r2, .L22+12
  58 0018 9342     		cmp	r3, r2
  59 001a 4BD0     		beq	.L16
 636:Core/Src/tim.c ****   {
 637:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 638:Core/Src/tim.c **** 
 639:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 640:Core/Src/tim.c ****     /* TIM8 clock enable */
 641:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 642:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 643:Core/Src/tim.c **** 
 644:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 645:Core/Src/tim.c ****   }
 646:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
  60              		.loc 1 646 8 is_stmt 1 view .LVU11
  61              		.loc 1 646 10 is_stmt 0 view .LVU12
  62 001c 534A     		ldr	r2, .L22+16
  63 001e 9342     		cmp	r3, r2
  64 0020 56D0     		beq	.L17
 647:Core/Src/tim.c ****   {
 648:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 649:Core/Src/tim.c **** 
 650:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 651:Core/Src/tim.c ****     /* TIM12 clock enable */
 652:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 653:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 654:Core/Src/tim.c **** 
 655:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 656:Core/Src/tim.c ****   }
 657:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
  65              		.loc 1 657 8 is_stmt 1 view .LVU13
  66              		.loc 1 657 10 is_stmt 0 view .LVU14
  67 0022 534A     		ldr	r2, .L22+20
  68 0024 9342     		cmp	r3, r2
  69 0026 61D0     		beq	.L18
 658:Core/Src/tim.c ****   {
 659:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 660:Core/Src/tim.c **** 
 661:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 0 */
 662:Core/Src/tim.c ****     /* TIM13 clock enable */
 663:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 664:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 665:Core/Src/tim.c **** 
 666:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 1 */
 667:Core/Src/tim.c ****   }
 668:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM14)
  70              		.loc 1 668 8 is_stmt 1 view .LVU15
  71              		.loc 1 668 10 is_stmt 0 view .LVU16
  72 0028 524A     		ldr	r2, .L22+24
  73 002a 9342     		cmp	r3, r2
  74 002c 6CD0     		beq	.L19
ARM GAS  /tmp/ccBYPsbE.s 			page 14


 669:Core/Src/tim.c ****   {
 670:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 671:Core/Src/tim.c **** 
 672:Core/Src/tim.c ****   /* USER CODE END TIM14_MspInit 0 */
 673:Core/Src/tim.c ****     /* TIM14 clock enable */
 674:Core/Src/tim.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 675:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 676:Core/Src/tim.c **** 
 677:Core/Src/tim.c ****   /* USER CODE END TIM14_MspInit 1 */
 678:Core/Src/tim.c ****   }
 679:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
  75              		.loc 1 679 8 is_stmt 1 view .LVU17
  76              		.loc 1 679 10 is_stmt 0 view .LVU18
  77 002e 524A     		ldr	r2, .L22+28
  78 0030 9342     		cmp	r3, r2
  79 0032 77D0     		beq	.L20
 680:Core/Src/tim.c ****   {
 681:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 682:Core/Src/tim.c **** 
 683:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 0 */
 684:Core/Src/tim.c ****     /* TIM15 clock enable */
 685:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 686:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 687:Core/Src/tim.c **** 
 688:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 1 */
 689:Core/Src/tim.c ****   }
 690:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
  80              		.loc 1 690 8 is_stmt 1 view .LVU19
  81              		.loc 1 690 10 is_stmt 0 view .LVU20
  82 0034 514A     		ldr	r2, .L22+32
  83 0036 9342     		cmp	r3, r2
  84 0038 00F08280 		beq	.L21
 691:Core/Src/tim.c ****   {
 692:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 693:Core/Src/tim.c **** 
 694:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 0 */
 695:Core/Src/tim.c ****     /* TIM16 clock enable */
 696:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 697:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 698:Core/Src/tim.c **** 
 699:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 1 */
 700:Core/Src/tim.c ****   }
 701:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
  85              		.loc 1 701 8 is_stmt 1 view .LVU21
  86              		.loc 1 701 10 is_stmt 0 view .LVU22
  87 003c 504A     		ldr	r2, .L22+36
  88 003e 9342     		cmp	r3, r2
  89 0040 1AD1     		bne	.L1
 702:Core/Src/tim.c ****   {
 703:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 704:Core/Src/tim.c **** 
 705:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 706:Core/Src/tim.c ****     /* TIM17 clock enable */
 707:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
  90              		.loc 1 707 5 is_stmt 1 view .LVU23
  91              	.LBB2:
  92              		.loc 1 707 5 view .LVU24
ARM GAS  /tmp/ccBYPsbE.s 			page 15


  93              		.loc 1 707 5 view .LVU25
  94 0042 504B     		ldr	r3, .L22+40
  95 0044 D3F8F020 		ldr	r2, [r3, #240]
  96 0048 42F48022 		orr	r2, r2, #262144
  97 004c C3F8F020 		str	r2, [r3, #240]
  98              		.loc 1 707 5 view .LVU26
  99 0050 D3F8F030 		ldr	r3, [r3, #240]
 100 0054 03F48023 		and	r3, r3, #262144
 101 0058 0993     		str	r3, [sp, #36]
 102              		.loc 1 707 5 view .LVU27
 103 005a 099B     		ldr	r3, [sp, #36]
 104              	.LBE2:
 105              		.loc 1 707 5 view .LVU28
 708:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 709:Core/Src/tim.c **** 
 710:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 711:Core/Src/tim.c ****   }
 712:Core/Src/tim.c **** }
 106              		.loc 1 712 1 is_stmt 0 view .LVU29
 107 005c 0CE0     		b	.L1
 108              	.L13:
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 109              		.loc 1 608 5 is_stmt 1 view .LVU30
 110              	.LBB3:
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 111              		.loc 1 608 5 view .LVU31
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 112              		.loc 1 608 5 view .LVU32
 113 005e 494B     		ldr	r3, .L22+40
 114 0060 D3F8E820 		ldr	r2, [r3, #232]
 115 0064 42F00202 		orr	r2, r2, #2
 116 0068 C3F8E820 		str	r2, [r3, #232]
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 117              		.loc 1 608 5 view .LVU33
 118 006c D3F8E830 		ldr	r3, [r3, #232]
 119 0070 03F00203 		and	r3, r3, #2
 120 0074 0093     		str	r3, [sp]
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 121              		.loc 1 608 5 view .LVU34
 122 0076 009B     		ldr	r3, [sp]
 123              	.LBE3:
 608:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 124              		.loc 1 608 5 view .LVU35
 125              	.L1:
 126              		.loc 1 712 1 is_stmt 0 view .LVU36
 127 0078 0AB0     		add	sp, sp, #40
 128              	.LCFI1:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 0
 131              		@ sp needed
 132 007a 7047     		bx	lr
 133              	.L14:
 134              	.LCFI2:
 135              		.cfi_restore_state
 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 136              		.loc 1 619 5 is_stmt 1 view .LVU37
 137              	.LBB4:
ARM GAS  /tmp/ccBYPsbE.s 			page 16


 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 138              		.loc 1 619 5 view .LVU38
 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 139              		.loc 1 619 5 view .LVU39
 140 007c 414B     		ldr	r3, .L22+40
 141 007e D3F8E820 		ldr	r2, [r3, #232]
 142 0082 42F00402 		orr	r2, r2, #4
 143 0086 C3F8E820 		str	r2, [r3, #232]
 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 144              		.loc 1 619 5 view .LVU40
 145 008a D3F8E830 		ldr	r3, [r3, #232]
 146 008e 03F00403 		and	r3, r3, #4
 147 0092 0193     		str	r3, [sp, #4]
 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 148              		.loc 1 619 5 view .LVU41
 149 0094 019B     		ldr	r3, [sp, #4]
 150              	.LBE4:
 619:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 151              		.loc 1 619 5 view .LVU42
 152 0096 EFE7     		b	.L1
 153              	.L15:
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 154              		.loc 1 630 5 view .LVU43
 155              	.LBB5:
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 156              		.loc 1 630 5 view .LVU44
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 157              		.loc 1 630 5 view .LVU45
 158 0098 3A4B     		ldr	r3, .L22+40
 159 009a D3F8E820 		ldr	r2, [r3, #232]
 160 009e 42F00802 		orr	r2, r2, #8
 161 00a2 C3F8E820 		str	r2, [r3, #232]
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 162              		.loc 1 630 5 view .LVU46
 163 00a6 D3F8E830 		ldr	r3, [r3, #232]
 164 00aa 03F00803 		and	r3, r3, #8
 165 00ae 0293     		str	r3, [sp, #8]
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 166              		.loc 1 630 5 view .LVU47
 167 00b0 029B     		ldr	r3, [sp, #8]
 168              	.LBE5:
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 169              		.loc 1 630 5 view .LVU48
 170 00b2 E1E7     		b	.L1
 171              	.L16:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 172              		.loc 1 641 5 view .LVU49
 173              	.LBB6:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 174              		.loc 1 641 5 view .LVU50
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 175              		.loc 1 641 5 view .LVU51
 176 00b4 334B     		ldr	r3, .L22+40
 177 00b6 D3F8F020 		ldr	r2, [r3, #240]
 178 00ba 42F00202 		orr	r2, r2, #2
 179 00be C3F8F020 		str	r2, [r3, #240]
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
ARM GAS  /tmp/ccBYPsbE.s 			page 17


 180              		.loc 1 641 5 view .LVU52
 181 00c2 D3F8F030 		ldr	r3, [r3, #240]
 182 00c6 03F00203 		and	r3, r3, #2
 183 00ca 0393     		str	r3, [sp, #12]
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 184              		.loc 1 641 5 view .LVU53
 185 00cc 039B     		ldr	r3, [sp, #12]
 186              	.LBE6:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 187              		.loc 1 641 5 view .LVU54
 188 00ce D3E7     		b	.L1
 189              	.L17:
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 190              		.loc 1 652 5 view .LVU55
 191              	.LBB7:
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 192              		.loc 1 652 5 view .LVU56
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 193              		.loc 1 652 5 view .LVU57
 194 00d0 2C4B     		ldr	r3, .L22+40
 195 00d2 D3F8E820 		ldr	r2, [r3, #232]
 196 00d6 42F04002 		orr	r2, r2, #64
 197 00da C3F8E820 		str	r2, [r3, #232]
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 198              		.loc 1 652 5 view .LVU58
 199 00de D3F8E830 		ldr	r3, [r3, #232]
 200 00e2 03F04003 		and	r3, r3, #64
 201 00e6 0493     		str	r3, [sp, #16]
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 202              		.loc 1 652 5 view .LVU59
 203 00e8 049B     		ldr	r3, [sp, #16]
 204              	.LBE7:
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 205              		.loc 1 652 5 view .LVU60
 206 00ea C5E7     		b	.L1
 207              	.L18:
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 208              		.loc 1 663 5 view .LVU61
 209              	.LBB8:
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 210              		.loc 1 663 5 view .LVU62
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 211              		.loc 1 663 5 view .LVU63
 212 00ec 254B     		ldr	r3, .L22+40
 213 00ee D3F8E820 		ldr	r2, [r3, #232]
 214 00f2 42F08002 		orr	r2, r2, #128
 215 00f6 C3F8E820 		str	r2, [r3, #232]
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 216              		.loc 1 663 5 view .LVU64
 217 00fa D3F8E830 		ldr	r3, [r3, #232]
 218 00fe 03F08003 		and	r3, r3, #128
 219 0102 0593     		str	r3, [sp, #20]
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 220              		.loc 1 663 5 view .LVU65
 221 0104 059B     		ldr	r3, [sp, #20]
 222              	.LBE8:
 663:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
ARM GAS  /tmp/ccBYPsbE.s 			page 18


 223              		.loc 1 663 5 view .LVU66
 224 0106 B7E7     		b	.L1
 225              	.L19:
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 226              		.loc 1 674 5 view .LVU67
 227              	.LBB9:
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 228              		.loc 1 674 5 view .LVU68
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 229              		.loc 1 674 5 view .LVU69
 230 0108 1E4B     		ldr	r3, .L22+40
 231 010a D3F8E820 		ldr	r2, [r3, #232]
 232 010e 42F48072 		orr	r2, r2, #256
 233 0112 C3F8E820 		str	r2, [r3, #232]
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 234              		.loc 1 674 5 view .LVU70
 235 0116 D3F8E830 		ldr	r3, [r3, #232]
 236 011a 03F48073 		and	r3, r3, #256
 237 011e 0693     		str	r3, [sp, #24]
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 238              		.loc 1 674 5 view .LVU71
 239 0120 069B     		ldr	r3, [sp, #24]
 240              	.LBE9:
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 241              		.loc 1 674 5 view .LVU72
 242 0122 A9E7     		b	.L1
 243              	.L20:
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 244              		.loc 1 685 5 view .LVU73
 245              	.LBB10:
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 246              		.loc 1 685 5 view .LVU74
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 247              		.loc 1 685 5 view .LVU75
 248 0124 174B     		ldr	r3, .L22+40
 249 0126 D3F8F020 		ldr	r2, [r3, #240]
 250 012a 42F48032 		orr	r2, r2, #65536
 251 012e C3F8F020 		str	r2, [r3, #240]
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 252              		.loc 1 685 5 view .LVU76
 253 0132 D3F8F030 		ldr	r3, [r3, #240]
 254 0136 03F48033 		and	r3, r3, #65536
 255 013a 0793     		str	r3, [sp, #28]
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 256              		.loc 1 685 5 view .LVU77
 257 013c 079B     		ldr	r3, [sp, #28]
 258              	.LBE10:
 685:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 259              		.loc 1 685 5 view .LVU78
 260 013e 9BE7     		b	.L1
 261              	.L21:
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 262              		.loc 1 696 5 view .LVU79
 263              	.LBB11:
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 264              		.loc 1 696 5 view .LVU80
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
ARM GAS  /tmp/ccBYPsbE.s 			page 19


 265              		.loc 1 696 5 view .LVU81
 266 0140 104B     		ldr	r3, .L22+40
 267 0142 D3F8F020 		ldr	r2, [r3, #240]
 268 0146 42F40032 		orr	r2, r2, #131072
 269 014a C3F8F020 		str	r2, [r3, #240]
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 270              		.loc 1 696 5 view .LVU82
 271 014e D3F8F030 		ldr	r3, [r3, #240]
 272 0152 03F40033 		and	r3, r3, #131072
 273 0156 0893     		str	r3, [sp, #32]
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 274              		.loc 1 696 5 view .LVU83
 275 0158 089B     		ldr	r3, [sp, #32]
 276              	.LBE11:
 696:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 277              		.loc 1 696 5 view .LVU84
 278 015a 8DE7     		b	.L1
 279              	.L23:
 280              		.align	2
 281              	.L22:
 282 015c 00040040 		.word	1073742848
 283 0160 00080040 		.word	1073743872
 284 0164 000C0040 		.word	1073744896
 285 0168 00040140 		.word	1073808384
 286 016c 00180040 		.word	1073747968
 287 0170 001C0040 		.word	1073748992
 288 0174 00200040 		.word	1073750016
 289 0178 00400140 		.word	1073823744
 290 017c 00440140 		.word	1073824768
 291 0180 00480140 		.word	1073825792
 292 0184 00440258 		.word	1476543488
 293              		.cfi_endproc
 294              	.LFE154:
 296              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 297              		.align	1
 298              		.global	HAL_TIM_MspPostInit
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 302              		.fpu fpv5-d16
 304              	HAL_TIM_MspPostInit:
 305              	.LVL1:
 306              	.LFB155:
 713:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 714:Core/Src/tim.c **** {
 307              		.loc 1 714 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 64
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              		.loc 1 714 1 is_stmt 0 view .LVU86
 312 0000 00B5     		push	{lr}
 313              	.LCFI3:
 314              		.cfi_def_cfa_offset 4
 315              		.cfi_offset 14, -4
 316 0002 91B0     		sub	sp, sp, #68
 317              	.LCFI4:
 318              		.cfi_def_cfa_offset 72
ARM GAS  /tmp/ccBYPsbE.s 			page 20


 715:Core/Src/tim.c **** 
 716:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 319              		.loc 1 716 3 is_stmt 1 view .LVU87
 320              		.loc 1 716 20 is_stmt 0 view .LVU88
 321 0004 0023     		movs	r3, #0
 322 0006 0B93     		str	r3, [sp, #44]
 323 0008 0C93     		str	r3, [sp, #48]
 324 000a 0D93     		str	r3, [sp, #52]
 325 000c 0E93     		str	r3, [sp, #56]
 326 000e 0F93     		str	r3, [sp, #60]
 717:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 327              		.loc 1 717 3 is_stmt 1 view .LVU89
 328              		.loc 1 717 15 is_stmt 0 view .LVU90
 329 0010 0368     		ldr	r3, [r0]
 330              		.loc 1 717 5 view .LVU91
 331 0012 8A4A     		ldr	r2, .L45
 332 0014 9342     		cmp	r3, r2
 333 0016 38D0     		beq	.L36
 718:Core/Src/tim.c ****   {
 719:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 720:Core/Src/tim.c **** 
 721:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 722:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 723:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 724:Core/Src/tim.c ****     PB4 (NJTRST)     ------> TIM3_CH1
 725:Core/Src/tim.c ****     */
 726:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 727:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 728:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 729:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 730:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 731:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 732:Core/Src/tim.c **** 
 733:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 734:Core/Src/tim.c **** 
 735:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 736:Core/Src/tim.c ****   }
 737:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 334              		.loc 1 737 8 is_stmt 1 view .LVU92
 335              		.loc 1 737 10 is_stmt 0 view .LVU93
 336 0018 894A     		ldr	r2, .L45+4
 337 001a 9342     		cmp	r3, r2
 338 001c 4ED0     		beq	.L37
 738:Core/Src/tim.c ****   {
 739:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 740:Core/Src/tim.c **** 
 741:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 742:Core/Src/tim.c **** 
 743:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 744:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 745:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 746:Core/Src/tim.c ****     */
 747:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 748:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 749:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 750:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 751:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
ARM GAS  /tmp/ccBYPsbE.s 			page 21


 752:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 753:Core/Src/tim.c **** 
 754:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 755:Core/Src/tim.c **** 
 756:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 757:Core/Src/tim.c ****   }
 758:Core/Src/tim.c ****   else if(timHandle->Instance==TIM5)
 339              		.loc 1 758 8 is_stmt 1 view .LVU94
 340              		.loc 1 758 10 is_stmt 0 view .LVU95
 341 001e 894A     		ldr	r2, .L45+8
 342 0020 9342     		cmp	r3, r2
 343 0022 63D0     		beq	.L38
 759:Core/Src/tim.c ****   {
 760:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 761:Core/Src/tim.c **** 
 762:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 763:Core/Src/tim.c **** 
 764:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 765:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 766:Core/Src/tim.c ****     PA0     ------> TIM5_CH1
 767:Core/Src/tim.c ****     */
 768:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 769:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 770:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 771:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 772:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 773:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 774:Core/Src/tim.c **** 
 775:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 776:Core/Src/tim.c **** 
 777:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 778:Core/Src/tim.c ****   }
 779:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 344              		.loc 1 779 8 is_stmt 1 view .LVU96
 345              		.loc 1 779 10 is_stmt 0 view .LVU97
 346 0024 884A     		ldr	r2, .L45+12
 347 0026 9342     		cmp	r3, r2
 348 0028 77D0     		beq	.L39
 780:Core/Src/tim.c ****   {
 781:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 782:Core/Src/tim.c **** 
 783:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 784:Core/Src/tim.c **** 
 785:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 786:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 787:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 788:Core/Src/tim.c ****     */
 789:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 790:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 791:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 792:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 793:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 794:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 795:Core/Src/tim.c **** 
 796:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 797:Core/Src/tim.c **** 
 798:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
ARM GAS  /tmp/ccBYPsbE.s 			page 22


 799:Core/Src/tim.c ****   }
 800:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 349              		.loc 1 800 8 is_stmt 1 view .LVU98
 350              		.loc 1 800 10 is_stmt 0 view .LVU99
 351 002a 884A     		ldr	r2, .L45+16
 352 002c 9342     		cmp	r3, r2
 353 002e 00F08C80 		beq	.L40
 801:Core/Src/tim.c ****   {
 802:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 803:Core/Src/tim.c **** 
 804:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 805:Core/Src/tim.c **** 
 806:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 807:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 808:Core/Src/tim.c ****     PB14     ------> TIM12_CH1
 809:Core/Src/tim.c ****     */
 810:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 811:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 812:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 813:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 814:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 815:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 816:Core/Src/tim.c **** 
 817:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 818:Core/Src/tim.c **** 
 819:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 820:Core/Src/tim.c ****   }
 821:Core/Src/tim.c ****   else if(timHandle->Instance==TIM13)
 354              		.loc 1 821 8 is_stmt 1 view .LVU100
 355              		.loc 1 821 10 is_stmt 0 view .LVU101
 356 0032 874A     		ldr	r2, .L45+20
 357 0034 9342     		cmp	r3, r2
 358 0036 00F0A080 		beq	.L41
 822:Core/Src/tim.c ****   {
 823:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspPostInit 0 */
 824:Core/Src/tim.c **** 
 825:Core/Src/tim.c ****   /* USER CODE END TIM13_MspPostInit 0 */
 826:Core/Src/tim.c **** 
 827:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 828:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 829:Core/Src/tim.c ****     PA6     ------> TIM13_CH1
 830:Core/Src/tim.c ****     */
 831:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 832:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 833:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 834:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 835:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 836:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 837:Core/Src/tim.c **** 
 838:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspPostInit 1 */
 839:Core/Src/tim.c **** 
 840:Core/Src/tim.c ****   /* USER CODE END TIM13_MspPostInit 1 */
 841:Core/Src/tim.c ****   }
 842:Core/Src/tim.c ****   else if(timHandle->Instance==TIM14)
 359              		.loc 1 842 8 is_stmt 1 view .LVU102
 360              		.loc 1 842 10 is_stmt 0 view .LVU103
 361 003a 864A     		ldr	r2, .L45+24
ARM GAS  /tmp/ccBYPsbE.s 			page 23


 362 003c 9342     		cmp	r3, r2
 363 003e 00F0B480 		beq	.L42
 843:Core/Src/tim.c ****   {
 844:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspPostInit 0 */
 845:Core/Src/tim.c **** 
 846:Core/Src/tim.c ****   /* USER CODE END TIM14_MspPostInit 0 */
 847:Core/Src/tim.c **** 
 848:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 849:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 850:Core/Src/tim.c ****     PA7     ------> TIM14_CH1
 851:Core/Src/tim.c ****     */
 852:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 853:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 854:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 855:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 856:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 857:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 858:Core/Src/tim.c **** 
 859:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspPostInit 1 */
 860:Core/Src/tim.c **** 
 861:Core/Src/tim.c ****   /* USER CODE END TIM14_MspPostInit 1 */
 862:Core/Src/tim.c ****   }
 863:Core/Src/tim.c ****   else if(timHandle->Instance==TIM15)
 364              		.loc 1 863 8 is_stmt 1 view .LVU104
 365              		.loc 1 863 10 is_stmt 0 view .LVU105
 366 0042 854A     		ldr	r2, .L45+28
 367 0044 9342     		cmp	r3, r2
 368 0046 00F0C880 		beq	.L43
 864:Core/Src/tim.c ****   {
 865:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 866:Core/Src/tim.c **** 
 867:Core/Src/tim.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 868:Core/Src/tim.c **** 
 869:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 870:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 871:Core/Src/tim.c ****     PE5     ------> TIM15_CH1
 872:Core/Src/tim.c ****     */
 873:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 874:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 875:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 876:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 877:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 878:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 879:Core/Src/tim.c **** 
 880:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 881:Core/Src/tim.c **** 
 882:Core/Src/tim.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 883:Core/Src/tim.c ****   }
 884:Core/Src/tim.c ****   else if(timHandle->Instance==TIM16)
 369              		.loc 1 884 8 is_stmt 1 view .LVU106
 370              		.loc 1 884 10 is_stmt 0 view .LVU107
 371 004a 844A     		ldr	r2, .L45+32
 372 004c 9342     		cmp	r3, r2
 373 004e 00F0DC80 		beq	.L44
 885:Core/Src/tim.c ****   {
 886:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 887:Core/Src/tim.c **** 
ARM GAS  /tmp/ccBYPsbE.s 			page 24


 888:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 889:Core/Src/tim.c **** 
 890:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 891:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 892:Core/Src/tim.c ****     PB8     ------> TIM16_CH1
 893:Core/Src/tim.c ****     */
 894:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 895:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 896:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 897:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 898:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 899:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 900:Core/Src/tim.c **** 
 901:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 902:Core/Src/tim.c **** 
 903:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 904:Core/Src/tim.c ****   }
 905:Core/Src/tim.c ****   else if(timHandle->Instance==TIM17)
 374              		.loc 1 905 8 is_stmt 1 view .LVU108
 375              		.loc 1 905 10 is_stmt 0 view .LVU109
 376 0052 834A     		ldr	r2, .L45+36
 377 0054 9342     		cmp	r3, r2
 378 0056 2ED1     		bne	.L24
 906:Core/Src/tim.c ****   {
 907:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspPostInit 0 */
 908:Core/Src/tim.c **** 
 909:Core/Src/tim.c ****   /* USER CODE END TIM17_MspPostInit 0 */
 910:Core/Src/tim.c **** 
 911:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 379              		.loc 1 911 5 is_stmt 1 view .LVU110
 380              	.LBB12:
 381              		.loc 1 911 5 view .LVU111
 382              		.loc 1 911 5 view .LVU112
 383 0058 824B     		ldr	r3, .L45+40
 384 005a D3F8E020 		ldr	r2, [r3, #224]
 385 005e 42F00202 		orr	r2, r2, #2
 386 0062 C3F8E020 		str	r2, [r3, #224]
 387              		.loc 1 911 5 view .LVU113
 388 0066 D3F8E030 		ldr	r3, [r3, #224]
 389 006a 03F00203 		and	r3, r3, #2
 390 006e 0A93     		str	r3, [sp, #40]
 391              		.loc 1 911 5 view .LVU114
 392 0070 0A9B     		ldr	r3, [sp, #40]
 393              	.LBE12:
 394              		.loc 1 911 5 view .LVU115
 912:Core/Src/tim.c ****     /**TIM17 GPIO Configuration
 913:Core/Src/tim.c ****     PB9     ------> TIM17_CH1
 914:Core/Src/tim.c ****     */
 915:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 395              		.loc 1 915 5 view .LVU116
 396              		.loc 1 915 25 is_stmt 0 view .LVU117
 397 0072 4FF40073 		mov	r3, #512
 398 0076 0B93     		str	r3, [sp, #44]
 916:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399              		.loc 1 916 5 is_stmt 1 view .LVU118
 400              		.loc 1 916 26 is_stmt 0 view .LVU119
 401 0078 0223     		movs	r3, #2
ARM GAS  /tmp/ccBYPsbE.s 			page 25


 402 007a 0C93     		str	r3, [sp, #48]
 917:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 403              		.loc 1 917 5 is_stmt 1 view .LVU120
 918:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404              		.loc 1 918 5 view .LVU121
 919:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 405              		.loc 1 919 5 view .LVU122
 406              		.loc 1 919 31 is_stmt 0 view .LVU123
 407 007c 0123     		movs	r3, #1
 408 007e 0F93     		str	r3, [sp, #60]
 920:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 409              		.loc 1 920 5 is_stmt 1 view .LVU124
 410 0080 0BA9     		add	r1, sp, #44
 411 0082 7948     		ldr	r0, .L45+44
 412              	.LVL2:
 413              		.loc 1 920 5 is_stmt 0 view .LVU125
 414 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 415              	.LVL3:
 921:Core/Src/tim.c **** 
 922:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspPostInit 1 */
 923:Core/Src/tim.c **** 
 924:Core/Src/tim.c ****   /* USER CODE END TIM17_MspPostInit 1 */
 925:Core/Src/tim.c ****   }
 926:Core/Src/tim.c **** 
 927:Core/Src/tim.c **** }
 416              		.loc 1 927 1 view .LVU126
 417 0088 15E0     		b	.L24
 418              	.LVL4:
 419              	.L36:
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 420              		.loc 1 722 5 is_stmt 1 view .LVU127
 421              	.LBB13:
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 422              		.loc 1 722 5 view .LVU128
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 423              		.loc 1 722 5 view .LVU129
 424 008a 764B     		ldr	r3, .L45+40
 425 008c D3F8E020 		ldr	r2, [r3, #224]
 426 0090 42F00202 		orr	r2, r2, #2
 427 0094 C3F8E020 		str	r2, [r3, #224]
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 428              		.loc 1 722 5 view .LVU130
 429 0098 D3F8E030 		ldr	r3, [r3, #224]
 430 009c 03F00203 		and	r3, r3, #2
 431 00a0 0193     		str	r3, [sp, #4]
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 432              		.loc 1 722 5 view .LVU131
 433 00a2 019B     		ldr	r3, [sp, #4]
 434              	.LBE13:
 722:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 435              		.loc 1 722 5 view .LVU132
 726:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 436              		.loc 1 726 5 view .LVU133
 726:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 726 25 is_stmt 0 view .LVU134
 438 00a4 1023     		movs	r3, #16
 439 00a6 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccBYPsbE.s 			page 26


 727:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 440              		.loc 1 727 5 is_stmt 1 view .LVU135
 727:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 727 26 is_stmt 0 view .LVU136
 442 00a8 0223     		movs	r3, #2
 443 00aa 0C93     		str	r3, [sp, #48]
 728:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 444              		.loc 1 728 5 is_stmt 1 view .LVU137
 729:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 445              		.loc 1 729 5 view .LVU138
 730:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 446              		.loc 1 730 5 view .LVU139
 730:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 447              		.loc 1 730 31 is_stmt 0 view .LVU140
 448 00ac 0F93     		str	r3, [sp, #60]
 731:Core/Src/tim.c **** 
 449              		.loc 1 731 5 is_stmt 1 view .LVU141
 450 00ae 0BA9     		add	r1, sp, #44
 451 00b0 6D48     		ldr	r0, .L45+44
 452              	.LVL5:
 731:Core/Src/tim.c **** 
 453              		.loc 1 731 5 is_stmt 0 view .LVU142
 454 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 455              	.LVL6:
 456              	.L24:
 457              		.loc 1 927 1 view .LVU143
 458 00b6 11B0     		add	sp, sp, #68
 459              	.LCFI5:
 460              		.cfi_remember_state
 461              		.cfi_def_cfa_offset 4
 462              		@ sp needed
 463 00b8 5DF804FB 		ldr	pc, [sp], #4
 464              	.LVL7:
 465              	.L37:
 466              	.LCFI6:
 467              		.cfi_restore_state
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 468              		.loc 1 743 5 is_stmt 1 view .LVU144
 469              	.LBB14:
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 470              		.loc 1 743 5 view .LVU145
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 471              		.loc 1 743 5 view .LVU146
 472 00bc 694B     		ldr	r3, .L45+40
 473 00be D3F8E020 		ldr	r2, [r3, #224]
 474 00c2 42F00802 		orr	r2, r2, #8
 475 00c6 C3F8E020 		str	r2, [r3, #224]
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 476              		.loc 1 743 5 view .LVU147
 477 00ca D3F8E030 		ldr	r3, [r3, #224]
 478 00ce 03F00803 		and	r3, r3, #8
 479 00d2 0293     		str	r3, [sp, #8]
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 480              		.loc 1 743 5 view .LVU148
 481 00d4 029B     		ldr	r3, [sp, #8]
 482              	.LBE14:
 743:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
ARM GAS  /tmp/ccBYPsbE.s 			page 27


 483              		.loc 1 743 5 view .LVU149
 747:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 484              		.loc 1 747 5 view .LVU150
 747:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 485              		.loc 1 747 25 is_stmt 0 view .LVU151
 486 00d6 4FF48053 		mov	r3, #4096
 487 00da 0B93     		str	r3, [sp, #44]
 748:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488              		.loc 1 748 5 is_stmt 1 view .LVU152
 748:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 748 26 is_stmt 0 view .LVU153
 490 00dc 0223     		movs	r3, #2
 491 00de 0C93     		str	r3, [sp, #48]
 749:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 492              		.loc 1 749 5 is_stmt 1 view .LVU154
 750:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 493              		.loc 1 750 5 view .LVU155
 751:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 494              		.loc 1 751 5 view .LVU156
 751:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 495              		.loc 1 751 31 is_stmt 0 view .LVU157
 496 00e0 0F93     		str	r3, [sp, #60]
 752:Core/Src/tim.c **** 
 497              		.loc 1 752 5 is_stmt 1 view .LVU158
 498 00e2 0BA9     		add	r1, sp, #44
 499 00e4 6148     		ldr	r0, .L45+48
 500              	.LVL8:
 752:Core/Src/tim.c **** 
 501              		.loc 1 752 5 is_stmt 0 view .LVU159
 502 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL9:
 504 00ea E4E7     		b	.L24
 505              	.LVL10:
 506              	.L38:
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 507              		.loc 1 764 5 is_stmt 1 view .LVU160
 508              	.LBB15:
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 509              		.loc 1 764 5 view .LVU161
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 510              		.loc 1 764 5 view .LVU162
 511 00ec 5D4B     		ldr	r3, .L45+40
 512 00ee D3F8E020 		ldr	r2, [r3, #224]
 513 00f2 42F00102 		orr	r2, r2, #1
 514 00f6 C3F8E020 		str	r2, [r3, #224]
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 515              		.loc 1 764 5 view .LVU163
 516 00fa D3F8E030 		ldr	r3, [r3, #224]
 517 00fe 03F00103 		and	r3, r3, #1
 518 0102 0393     		str	r3, [sp, #12]
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 519              		.loc 1 764 5 view .LVU164
 520 0104 039B     		ldr	r3, [sp, #12]
 521              	.LBE15:
 764:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 522              		.loc 1 764 5 view .LVU165
 768:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccBYPsbE.s 			page 28


 523              		.loc 1 768 5 view .LVU166
 768:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524              		.loc 1 768 25 is_stmt 0 view .LVU167
 525 0106 0123     		movs	r3, #1
 526 0108 0B93     		str	r3, [sp, #44]
 769:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 527              		.loc 1 769 5 is_stmt 1 view .LVU168
 769:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 769 26 is_stmt 0 view .LVU169
 529 010a 0223     		movs	r3, #2
 530 010c 0C93     		str	r3, [sp, #48]
 770:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 531              		.loc 1 770 5 is_stmt 1 view .LVU170
 771:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 532              		.loc 1 771 5 view .LVU171
 772:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 533              		.loc 1 772 5 view .LVU172
 772:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 534              		.loc 1 772 31 is_stmt 0 view .LVU173
 535 010e 0F93     		str	r3, [sp, #60]
 773:Core/Src/tim.c **** 
 536              		.loc 1 773 5 is_stmt 1 view .LVU174
 537 0110 0BA9     		add	r1, sp, #44
 538 0112 5748     		ldr	r0, .L45+52
 539              	.LVL11:
 773:Core/Src/tim.c **** 
 540              		.loc 1 773 5 is_stmt 0 view .LVU175
 541 0114 FFF7FEFF 		bl	HAL_GPIO_Init
 542              	.LVL12:
 543 0118 CDE7     		b	.L24
 544              	.LVL13:
 545              	.L39:
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 546              		.loc 1 785 5 is_stmt 1 view .LVU176
 547              	.LBB16:
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 548              		.loc 1 785 5 view .LVU177
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 549              		.loc 1 785 5 view .LVU178
 550 011a 524B     		ldr	r3, .L45+40
 551 011c D3F8E020 		ldr	r2, [r3, #224]
 552 0120 42F00402 		orr	r2, r2, #4
 553 0124 C3F8E020 		str	r2, [r3, #224]
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 554              		.loc 1 785 5 view .LVU179
 555 0128 D3F8E030 		ldr	r3, [r3, #224]
 556 012c 03F00403 		and	r3, r3, #4
 557 0130 0493     		str	r3, [sp, #16]
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 558              		.loc 1 785 5 view .LVU180
 559 0132 049B     		ldr	r3, [sp, #16]
 560              	.LBE16:
 785:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 561              		.loc 1 785 5 view .LVU181
 789:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 562              		.loc 1 789 5 view .LVU182
 789:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccBYPsbE.s 			page 29


 563              		.loc 1 789 25 is_stmt 0 view .LVU183
 564 0134 4023     		movs	r3, #64
 565 0136 0B93     		str	r3, [sp, #44]
 790:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 566              		.loc 1 790 5 is_stmt 1 view .LVU184
 790:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 567              		.loc 1 790 26 is_stmt 0 view .LVU185
 568 0138 0223     		movs	r3, #2
 569 013a 0C93     		str	r3, [sp, #48]
 791:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 570              		.loc 1 791 5 is_stmt 1 view .LVU186
 792:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 571              		.loc 1 792 5 view .LVU187
 793:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 572              		.loc 1 793 5 view .LVU188
 793:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 573              		.loc 1 793 31 is_stmt 0 view .LVU189
 574 013c 0323     		movs	r3, #3
 575 013e 0F93     		str	r3, [sp, #60]
 794:Core/Src/tim.c **** 
 576              		.loc 1 794 5 is_stmt 1 view .LVU190
 577 0140 0BA9     		add	r1, sp, #44
 578 0142 4C48     		ldr	r0, .L45+56
 579              	.LVL14:
 794:Core/Src/tim.c **** 
 580              		.loc 1 794 5 is_stmt 0 view .LVU191
 581 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 582              	.LVL15:
 583 0148 B5E7     		b	.L24
 584              	.LVL16:
 585              	.L40:
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 586              		.loc 1 806 5 is_stmt 1 view .LVU192
 587              	.LBB17:
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 588              		.loc 1 806 5 view .LVU193
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 589              		.loc 1 806 5 view .LVU194
 590 014a 464B     		ldr	r3, .L45+40
 591 014c D3F8E020 		ldr	r2, [r3, #224]
 592 0150 42F00202 		orr	r2, r2, #2
 593 0154 C3F8E020 		str	r2, [r3, #224]
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 594              		.loc 1 806 5 view .LVU195
 595 0158 D3F8E030 		ldr	r3, [r3, #224]
 596 015c 03F00203 		and	r3, r3, #2
 597 0160 0593     		str	r3, [sp, #20]
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 598              		.loc 1 806 5 view .LVU196
 599 0162 059B     		ldr	r3, [sp, #20]
 600              	.LBE17:
 806:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 601              		.loc 1 806 5 view .LVU197
 810:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 602              		.loc 1 810 5 view .LVU198
 810:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 810 25 is_stmt 0 view .LVU199
ARM GAS  /tmp/ccBYPsbE.s 			page 30


 604 0164 4FF48043 		mov	r3, #16384
 605 0168 0B93     		str	r3, [sp, #44]
 811:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 606              		.loc 1 811 5 is_stmt 1 view .LVU200
 811:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 811 26 is_stmt 0 view .LVU201
 608 016a 0223     		movs	r3, #2
 609 016c 0C93     		str	r3, [sp, #48]
 812:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610              		.loc 1 812 5 is_stmt 1 view .LVU202
 813:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 611              		.loc 1 813 5 view .LVU203
 814:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 612              		.loc 1 814 5 view .LVU204
 814:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 613              		.loc 1 814 31 is_stmt 0 view .LVU205
 614 016e 0F93     		str	r3, [sp, #60]
 815:Core/Src/tim.c **** 
 615              		.loc 1 815 5 is_stmt 1 view .LVU206
 616 0170 0BA9     		add	r1, sp, #44
 617 0172 3D48     		ldr	r0, .L45+44
 618              	.LVL17:
 815:Core/Src/tim.c **** 
 619              		.loc 1 815 5 is_stmt 0 view .LVU207
 620 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 621              	.LVL18:
 622 0178 9DE7     		b	.L24
 623              	.LVL19:
 624              	.L41:
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 625              		.loc 1 827 5 is_stmt 1 view .LVU208
 626              	.LBB18:
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 627              		.loc 1 827 5 view .LVU209
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 628              		.loc 1 827 5 view .LVU210
 629 017a 3A4B     		ldr	r3, .L45+40
 630 017c D3F8E020 		ldr	r2, [r3, #224]
 631 0180 42F00102 		orr	r2, r2, #1
 632 0184 C3F8E020 		str	r2, [r3, #224]
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 633              		.loc 1 827 5 view .LVU211
 634 0188 D3F8E030 		ldr	r3, [r3, #224]
 635 018c 03F00103 		and	r3, r3, #1
 636 0190 0693     		str	r3, [sp, #24]
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 637              		.loc 1 827 5 view .LVU212
 638 0192 069B     		ldr	r3, [sp, #24]
 639              	.LBE18:
 827:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 640              		.loc 1 827 5 view .LVU213
 831:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 641              		.loc 1 831 5 view .LVU214
 831:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 642              		.loc 1 831 25 is_stmt 0 view .LVU215
 643 0194 4023     		movs	r3, #64
 644 0196 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccBYPsbE.s 			page 31


 832:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 645              		.loc 1 832 5 is_stmt 1 view .LVU216
 832:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 646              		.loc 1 832 26 is_stmt 0 view .LVU217
 647 0198 0223     		movs	r3, #2
 648 019a 0C93     		str	r3, [sp, #48]
 833:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 649              		.loc 1 833 5 is_stmt 1 view .LVU218
 834:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 650              		.loc 1 834 5 view .LVU219
 835:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 651              		.loc 1 835 5 view .LVU220
 835:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 652              		.loc 1 835 31 is_stmt 0 view .LVU221
 653 019c 0923     		movs	r3, #9
 654 019e 0F93     		str	r3, [sp, #60]
 836:Core/Src/tim.c **** 
 655              		.loc 1 836 5 is_stmt 1 view .LVU222
 656 01a0 0BA9     		add	r1, sp, #44
 657 01a2 3348     		ldr	r0, .L45+52
 658              	.LVL20:
 836:Core/Src/tim.c **** 
 659              		.loc 1 836 5 is_stmt 0 view .LVU223
 660 01a4 FFF7FEFF 		bl	HAL_GPIO_Init
 661              	.LVL21:
 662 01a8 85E7     		b	.L24
 663              	.LVL22:
 664              	.L42:
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 665              		.loc 1 848 5 is_stmt 1 view .LVU224
 666              	.LBB19:
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 667              		.loc 1 848 5 view .LVU225
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 668              		.loc 1 848 5 view .LVU226
 669 01aa 2E4B     		ldr	r3, .L45+40
 670 01ac D3F8E020 		ldr	r2, [r3, #224]
 671 01b0 42F00102 		orr	r2, r2, #1
 672 01b4 C3F8E020 		str	r2, [r3, #224]
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 673              		.loc 1 848 5 view .LVU227
 674 01b8 D3F8E030 		ldr	r3, [r3, #224]
 675 01bc 03F00103 		and	r3, r3, #1
 676 01c0 0793     		str	r3, [sp, #28]
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 677              		.loc 1 848 5 view .LVU228
 678 01c2 079B     		ldr	r3, [sp, #28]
 679              	.LBE19:
 848:Core/Src/tim.c ****     /**TIM14 GPIO Configuration
 680              		.loc 1 848 5 view .LVU229
 852:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 681              		.loc 1 852 5 view .LVU230
 852:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 682              		.loc 1 852 25 is_stmt 0 view .LVU231
 683 01c4 8023     		movs	r3, #128
 684 01c6 0B93     		str	r3, [sp, #44]
 853:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccBYPsbE.s 			page 32


 685              		.loc 1 853 5 is_stmt 1 view .LVU232
 853:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 686              		.loc 1 853 26 is_stmt 0 view .LVU233
 687 01c8 0223     		movs	r3, #2
 688 01ca 0C93     		str	r3, [sp, #48]
 854:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 689              		.loc 1 854 5 is_stmt 1 view .LVU234
 855:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 690              		.loc 1 855 5 view .LVU235
 856:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 691              		.loc 1 856 5 view .LVU236
 856:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 692              		.loc 1 856 31 is_stmt 0 view .LVU237
 693 01cc 0923     		movs	r3, #9
 694 01ce 0F93     		str	r3, [sp, #60]
 857:Core/Src/tim.c **** 
 695              		.loc 1 857 5 is_stmt 1 view .LVU238
 696 01d0 0BA9     		add	r1, sp, #44
 697 01d2 2748     		ldr	r0, .L45+52
 698              	.LVL23:
 857:Core/Src/tim.c **** 
 699              		.loc 1 857 5 is_stmt 0 view .LVU239
 700 01d4 FFF7FEFF 		bl	HAL_GPIO_Init
 701              	.LVL24:
 702 01d8 6DE7     		b	.L24
 703              	.LVL25:
 704              	.L43:
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 705              		.loc 1 869 5 is_stmt 1 view .LVU240
 706              	.LBB20:
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 707              		.loc 1 869 5 view .LVU241
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 708              		.loc 1 869 5 view .LVU242
 709 01da 224B     		ldr	r3, .L45+40
 710 01dc D3F8E020 		ldr	r2, [r3, #224]
 711 01e0 42F01002 		orr	r2, r2, #16
 712 01e4 C3F8E020 		str	r2, [r3, #224]
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 713              		.loc 1 869 5 view .LVU243
 714 01e8 D3F8E030 		ldr	r3, [r3, #224]
 715 01ec 03F01003 		and	r3, r3, #16
 716 01f0 0893     		str	r3, [sp, #32]
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 717              		.loc 1 869 5 view .LVU244
 718 01f2 089B     		ldr	r3, [sp, #32]
 719              	.LBE20:
 869:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 720              		.loc 1 869 5 view .LVU245
 873:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 721              		.loc 1 873 5 view .LVU246
 873:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 722              		.loc 1 873 25 is_stmt 0 view .LVU247
 723 01f4 2023     		movs	r3, #32
 724 01f6 0B93     		str	r3, [sp, #44]
 874:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 725              		.loc 1 874 5 is_stmt 1 view .LVU248
ARM GAS  /tmp/ccBYPsbE.s 			page 33


 874:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 726              		.loc 1 874 26 is_stmt 0 view .LVU249
 727 01f8 0223     		movs	r3, #2
 728 01fa 0C93     		str	r3, [sp, #48]
 875:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 729              		.loc 1 875 5 is_stmt 1 view .LVU250
 876:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 730              		.loc 1 876 5 view .LVU251
 877:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 731              		.loc 1 877 5 view .LVU252
 877:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 732              		.loc 1 877 31 is_stmt 0 view .LVU253
 733 01fc 0423     		movs	r3, #4
 734 01fe 0F93     		str	r3, [sp, #60]
 878:Core/Src/tim.c **** 
 735              		.loc 1 878 5 is_stmt 1 view .LVU254
 736 0200 0BA9     		add	r1, sp, #44
 737 0202 1D48     		ldr	r0, .L45+60
 738              	.LVL26:
 878:Core/Src/tim.c **** 
 739              		.loc 1 878 5 is_stmt 0 view .LVU255
 740 0204 FFF7FEFF 		bl	HAL_GPIO_Init
 741              	.LVL27:
 742 0208 55E7     		b	.L24
 743              	.LVL28:
 744              	.L44:
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 745              		.loc 1 890 5 is_stmt 1 view .LVU256
 746              	.LBB21:
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 747              		.loc 1 890 5 view .LVU257
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 748              		.loc 1 890 5 view .LVU258
 749 020a 164B     		ldr	r3, .L45+40
 750 020c D3F8E020 		ldr	r2, [r3, #224]
 751 0210 42F00202 		orr	r2, r2, #2
 752 0214 C3F8E020 		str	r2, [r3, #224]
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 753              		.loc 1 890 5 view .LVU259
 754 0218 D3F8E030 		ldr	r3, [r3, #224]
 755 021c 03F00203 		and	r3, r3, #2
 756 0220 0993     		str	r3, [sp, #36]
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 757              		.loc 1 890 5 view .LVU260
 758 0222 099B     		ldr	r3, [sp, #36]
 759              	.LBE21:
 890:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 760              		.loc 1 890 5 view .LVU261
 894:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 761              		.loc 1 894 5 view .LVU262
 894:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 762              		.loc 1 894 25 is_stmt 0 view .LVU263
 763 0224 4FF48073 		mov	r3, #256
 764 0228 0B93     		str	r3, [sp, #44]
 895:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 765              		.loc 1 895 5 is_stmt 1 view .LVU264
 895:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccBYPsbE.s 			page 34


 766              		.loc 1 895 26 is_stmt 0 view .LVU265
 767 022a 0223     		movs	r3, #2
 768 022c 0C93     		str	r3, [sp, #48]
 896:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 769              		.loc 1 896 5 is_stmt 1 view .LVU266
 897:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 770              		.loc 1 897 5 view .LVU267
 898:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 771              		.loc 1 898 5 view .LVU268
 898:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 772              		.loc 1 898 31 is_stmt 0 view .LVU269
 773 022e 0123     		movs	r3, #1
 774 0230 0F93     		str	r3, [sp, #60]
 899:Core/Src/tim.c **** 
 775              		.loc 1 899 5 is_stmt 1 view .LVU270
 776 0232 0BA9     		add	r1, sp, #44
 777 0234 0C48     		ldr	r0, .L45+44
 778              	.LVL29:
 899:Core/Src/tim.c **** 
 779              		.loc 1 899 5 is_stmt 0 view .LVU271
 780 0236 FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL30:
 782 023a 3CE7     		b	.L24
 783              	.L46:
 784              		.align	2
 785              	.L45:
 786 023c 00040040 		.word	1073742848
 787 0240 00080040 		.word	1073743872
 788 0244 000C0040 		.word	1073744896
 789 0248 00040140 		.word	1073808384
 790 024c 00180040 		.word	1073747968
 791 0250 001C0040 		.word	1073748992
 792 0254 00200040 		.word	1073750016
 793 0258 00400140 		.word	1073823744
 794 025c 00440140 		.word	1073824768
 795 0260 00480140 		.word	1073825792
 796 0264 00440258 		.word	1476543488
 797 0268 00040258 		.word	1476527104
 798 026c 000C0258 		.word	1476529152
 799 0270 00000258 		.word	1476526080
 800 0274 00080258 		.word	1476528128
 801 0278 00100258 		.word	1476530176
 802              		.cfi_endproc
 803              	.LFE155:
 805              		.section	.text.MX_TIM3_Init,"ax",%progbits
 806              		.align	1
 807              		.global	MX_TIM3_Init
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 811              		.fpu fpv5-d16
 813              	MX_TIM3_Init:
 814              	.LFB144:
  40:Core/Src/tim.c **** 
 815              		.loc 1 40 1 is_stmt 1 view -0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 56
ARM GAS  /tmp/ccBYPsbE.s 			page 35


 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819 0000 00B5     		push	{lr}
 820              	.LCFI7:
 821              		.cfi_def_cfa_offset 4
 822              		.cfi_offset 14, -4
 823 0002 8FB0     		sub	sp, sp, #60
 824              	.LCFI8:
 825              		.cfi_def_cfa_offset 64
  46:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 826              		.loc 1 46 3 view .LVU273
  46:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 827              		.loc 1 46 26 is_stmt 0 view .LVU274
 828 0004 0023     		movs	r3, #0
 829 0006 0A93     		str	r3, [sp, #40]
 830 0008 0B93     		str	r3, [sp, #44]
 831 000a 0C93     		str	r3, [sp, #48]
 832 000c 0D93     		str	r3, [sp, #52]
  47:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 833              		.loc 1 47 3 is_stmt 1 view .LVU275
  47:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 834              		.loc 1 47 27 is_stmt 0 view .LVU276
 835 000e 0793     		str	r3, [sp, #28]
 836 0010 0893     		str	r3, [sp, #32]
 837 0012 0993     		str	r3, [sp, #36]
  48:Core/Src/tim.c **** 
 838              		.loc 1 48 3 is_stmt 1 view .LVU277
  48:Core/Src/tim.c **** 
 839              		.loc 1 48 22 is_stmt 0 view .LVU278
 840 0014 0093     		str	r3, [sp]
 841 0016 0193     		str	r3, [sp, #4]
 842 0018 0293     		str	r3, [sp, #8]
 843 001a 0393     		str	r3, [sp, #12]
 844 001c 0493     		str	r3, [sp, #16]
 845 001e 0593     		str	r3, [sp, #20]
 846 0020 0693     		str	r3, [sp, #24]
  53:Core/Src/tim.c ****   htim3.Init.Prescaler = 240-1;
 847              		.loc 1 53 3 is_stmt 1 view .LVU279
  53:Core/Src/tim.c ****   htim3.Init.Prescaler = 240-1;
 848              		.loc 1 53 18 is_stmt 0 view .LVU280
 849 0022 2248     		ldr	r0, .L59
 850 0024 224A     		ldr	r2, .L59+4
 851 0026 0260     		str	r2, [r0]
  54:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 852              		.loc 1 54 3 is_stmt 1 view .LVU281
  54:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 853              		.loc 1 54 24 is_stmt 0 view .LVU282
 854 0028 EF22     		movs	r2, #239
 855 002a 4260     		str	r2, [r0, #4]
  55:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
 856              		.loc 1 55 3 is_stmt 1 view .LVU283
  55:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
 857              		.loc 1 55 26 is_stmt 0 view .LVU284
 858 002c 8360     		str	r3, [r0, #8]
  56:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 859              		.loc 1 56 3 is_stmt 1 view .LVU285
  56:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 860              		.loc 1 56 21 is_stmt 0 view .LVU286
ARM GAS  /tmp/ccBYPsbE.s 			page 36


 861 002e 44F61F62 		movw	r2, #19999
 862 0032 C260     		str	r2, [r0, #12]
  57:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 863              		.loc 1 57 3 is_stmt 1 view .LVU287
  57:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 864              		.loc 1 57 28 is_stmt 0 view .LVU288
 865 0034 0361     		str	r3, [r0, #16]
  58:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 866              		.loc 1 58 3 is_stmt 1 view .LVU289
  58:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 867              		.loc 1 58 32 is_stmt 0 view .LVU290
 868 0036 8361     		str	r3, [r0, #24]
  59:Core/Src/tim.c ****   {
 869              		.loc 1 59 3 is_stmt 1 view .LVU291
  59:Core/Src/tim.c ****   {
 870              		.loc 1 59 7 is_stmt 0 view .LVU292
 871 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 872              	.LVL31:
  59:Core/Src/tim.c ****   {
 873              		.loc 1 59 6 view .LVU293
 874 003c 30BB     		cbnz	r0, .L54
 875              	.L48:
  63:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 876              		.loc 1 63 3 is_stmt 1 view .LVU294
  63:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 877              		.loc 1 63 34 is_stmt 0 view .LVU295
 878 003e 4FF48053 		mov	r3, #4096
 879 0042 0A93     		str	r3, [sp, #40]
  64:Core/Src/tim.c ****   {
 880              		.loc 1 64 3 is_stmt 1 view .LVU296
  64:Core/Src/tim.c ****   {
 881              		.loc 1 64 7 is_stmt 0 view .LVU297
 882 0044 0AA9     		add	r1, sp, #40
 883 0046 1948     		ldr	r0, .L59
 884 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 885              	.LVL32:
  64:Core/Src/tim.c ****   {
 886              		.loc 1 64 6 view .LVU298
 887 004c 08BB     		cbnz	r0, .L55
 888              	.L49:
  68:Core/Src/tim.c ****   {
 889              		.loc 1 68 3 is_stmt 1 view .LVU299
  68:Core/Src/tim.c ****   {
 890              		.loc 1 68 7 is_stmt 0 view .LVU300
 891 004e 1748     		ldr	r0, .L59
 892 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 893              	.LVL33:
  68:Core/Src/tim.c ****   {
 894              		.loc 1 68 6 view .LVU301
 895 0054 00BB     		cbnz	r0, .L56
 896              	.L50:
  72:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 897              		.loc 1 72 3 is_stmt 1 view .LVU302
  72:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 898              		.loc 1 72 37 is_stmt 0 view .LVU303
 899 0056 0023     		movs	r3, #0
 900 0058 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccBYPsbE.s 			page 37


  73:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 901              		.loc 1 73 3 is_stmt 1 view .LVU304
  73:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 902              		.loc 1 73 33 is_stmt 0 view .LVU305
 903 005a 0993     		str	r3, [sp, #36]
  74:Core/Src/tim.c ****   {
 904              		.loc 1 74 3 is_stmt 1 view .LVU306
  74:Core/Src/tim.c ****   {
 905              		.loc 1 74 7 is_stmt 0 view .LVU307
 906 005c 07A9     		add	r1, sp, #28
 907 005e 1348     		ldr	r0, .L59
 908 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 909              	.LVL34:
  74:Core/Src/tim.c ****   {
 910              		.loc 1 74 6 view .LVU308
 911 0064 D8B9     		cbnz	r0, .L57
 912              	.L51:
  78:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 913              		.loc 1 78 3 is_stmt 1 view .LVU309
  78:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 914              		.loc 1 78 20 is_stmt 0 view .LVU310
 915 0066 6023     		movs	r3, #96
 916 0068 0093     		str	r3, [sp]
  79:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 917              		.loc 1 79 3 is_stmt 1 view .LVU311
  79:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 918              		.loc 1 79 19 is_stmt 0 view .LVU312
 919 006a 42F20F73 		movw	r3, #9999
 920 006e 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 921              		.loc 1 80 3 is_stmt 1 view .LVU313
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 922              		.loc 1 80 24 is_stmt 0 view .LVU314
 923 0070 0022     		movs	r2, #0
 924 0072 0292     		str	r2, [sp, #8]
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 925              		.loc 1 81 3 is_stmt 1 view .LVU315
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 926              		.loc 1 81 24 is_stmt 0 view .LVU316
 927 0074 0492     		str	r2, [sp, #16]
  82:Core/Src/tim.c ****   {
 928              		.loc 1 82 3 is_stmt 1 view .LVU317
  82:Core/Src/tim.c ****   {
 929              		.loc 1 82 7 is_stmt 0 view .LVU318
 930 0076 6946     		mov	r1, sp
 931 0078 0C48     		ldr	r0, .L59
 932 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 933              	.LVL35:
  82:Core/Src/tim.c ****   {
 934              		.loc 1 82 6 view .LVU319
 935 007e 88B9     		cbnz	r0, .L58
 936              	.L52:
  89:Core/Src/tim.c **** 
 937              		.loc 1 89 3 is_stmt 1 view .LVU320
 938 0080 0A48     		ldr	r0, .L59
 939 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 940              	.LVL36:
ARM GAS  /tmp/ccBYPsbE.s 			page 38


  91:Core/Src/tim.c **** /* TIM4 init function */
 941              		.loc 1 91 1 is_stmt 0 view .LVU321
 942 0086 0FB0     		add	sp, sp, #60
 943              	.LCFI9:
 944              		.cfi_remember_state
 945              		.cfi_def_cfa_offset 4
 946              		@ sp needed
 947 0088 5DF804FB 		ldr	pc, [sp], #4
 948              	.L54:
 949              	.LCFI10:
 950              		.cfi_restore_state
  61:Core/Src/tim.c ****   }
 951              		.loc 1 61 5 is_stmt 1 view .LVU322
 952 008c FFF7FEFF 		bl	Error_Handler
 953              	.LVL37:
 954 0090 D5E7     		b	.L48
 955              	.L55:
  66:Core/Src/tim.c ****   }
 956              		.loc 1 66 5 view .LVU323
 957 0092 FFF7FEFF 		bl	Error_Handler
 958              	.LVL38:
 959 0096 DAE7     		b	.L49
 960              	.L56:
  70:Core/Src/tim.c ****   }
 961              		.loc 1 70 5 view .LVU324
 962 0098 FFF7FEFF 		bl	Error_Handler
 963              	.LVL39:
 964 009c DBE7     		b	.L50
 965              	.L57:
  76:Core/Src/tim.c ****   }
 966              		.loc 1 76 5 view .LVU325
 967 009e FFF7FEFF 		bl	Error_Handler
 968              	.LVL40:
 969 00a2 E0E7     		b	.L51
 970              	.L58:
  84:Core/Src/tim.c ****   }
 971              		.loc 1 84 5 view .LVU326
 972 00a4 FFF7FEFF 		bl	Error_Handler
 973              	.LVL41:
 974 00a8 EAE7     		b	.L52
 975              	.L60:
 976 00aa 00BF     		.align	2
 977              	.L59:
 978 00ac 00000000 		.word	.LANCHOR0
 979 00b0 00040040 		.word	1073742848
 980              		.cfi_endproc
 981              	.LFE144:
 983              		.section	.text.MX_TIM4_Init,"ax",%progbits
 984              		.align	1
 985              		.global	MX_TIM4_Init
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 989              		.fpu fpv5-d16
 991              	MX_TIM4_Init:
 992              	.LFB145:
  94:Core/Src/tim.c **** 
ARM GAS  /tmp/ccBYPsbE.s 			page 39


 993              		.loc 1 94 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 56
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997 0000 00B5     		push	{lr}
 998              	.LCFI11:
 999              		.cfi_def_cfa_offset 4
 1000              		.cfi_offset 14, -4
 1001 0002 8FB0     		sub	sp, sp, #60
 1002              	.LCFI12:
 1003              		.cfi_def_cfa_offset 64
 100:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1004              		.loc 1 100 3 view .LVU328
 100:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1005              		.loc 1 100 26 is_stmt 0 view .LVU329
 1006 0004 0023     		movs	r3, #0
 1007 0006 0A93     		str	r3, [sp, #40]
 1008 0008 0B93     		str	r3, [sp, #44]
 1009 000a 0C93     		str	r3, [sp, #48]
 1010 000c 0D93     		str	r3, [sp, #52]
 101:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1011              		.loc 1 101 3 is_stmt 1 view .LVU330
 101:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1012              		.loc 1 101 27 is_stmt 0 view .LVU331
 1013 000e 0793     		str	r3, [sp, #28]
 1014 0010 0893     		str	r3, [sp, #32]
 1015 0012 0993     		str	r3, [sp, #36]
 102:Core/Src/tim.c **** 
 1016              		.loc 1 102 3 is_stmt 1 view .LVU332
 102:Core/Src/tim.c **** 
 1017              		.loc 1 102 22 is_stmt 0 view .LVU333
 1018 0014 0093     		str	r3, [sp]
 1019 0016 0193     		str	r3, [sp, #4]
 1020 0018 0293     		str	r3, [sp, #8]
 1021 001a 0393     		str	r3, [sp, #12]
 1022 001c 0493     		str	r3, [sp, #16]
 1023 001e 0593     		str	r3, [sp, #20]
 1024 0020 0693     		str	r3, [sp, #24]
 107:Core/Src/tim.c ****   htim4.Init.Prescaler = 240-1;
 1025              		.loc 1 107 3 is_stmt 1 view .LVU334
 107:Core/Src/tim.c ****   htim4.Init.Prescaler = 240-1;
 1026              		.loc 1 107 18 is_stmt 0 view .LVU335
 1027 0022 2148     		ldr	r0, .L73
 1028 0024 214A     		ldr	r2, .L73+4
 1029 0026 0260     		str	r2, [r0]
 108:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1030              		.loc 1 108 3 is_stmt 1 view .LVU336
 108:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1031              		.loc 1 108 24 is_stmt 0 view .LVU337
 1032 0028 EF22     		movs	r2, #239
 1033 002a 4260     		str	r2, [r0, #4]
 109:Core/Src/tim.c ****   htim4.Init.Period = 20000-1;
 1034              		.loc 1 109 3 is_stmt 1 view .LVU338
 109:Core/Src/tim.c ****   htim4.Init.Period = 20000-1;
 1035              		.loc 1 109 26 is_stmt 0 view .LVU339
 1036 002c 8360     		str	r3, [r0, #8]
 110:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccBYPsbE.s 			page 40


 1037              		.loc 1 110 3 is_stmt 1 view .LVU340
 110:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1038              		.loc 1 110 21 is_stmt 0 view .LVU341
 1039 002e 44F61F62 		movw	r2, #19999
 1040 0032 C260     		str	r2, [r0, #12]
 111:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1041              		.loc 1 111 3 is_stmt 1 view .LVU342
 111:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1042              		.loc 1 111 28 is_stmt 0 view .LVU343
 1043 0034 0361     		str	r3, [r0, #16]
 112:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1044              		.loc 1 112 3 is_stmt 1 view .LVU344
 112:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1045              		.loc 1 112 32 is_stmt 0 view .LVU345
 1046 0036 8361     		str	r3, [r0, #24]
 113:Core/Src/tim.c ****   {
 1047              		.loc 1 113 3 is_stmt 1 view .LVU346
 113:Core/Src/tim.c ****   {
 1048              		.loc 1 113 7 is_stmt 0 view .LVU347
 1049 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1050              	.LVL42:
 113:Core/Src/tim.c ****   {
 1051              		.loc 1 113 6 view .LVU348
 1052 003c 20BB     		cbnz	r0, .L68
 1053              	.L62:
 117:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1054              		.loc 1 117 3 is_stmt 1 view .LVU349
 117:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1055              		.loc 1 117 34 is_stmt 0 view .LVU350
 1056 003e 4FF48053 		mov	r3, #4096
 1057 0042 0A93     		str	r3, [sp, #40]
 118:Core/Src/tim.c ****   {
 1058              		.loc 1 118 3 is_stmt 1 view .LVU351
 118:Core/Src/tim.c ****   {
 1059              		.loc 1 118 7 is_stmt 0 view .LVU352
 1060 0044 0AA9     		add	r1, sp, #40
 1061 0046 1848     		ldr	r0, .L73
 1062 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1063              	.LVL43:
 118:Core/Src/tim.c ****   {
 1064              		.loc 1 118 6 view .LVU353
 1065 004c F8B9     		cbnz	r0, .L69
 1066              	.L63:
 122:Core/Src/tim.c ****   {
 1067              		.loc 1 122 3 is_stmt 1 view .LVU354
 122:Core/Src/tim.c ****   {
 1068              		.loc 1 122 7 is_stmt 0 view .LVU355
 1069 004e 1648     		ldr	r0, .L73
 1070 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1071              	.LVL44:
 122:Core/Src/tim.c ****   {
 1072              		.loc 1 122 6 view .LVU356
 1073 0054 F0B9     		cbnz	r0, .L70
 1074              	.L64:
 126:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1075              		.loc 1 126 3 is_stmt 1 view .LVU357
 126:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccBYPsbE.s 			page 41


 1076              		.loc 1 126 37 is_stmt 0 view .LVU358
 1077 0056 0023     		movs	r3, #0
 1078 0058 0793     		str	r3, [sp, #28]
 127:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1079              		.loc 1 127 3 is_stmt 1 view .LVU359
 127:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1080              		.loc 1 127 33 is_stmt 0 view .LVU360
 1081 005a 0993     		str	r3, [sp, #36]
 128:Core/Src/tim.c ****   {
 1082              		.loc 1 128 3 is_stmt 1 view .LVU361
 128:Core/Src/tim.c ****   {
 1083              		.loc 1 128 7 is_stmt 0 view .LVU362
 1084 005c 07A9     		add	r1, sp, #28
 1085 005e 1248     		ldr	r0, .L73
 1086 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1087              	.LVL45:
 128:Core/Src/tim.c ****   {
 1088              		.loc 1 128 6 view .LVU363
 1089 0064 C8B9     		cbnz	r0, .L71
 1090              	.L65:
 132:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1091              		.loc 1 132 3 is_stmt 1 view .LVU364
 132:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1092              		.loc 1 132 20 is_stmt 0 view .LVU365
 1093 0066 6023     		movs	r3, #96
 1094 0068 0093     		str	r3, [sp]
 133:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1095              		.loc 1 133 3 is_stmt 1 view .LVU366
 133:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1096              		.loc 1 133 19 is_stmt 0 view .LVU367
 1097 006a 0022     		movs	r2, #0
 1098 006c 0192     		str	r2, [sp, #4]
 134:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1099              		.loc 1 134 3 is_stmt 1 view .LVU368
 134:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1100              		.loc 1 134 24 is_stmt 0 view .LVU369
 1101 006e 0292     		str	r2, [sp, #8]
 135:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1102              		.loc 1 135 3 is_stmt 1 view .LVU370
 135:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1103              		.loc 1 135 24 is_stmt 0 view .LVU371
 1104 0070 0492     		str	r2, [sp, #16]
 136:Core/Src/tim.c ****   {
 1105              		.loc 1 136 3 is_stmt 1 view .LVU372
 136:Core/Src/tim.c ****   {
 1106              		.loc 1 136 7 is_stmt 0 view .LVU373
 1107 0072 6946     		mov	r1, sp
 1108 0074 0C48     		ldr	r0, .L73
 1109 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1110              	.LVL46:
 136:Core/Src/tim.c ****   {
 1111              		.loc 1 136 6 view .LVU374
 1112 007a 88B9     		cbnz	r0, .L72
 1113              	.L66:
 143:Core/Src/tim.c **** 
 1114              		.loc 1 143 3 is_stmt 1 view .LVU375
 1115 007c 0A48     		ldr	r0, .L73
ARM GAS  /tmp/ccBYPsbE.s 			page 42


 1116 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1117              	.LVL47:
 145:Core/Src/tim.c **** /* TIM5 init function */
 1118              		.loc 1 145 1 is_stmt 0 view .LVU376
 1119 0082 0FB0     		add	sp, sp, #60
 1120              	.LCFI13:
 1121              		.cfi_remember_state
 1122              		.cfi_def_cfa_offset 4
 1123              		@ sp needed
 1124 0084 5DF804FB 		ldr	pc, [sp], #4
 1125              	.L68:
 1126              	.LCFI14:
 1127              		.cfi_restore_state
 115:Core/Src/tim.c ****   }
 1128              		.loc 1 115 5 is_stmt 1 view .LVU377
 1129 0088 FFF7FEFF 		bl	Error_Handler
 1130              	.LVL48:
 1131 008c D7E7     		b	.L62
 1132              	.L69:
 120:Core/Src/tim.c ****   }
 1133              		.loc 1 120 5 view .LVU378
 1134 008e FFF7FEFF 		bl	Error_Handler
 1135              	.LVL49:
 1136 0092 DCE7     		b	.L63
 1137              	.L70:
 124:Core/Src/tim.c ****   }
 1138              		.loc 1 124 5 view .LVU379
 1139 0094 FFF7FEFF 		bl	Error_Handler
 1140              	.LVL50:
 1141 0098 DDE7     		b	.L64
 1142              	.L71:
 130:Core/Src/tim.c ****   }
 1143              		.loc 1 130 5 view .LVU380
 1144 009a FFF7FEFF 		bl	Error_Handler
 1145              	.LVL51:
 1146 009e E2E7     		b	.L65
 1147              	.L72:
 138:Core/Src/tim.c ****   }
 1148              		.loc 1 138 5 view .LVU381
 1149 00a0 FFF7FEFF 		bl	Error_Handler
 1150              	.LVL52:
 1151 00a4 EAE7     		b	.L66
 1152              	.L74:
 1153 00a6 00BF     		.align	2
 1154              	.L73:
 1155 00a8 00000000 		.word	.LANCHOR1
 1156 00ac 00080040 		.word	1073743872
 1157              		.cfi_endproc
 1158              	.LFE145:
 1160              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1161              		.align	1
 1162              		.global	MX_TIM5_Init
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1166              		.fpu fpv5-d16
 1168              	MX_TIM5_Init:
ARM GAS  /tmp/ccBYPsbE.s 			page 43


 1169              	.LFB146:
 148:Core/Src/tim.c **** 
 1170              		.loc 1 148 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 56
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174 0000 00B5     		push	{lr}
 1175              	.LCFI15:
 1176              		.cfi_def_cfa_offset 4
 1177              		.cfi_offset 14, -4
 1178 0002 8FB0     		sub	sp, sp, #60
 1179              	.LCFI16:
 1180              		.cfi_def_cfa_offset 64
 154:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1181              		.loc 1 154 3 view .LVU383
 154:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1182              		.loc 1 154 26 is_stmt 0 view .LVU384
 1183 0004 0023     		movs	r3, #0
 1184 0006 0A93     		str	r3, [sp, #40]
 1185 0008 0B93     		str	r3, [sp, #44]
 1186 000a 0C93     		str	r3, [sp, #48]
 1187 000c 0D93     		str	r3, [sp, #52]
 155:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1188              		.loc 1 155 3 is_stmt 1 view .LVU385
 155:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1189              		.loc 1 155 27 is_stmt 0 view .LVU386
 1190 000e 0793     		str	r3, [sp, #28]
 1191 0010 0893     		str	r3, [sp, #32]
 1192 0012 0993     		str	r3, [sp, #36]
 156:Core/Src/tim.c **** 
 1193              		.loc 1 156 3 is_stmt 1 view .LVU387
 156:Core/Src/tim.c **** 
 1194              		.loc 1 156 22 is_stmt 0 view .LVU388
 1195 0014 0093     		str	r3, [sp]
 1196 0016 0193     		str	r3, [sp, #4]
 1197 0018 0293     		str	r3, [sp, #8]
 1198 001a 0393     		str	r3, [sp, #12]
 1199 001c 0493     		str	r3, [sp, #16]
 1200 001e 0593     		str	r3, [sp, #20]
 1201 0020 0693     		str	r3, [sp, #24]
 161:Core/Src/tim.c ****   htim5.Init.Prescaler = 240-1;
 1202              		.loc 1 161 3 is_stmt 1 view .LVU389
 161:Core/Src/tim.c ****   htim5.Init.Prescaler = 240-1;
 1203              		.loc 1 161 18 is_stmt 0 view .LVU390
 1204 0022 2248     		ldr	r0, .L87
 1205 0024 224A     		ldr	r2, .L87+4
 1206 0026 0260     		str	r2, [r0]
 162:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1207              		.loc 1 162 3 is_stmt 1 view .LVU391
 162:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1208              		.loc 1 162 24 is_stmt 0 view .LVU392
 1209 0028 EF22     		movs	r2, #239
 1210 002a 4260     		str	r2, [r0, #4]
 163:Core/Src/tim.c ****   htim5.Init.Period = 20000-1;
 1211              		.loc 1 163 3 is_stmt 1 view .LVU393
 163:Core/Src/tim.c ****   htim5.Init.Period = 20000-1;
 1212              		.loc 1 163 26 is_stmt 0 view .LVU394
ARM GAS  /tmp/ccBYPsbE.s 			page 44


 1213 002c 8360     		str	r3, [r0, #8]
 164:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1214              		.loc 1 164 3 is_stmt 1 view .LVU395
 164:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1215              		.loc 1 164 21 is_stmt 0 view .LVU396
 1216 002e 44F61F62 		movw	r2, #19999
 1217 0032 C260     		str	r2, [r0, #12]
 165:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1218              		.loc 1 165 3 is_stmt 1 view .LVU397
 165:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1219              		.loc 1 165 28 is_stmt 0 view .LVU398
 1220 0034 0361     		str	r3, [r0, #16]
 166:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1221              		.loc 1 166 3 is_stmt 1 view .LVU399
 166:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1222              		.loc 1 166 32 is_stmt 0 view .LVU400
 1223 0036 8361     		str	r3, [r0, #24]
 167:Core/Src/tim.c ****   {
 1224              		.loc 1 167 3 is_stmt 1 view .LVU401
 167:Core/Src/tim.c ****   {
 1225              		.loc 1 167 7 is_stmt 0 view .LVU402
 1226 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1227              	.LVL53:
 167:Core/Src/tim.c ****   {
 1228              		.loc 1 167 6 view .LVU403
 1229 003c 30BB     		cbnz	r0, .L82
 1230              	.L76:
 171:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1231              		.loc 1 171 3 is_stmt 1 view .LVU404
 171:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1232              		.loc 1 171 34 is_stmt 0 view .LVU405
 1233 003e 4FF48053 		mov	r3, #4096
 1234 0042 0A93     		str	r3, [sp, #40]
 172:Core/Src/tim.c ****   {
 1235              		.loc 1 172 3 is_stmt 1 view .LVU406
 172:Core/Src/tim.c ****   {
 1236              		.loc 1 172 7 is_stmt 0 view .LVU407
 1237 0044 0AA9     		add	r1, sp, #40
 1238 0046 1948     		ldr	r0, .L87
 1239 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1240              	.LVL54:
 172:Core/Src/tim.c ****   {
 1241              		.loc 1 172 6 view .LVU408
 1242 004c 08BB     		cbnz	r0, .L83
 1243              	.L77:
 176:Core/Src/tim.c ****   {
 1244              		.loc 1 176 3 is_stmt 1 view .LVU409
 176:Core/Src/tim.c ****   {
 1245              		.loc 1 176 7 is_stmt 0 view .LVU410
 1246 004e 1748     		ldr	r0, .L87
 1247 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1248              	.LVL55:
 176:Core/Src/tim.c ****   {
 1249              		.loc 1 176 6 view .LVU411
 1250 0054 00BB     		cbnz	r0, .L84
 1251              	.L78:
 180:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccBYPsbE.s 			page 45


 1252              		.loc 1 180 3 is_stmt 1 view .LVU412
 180:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1253              		.loc 1 180 37 is_stmt 0 view .LVU413
 1254 0056 0023     		movs	r3, #0
 1255 0058 0793     		str	r3, [sp, #28]
 181:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1256              		.loc 1 181 3 is_stmt 1 view .LVU414
 181:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1257              		.loc 1 181 33 is_stmt 0 view .LVU415
 1258 005a 0993     		str	r3, [sp, #36]
 182:Core/Src/tim.c ****   {
 1259              		.loc 1 182 3 is_stmt 1 view .LVU416
 182:Core/Src/tim.c ****   {
 1260              		.loc 1 182 7 is_stmt 0 view .LVU417
 1261 005c 07A9     		add	r1, sp, #28
 1262 005e 1348     		ldr	r0, .L87
 1263 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1264              	.LVL56:
 182:Core/Src/tim.c ****   {
 1265              		.loc 1 182 6 view .LVU418
 1266 0064 D8B9     		cbnz	r0, .L85
 1267              	.L79:
 186:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1268              		.loc 1 186 3 is_stmt 1 view .LVU419
 186:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1269              		.loc 1 186 20 is_stmt 0 view .LVU420
 1270 0066 6023     		movs	r3, #96
 1271 0068 0093     		str	r3, [sp]
 187:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1272              		.loc 1 187 3 is_stmt 1 view .LVU421
 187:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1273              		.loc 1 187 19 is_stmt 0 view .LVU422
 1274 006a 42F20F73 		movw	r3, #9999
 1275 006e 0193     		str	r3, [sp, #4]
 188:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1276              		.loc 1 188 3 is_stmt 1 view .LVU423
 188:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1277              		.loc 1 188 24 is_stmt 0 view .LVU424
 1278 0070 0022     		movs	r2, #0
 1279 0072 0292     		str	r2, [sp, #8]
 189:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1280              		.loc 1 189 3 is_stmt 1 view .LVU425
 189:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1281              		.loc 1 189 24 is_stmt 0 view .LVU426
 1282 0074 0492     		str	r2, [sp, #16]
 190:Core/Src/tim.c ****   {
 1283              		.loc 1 190 3 is_stmt 1 view .LVU427
 190:Core/Src/tim.c ****   {
 1284              		.loc 1 190 7 is_stmt 0 view .LVU428
 1285 0076 6946     		mov	r1, sp
 1286 0078 0C48     		ldr	r0, .L87
 1287 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1288              	.LVL57:
 190:Core/Src/tim.c ****   {
 1289              		.loc 1 190 6 view .LVU429
 1290 007e 88B9     		cbnz	r0, .L86
 1291              	.L80:
ARM GAS  /tmp/ccBYPsbE.s 			page 46


 197:Core/Src/tim.c **** 
 1292              		.loc 1 197 3 is_stmt 1 view .LVU430
 1293 0080 0A48     		ldr	r0, .L87
 1294 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1295              	.LVL58:
 199:Core/Src/tim.c **** /* TIM8 init function */
 1296              		.loc 1 199 1 is_stmt 0 view .LVU431
 1297 0086 0FB0     		add	sp, sp, #60
 1298              	.LCFI17:
 1299              		.cfi_remember_state
 1300              		.cfi_def_cfa_offset 4
 1301              		@ sp needed
 1302 0088 5DF804FB 		ldr	pc, [sp], #4
 1303              	.L82:
 1304              	.LCFI18:
 1305              		.cfi_restore_state
 169:Core/Src/tim.c ****   }
 1306              		.loc 1 169 5 is_stmt 1 view .LVU432
 1307 008c FFF7FEFF 		bl	Error_Handler
 1308              	.LVL59:
 1309 0090 D5E7     		b	.L76
 1310              	.L83:
 174:Core/Src/tim.c ****   }
 1311              		.loc 1 174 5 view .LVU433
 1312 0092 FFF7FEFF 		bl	Error_Handler
 1313              	.LVL60:
 1314 0096 DAE7     		b	.L77
 1315              	.L84:
 178:Core/Src/tim.c ****   }
 1316              		.loc 1 178 5 view .LVU434
 1317 0098 FFF7FEFF 		bl	Error_Handler
 1318              	.LVL61:
 1319 009c DBE7     		b	.L78
 1320              	.L85:
 184:Core/Src/tim.c ****   }
 1321              		.loc 1 184 5 view .LVU435
 1322 009e FFF7FEFF 		bl	Error_Handler
 1323              	.LVL62:
 1324 00a2 E0E7     		b	.L79
 1325              	.L86:
 192:Core/Src/tim.c ****   }
 1326              		.loc 1 192 5 view .LVU436
 1327 00a4 FFF7FEFF 		bl	Error_Handler
 1328              	.LVL63:
 1329 00a8 EAE7     		b	.L80
 1330              	.L88:
 1331 00aa 00BF     		.align	2
 1332              	.L87:
 1333 00ac 00000000 		.word	.LANCHOR2
 1334 00b0 000C0040 		.word	1073744896
 1335              		.cfi_endproc
 1336              	.LFE146:
 1338              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1339              		.align	1
 1340              		.global	MX_TIM8_Init
 1341              		.syntax unified
 1342              		.thumb
ARM GAS  /tmp/ccBYPsbE.s 			page 47


 1343              		.thumb_func
 1344              		.fpu fpv5-d16
 1346              	MX_TIM8_Init:
 1347              	.LFB147:
 202:Core/Src/tim.c **** 
 1348              		.loc 1 202 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 104
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352 0000 10B5     		push	{r4, lr}
 1353              	.LCFI19:
 1354              		.cfi_def_cfa_offset 8
 1355              		.cfi_offset 4, -8
 1356              		.cfi_offset 14, -4
 1357 0002 9AB0     		sub	sp, sp, #104
 1358              	.LCFI20:
 1359              		.cfi_def_cfa_offset 112
 208:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1360              		.loc 1 208 3 view .LVU438
 208:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1361              		.loc 1 208 26 is_stmt 0 view .LVU439
 1362 0004 0024     		movs	r4, #0
 1363 0006 1694     		str	r4, [sp, #88]
 1364 0008 1794     		str	r4, [sp, #92]
 1365 000a 1894     		str	r4, [sp, #96]
 1366 000c 1994     		str	r4, [sp, #100]
 209:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1367              		.loc 1 209 3 is_stmt 1 view .LVU440
 209:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1368              		.loc 1 209 27 is_stmt 0 view .LVU441
 1369 000e 1394     		str	r4, [sp, #76]
 1370 0010 1494     		str	r4, [sp, #80]
 1371 0012 1594     		str	r4, [sp, #84]
 210:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1372              		.loc 1 210 3 is_stmt 1 view .LVU442
 210:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1373              		.loc 1 210 22 is_stmt 0 view .LVU443
 1374 0014 0C94     		str	r4, [sp, #48]
 1375 0016 0D94     		str	r4, [sp, #52]
 1376 0018 0E94     		str	r4, [sp, #56]
 1377 001a 0F94     		str	r4, [sp, #60]
 1378 001c 1094     		str	r4, [sp, #64]
 1379 001e 1194     		str	r4, [sp, #68]
 1380 0020 1294     		str	r4, [sp, #72]
 211:Core/Src/tim.c **** 
 1381              		.loc 1 211 3 is_stmt 1 view .LVU444
 211:Core/Src/tim.c **** 
 1382              		.loc 1 211 34 is_stmt 0 view .LVU445
 1383 0022 2C22     		movs	r2, #44
 1384 0024 2146     		mov	r1, r4
 1385 0026 01A8     		add	r0, sp, #4
 1386 0028 FFF7FEFF 		bl	memset
 1387              	.LVL64:
 216:Core/Src/tim.c ****   htim8.Init.Prescaler = 240-1;
 1388              		.loc 1 216 3 is_stmt 1 view .LVU446
 216:Core/Src/tim.c ****   htim8.Init.Prescaler = 240-1;
 1389              		.loc 1 216 18 is_stmt 0 view .LVU447
ARM GAS  /tmp/ccBYPsbE.s 			page 48


 1390 002c 3148     		ldr	r0, .L103
 1391 002e 324B     		ldr	r3, .L103+4
 1392 0030 0360     		str	r3, [r0]
 217:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1393              		.loc 1 217 3 is_stmt 1 view .LVU448
 217:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1394              		.loc 1 217 24 is_stmt 0 view .LVU449
 1395 0032 EF23     		movs	r3, #239
 1396 0034 4360     		str	r3, [r0, #4]
 218:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 1397              		.loc 1 218 3 is_stmt 1 view .LVU450
 218:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 1398              		.loc 1 218 26 is_stmt 0 view .LVU451
 1399 0036 8460     		str	r4, [r0, #8]
 219:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1400              		.loc 1 219 3 is_stmt 1 view .LVU452
 219:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1401              		.loc 1 219 21 is_stmt 0 view .LVU453
 1402 0038 44F61F63 		movw	r3, #19999
 1403 003c C360     		str	r3, [r0, #12]
 220:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1404              		.loc 1 220 3 is_stmt 1 view .LVU454
 220:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1405              		.loc 1 220 28 is_stmt 0 view .LVU455
 1406 003e 0461     		str	r4, [r0, #16]
 221:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1407              		.loc 1 221 3 is_stmt 1 view .LVU456
 221:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1408              		.loc 1 221 32 is_stmt 0 view .LVU457
 1409 0040 4461     		str	r4, [r0, #20]
 222:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1410              		.loc 1 222 3 is_stmt 1 view .LVU458
 222:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1411              		.loc 1 222 32 is_stmt 0 view .LVU459
 1412 0042 8461     		str	r4, [r0, #24]
 223:Core/Src/tim.c ****   {
 1413              		.loc 1 223 3 is_stmt 1 view .LVU460
 223:Core/Src/tim.c ****   {
 1414              		.loc 1 223 7 is_stmt 0 view .LVU461
 1415 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1416              	.LVL65:
 223:Core/Src/tim.c ****   {
 1417              		.loc 1 223 6 view .LVU462
 1418 0048 0028     		cmp	r0, #0
 1419 004a 41D1     		bne	.L97
 1420              	.L90:
 227:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1421              		.loc 1 227 3 is_stmt 1 view .LVU463
 227:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1422              		.loc 1 227 34 is_stmt 0 view .LVU464
 1423 004c 4FF48053 		mov	r3, #4096
 1424 0050 1693     		str	r3, [sp, #88]
 228:Core/Src/tim.c ****   {
 1425              		.loc 1 228 3 is_stmt 1 view .LVU465
 228:Core/Src/tim.c ****   {
 1426              		.loc 1 228 7 is_stmt 0 view .LVU466
 1427 0052 16A9     		add	r1, sp, #88
ARM GAS  /tmp/ccBYPsbE.s 			page 49


 1428 0054 2748     		ldr	r0, .L103
 1429 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1430              	.LVL66:
 228:Core/Src/tim.c ****   {
 1431              		.loc 1 228 6 view .LVU467
 1432 005a 0028     		cmp	r0, #0
 1433 005c 3BD1     		bne	.L98
 1434              	.L91:
 232:Core/Src/tim.c ****   {
 1435              		.loc 1 232 3 is_stmt 1 view .LVU468
 232:Core/Src/tim.c ****   {
 1436              		.loc 1 232 7 is_stmt 0 view .LVU469
 1437 005e 2548     		ldr	r0, .L103
 1438 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1439              	.LVL67:
 232:Core/Src/tim.c ****   {
 1440              		.loc 1 232 6 view .LVU470
 1441 0064 0028     		cmp	r0, #0
 1442 0066 39D1     		bne	.L99
 1443              	.L92:
 236:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1444              		.loc 1 236 3 is_stmt 1 view .LVU471
 236:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1445              		.loc 1 236 37 is_stmt 0 view .LVU472
 1446 0068 0023     		movs	r3, #0
 1447 006a 1393     		str	r3, [sp, #76]
 237:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1448              		.loc 1 237 3 is_stmt 1 view .LVU473
 237:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1449              		.loc 1 237 38 is_stmt 0 view .LVU474
 1450 006c 1493     		str	r3, [sp, #80]
 238:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1451              		.loc 1 238 3 is_stmt 1 view .LVU475
 238:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1452              		.loc 1 238 33 is_stmt 0 view .LVU476
 1453 006e 1593     		str	r3, [sp, #84]
 239:Core/Src/tim.c ****   {
 1454              		.loc 1 239 3 is_stmt 1 view .LVU477
 239:Core/Src/tim.c ****   {
 1455              		.loc 1 239 7 is_stmt 0 view .LVU478
 1456 0070 13A9     		add	r1, sp, #76
 1457 0072 2048     		ldr	r0, .L103
 1458 0074 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1459              	.LVL68:
 239:Core/Src/tim.c ****   {
 1460              		.loc 1 239 6 view .LVU479
 1461 0078 0028     		cmp	r0, #0
 1462 007a 32D1     		bne	.L100
 1463              	.L93:
 243:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1464              		.loc 1 243 3 is_stmt 1 view .LVU480
 243:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1465              		.loc 1 243 20 is_stmt 0 view .LVU481
 1466 007c 6023     		movs	r3, #96
 1467 007e 0C93     		str	r3, [sp, #48]
 244:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1468              		.loc 1 244 3 is_stmt 1 view .LVU482
ARM GAS  /tmp/ccBYPsbE.s 			page 50


 244:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1469              		.loc 1 244 19 is_stmt 0 view .LVU483
 1470 0080 42F20F73 		movw	r3, #9999
 1471 0084 0D93     		str	r3, [sp, #52]
 245:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1472              		.loc 1 245 3 is_stmt 1 view .LVU484
 245:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1473              		.loc 1 245 24 is_stmt 0 view .LVU485
 1474 0086 0022     		movs	r2, #0
 1475 0088 0E92     		str	r2, [sp, #56]
 246:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1476              		.loc 1 246 3 is_stmt 1 view .LVU486
 246:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1477              		.loc 1 246 25 is_stmt 0 view .LVU487
 1478 008a 0F92     		str	r2, [sp, #60]
 247:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1479              		.loc 1 247 3 is_stmt 1 view .LVU488
 247:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1480              		.loc 1 247 24 is_stmt 0 view .LVU489
 1481 008c 1092     		str	r2, [sp, #64]
 248:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1482              		.loc 1 248 3 is_stmt 1 view .LVU490
 248:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1483              		.loc 1 248 25 is_stmt 0 view .LVU491
 1484 008e 1192     		str	r2, [sp, #68]
 249:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1485              		.loc 1 249 3 is_stmt 1 view .LVU492
 249:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1486              		.loc 1 249 26 is_stmt 0 view .LVU493
 1487 0090 1292     		str	r2, [sp, #72]
 250:Core/Src/tim.c ****   {
 1488              		.loc 1 250 3 is_stmt 1 view .LVU494
 250:Core/Src/tim.c ****   {
 1489              		.loc 1 250 7 is_stmt 0 view .LVU495
 1490 0092 0CA9     		add	r1, sp, #48
 1491 0094 1748     		ldr	r0, .L103
 1492 0096 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1493              	.LVL69:
 250:Core/Src/tim.c ****   {
 1494              		.loc 1 250 6 view .LVU496
 1495 009a 28BB     		cbnz	r0, .L101
 1496              	.L94:
 254:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1497              		.loc 1 254 3 is_stmt 1 view .LVU497
 254:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1498              		.loc 1 254 40 is_stmt 0 view .LVU498
 1499 009c 0023     		movs	r3, #0
 1500 009e 0193     		str	r3, [sp, #4]
 255:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1501              		.loc 1 255 3 is_stmt 1 view .LVU499
 255:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1502              		.loc 1 255 41 is_stmt 0 view .LVU500
 1503 00a0 0293     		str	r3, [sp, #8]
 256:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1504              		.loc 1 256 3 is_stmt 1 view .LVU501
 256:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1505              		.loc 1 256 34 is_stmt 0 view .LVU502
ARM GAS  /tmp/ccBYPsbE.s 			page 51


 1506 00a2 0393     		str	r3, [sp, #12]
 257:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1507              		.loc 1 257 3 is_stmt 1 view .LVU503
 257:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1508              		.loc 1 257 33 is_stmt 0 view .LVU504
 1509 00a4 0493     		str	r3, [sp, #16]
 258:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1510              		.loc 1 258 3 is_stmt 1 view .LVU505
 258:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1511              		.loc 1 258 35 is_stmt 0 view .LVU506
 1512 00a6 0593     		str	r3, [sp, #20]
 259:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1513              		.loc 1 259 3 is_stmt 1 view .LVU507
 259:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1514              		.loc 1 259 38 is_stmt 0 view .LVU508
 1515 00a8 4FF40052 		mov	r2, #8192
 1516 00ac 0692     		str	r2, [sp, #24]
 260:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1517              		.loc 1 260 3 is_stmt 1 view .LVU509
 260:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1518              		.loc 1 260 36 is_stmt 0 view .LVU510
 1519 00ae 0793     		str	r3, [sp, #28]
 261:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1520              		.loc 1 261 3 is_stmt 1 view .LVU511
 261:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1521              		.loc 1 261 36 is_stmt 0 view .LVU512
 1522 00b0 0893     		str	r3, [sp, #32]
 262:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1523              		.loc 1 262 3 is_stmt 1 view .LVU513
 262:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1524              		.loc 1 262 39 is_stmt 0 view .LVU514
 1525 00b2 4FF00072 		mov	r2, #33554432
 1526 00b6 0992     		str	r2, [sp, #36]
 263:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1527              		.loc 1 263 3 is_stmt 1 view .LVU515
 263:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1528              		.loc 1 263 37 is_stmt 0 view .LVU516
 1529 00b8 0A93     		str	r3, [sp, #40]
 264:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1530              		.loc 1 264 3 is_stmt 1 view .LVU517
 264:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1531              		.loc 1 264 40 is_stmt 0 view .LVU518
 1532 00ba 0B93     		str	r3, [sp, #44]
 265:Core/Src/tim.c ****   {
 1533              		.loc 1 265 3 is_stmt 1 view .LVU519
 265:Core/Src/tim.c ****   {
 1534              		.loc 1 265 7 is_stmt 0 view .LVU520
 1535 00bc 01A9     		add	r1, sp, #4
 1536 00be 0D48     		ldr	r0, .L103
 1537 00c0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1538              	.LVL70:
 265:Core/Src/tim.c ****   {
 1539              		.loc 1 265 6 view .LVU521
 1540 00c4 98B9     		cbnz	r0, .L102
 1541              	.L95:
 272:Core/Src/tim.c **** 
 1542              		.loc 1 272 3 is_stmt 1 view .LVU522
ARM GAS  /tmp/ccBYPsbE.s 			page 52


 1543 00c6 0B48     		ldr	r0, .L103
 1544 00c8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1545              	.LVL71:
 274:Core/Src/tim.c **** /* TIM12 init function */
 1546              		.loc 1 274 1 is_stmt 0 view .LVU523
 1547 00cc 1AB0     		add	sp, sp, #104
 1548              	.LCFI21:
 1549              		.cfi_remember_state
 1550              		.cfi_def_cfa_offset 8
 1551              		@ sp needed
 1552 00ce 10BD     		pop	{r4, pc}
 1553              	.L97:
 1554              	.LCFI22:
 1555              		.cfi_restore_state
 225:Core/Src/tim.c ****   }
 1556              		.loc 1 225 5 is_stmt 1 view .LVU524
 1557 00d0 FFF7FEFF 		bl	Error_Handler
 1558              	.LVL72:
 1559 00d4 BAE7     		b	.L90
 1560              	.L98:
 230:Core/Src/tim.c ****   }
 1561              		.loc 1 230 5 view .LVU525
 1562 00d6 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL73:
 1564 00da C0E7     		b	.L91
 1565              	.L99:
 234:Core/Src/tim.c ****   }
 1566              		.loc 1 234 5 view .LVU526
 1567 00dc FFF7FEFF 		bl	Error_Handler
 1568              	.LVL74:
 1569 00e0 C2E7     		b	.L92
 1570              	.L100:
 241:Core/Src/tim.c ****   }
 1571              		.loc 1 241 5 view .LVU527
 1572 00e2 FFF7FEFF 		bl	Error_Handler
 1573              	.LVL75:
 1574 00e6 C9E7     		b	.L93
 1575              	.L101:
 252:Core/Src/tim.c ****   }
 1576              		.loc 1 252 5 view .LVU528
 1577 00e8 FFF7FEFF 		bl	Error_Handler
 1578              	.LVL76:
 1579 00ec D6E7     		b	.L94
 1580              	.L102:
 267:Core/Src/tim.c ****   }
 1581              		.loc 1 267 5 view .LVU529
 1582 00ee FFF7FEFF 		bl	Error_Handler
 1583              	.LVL77:
 1584 00f2 E8E7     		b	.L95
 1585              	.L104:
 1586              		.align	2
 1587              	.L103:
 1588 00f4 00000000 		.word	.LANCHOR3
 1589 00f8 00040140 		.word	1073808384
 1590              		.cfi_endproc
 1591              	.LFE147:
 1593              		.section	.text.MX_TIM12_Init,"ax",%progbits
ARM GAS  /tmp/ccBYPsbE.s 			page 53


 1594              		.align	1
 1595              		.global	MX_TIM12_Init
 1596              		.syntax unified
 1597              		.thumb
 1598              		.thumb_func
 1599              		.fpu fpv5-d16
 1601              	MX_TIM12_Init:
 1602              	.LFB148:
 277:Core/Src/tim.c **** 
 1603              		.loc 1 277 1 view -0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 56
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607 0000 00B5     		push	{lr}
 1608              	.LCFI23:
 1609              		.cfi_def_cfa_offset 4
 1610              		.cfi_offset 14, -4
 1611 0002 8FB0     		sub	sp, sp, #60
 1612              	.LCFI24:
 1613              		.cfi_def_cfa_offset 64
 283:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1614              		.loc 1 283 3 view .LVU531
 283:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1615              		.loc 1 283 26 is_stmt 0 view .LVU532
 1616 0004 0023     		movs	r3, #0
 1617 0006 0A93     		str	r3, [sp, #40]
 1618 0008 0B93     		str	r3, [sp, #44]
 1619 000a 0C93     		str	r3, [sp, #48]
 1620 000c 0D93     		str	r3, [sp, #52]
 284:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1621              		.loc 1 284 3 is_stmt 1 view .LVU533
 284:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1622              		.loc 1 284 27 is_stmt 0 view .LVU534
 1623 000e 0793     		str	r3, [sp, #28]
 1624 0010 0893     		str	r3, [sp, #32]
 1625 0012 0993     		str	r3, [sp, #36]
 285:Core/Src/tim.c **** 
 1626              		.loc 1 285 3 is_stmt 1 view .LVU535
 285:Core/Src/tim.c **** 
 1627              		.loc 1 285 22 is_stmt 0 view .LVU536
 1628 0014 0093     		str	r3, [sp]
 1629 0016 0193     		str	r3, [sp, #4]
 1630 0018 0293     		str	r3, [sp, #8]
 1631 001a 0393     		str	r3, [sp, #12]
 1632 001c 0493     		str	r3, [sp, #16]
 1633 001e 0593     		str	r3, [sp, #20]
 1634 0020 0693     		str	r3, [sp, #24]
 290:Core/Src/tim.c ****   htim12.Init.Prescaler = 240-1;
 1635              		.loc 1 290 3 is_stmt 1 view .LVU537
 290:Core/Src/tim.c ****   htim12.Init.Prescaler = 240-1;
 1636              		.loc 1 290 19 is_stmt 0 view .LVU538
 1637 0022 2248     		ldr	r0, .L117
 1638 0024 224A     		ldr	r2, .L117+4
 1639 0026 0260     		str	r2, [r0]
 291:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1640              		.loc 1 291 3 is_stmt 1 view .LVU539
 291:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccBYPsbE.s 			page 54


 1641              		.loc 1 291 25 is_stmt 0 view .LVU540
 1642 0028 EF22     		movs	r2, #239
 1643 002a 4260     		str	r2, [r0, #4]
 292:Core/Src/tim.c ****   htim12.Init.Period = 20000-1;
 1644              		.loc 1 292 3 is_stmt 1 view .LVU541
 292:Core/Src/tim.c ****   htim12.Init.Period = 20000-1;
 1645              		.loc 1 292 27 is_stmt 0 view .LVU542
 1646 002c 8360     		str	r3, [r0, #8]
 293:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1647              		.loc 1 293 3 is_stmt 1 view .LVU543
 293:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1648              		.loc 1 293 22 is_stmt 0 view .LVU544
 1649 002e 44F61F62 		movw	r2, #19999
 1650 0032 C260     		str	r2, [r0, #12]
 294:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1651              		.loc 1 294 3 is_stmt 1 view .LVU545
 294:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1652              		.loc 1 294 29 is_stmt 0 view .LVU546
 1653 0034 0361     		str	r3, [r0, #16]
 295:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 1654              		.loc 1 295 3 is_stmt 1 view .LVU547
 295:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 1655              		.loc 1 295 33 is_stmt 0 view .LVU548
 1656 0036 8361     		str	r3, [r0, #24]
 296:Core/Src/tim.c ****   {
 1657              		.loc 1 296 3 is_stmt 1 view .LVU549
 296:Core/Src/tim.c ****   {
 1658              		.loc 1 296 7 is_stmt 0 view .LVU550
 1659 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1660              	.LVL78:
 296:Core/Src/tim.c ****   {
 1661              		.loc 1 296 6 view .LVU551
 1662 003c 30BB     		cbnz	r0, .L112
 1663              	.L106:
 300:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 1664              		.loc 1 300 3 is_stmt 1 view .LVU552
 300:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 1665              		.loc 1 300 34 is_stmt 0 view .LVU553
 1666 003e 4FF48053 		mov	r3, #4096
 1667 0042 0A93     		str	r3, [sp, #40]
 301:Core/Src/tim.c ****   {
 1668              		.loc 1 301 3 is_stmt 1 view .LVU554
 301:Core/Src/tim.c ****   {
 1669              		.loc 1 301 7 is_stmt 0 view .LVU555
 1670 0044 0AA9     		add	r1, sp, #40
 1671 0046 1948     		ldr	r0, .L117
 1672 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1673              	.LVL79:
 301:Core/Src/tim.c ****   {
 1674              		.loc 1 301 6 view .LVU556
 1675 004c 08BB     		cbnz	r0, .L113
 1676              	.L107:
 305:Core/Src/tim.c ****   {
 1677              		.loc 1 305 3 is_stmt 1 view .LVU557
 305:Core/Src/tim.c ****   {
 1678              		.loc 1 305 7 is_stmt 0 view .LVU558
 1679 004e 1748     		ldr	r0, .L117
ARM GAS  /tmp/ccBYPsbE.s 			page 55


 1680 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1681              	.LVL80:
 305:Core/Src/tim.c ****   {
 1682              		.loc 1 305 6 view .LVU559
 1683 0054 00BB     		cbnz	r0, .L114
 1684              	.L108:
 309:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1685              		.loc 1 309 3 is_stmt 1 view .LVU560
 309:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1686              		.loc 1 309 37 is_stmt 0 view .LVU561
 1687 0056 0023     		movs	r3, #0
 1688 0058 0793     		str	r3, [sp, #28]
 310:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 1689              		.loc 1 310 3 is_stmt 1 view .LVU562
 310:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 1690              		.loc 1 310 33 is_stmt 0 view .LVU563
 1691 005a 0993     		str	r3, [sp, #36]
 311:Core/Src/tim.c ****   {
 1692              		.loc 1 311 3 is_stmt 1 view .LVU564
 311:Core/Src/tim.c ****   {
 1693              		.loc 1 311 7 is_stmt 0 view .LVU565
 1694 005c 07A9     		add	r1, sp, #28
 1695 005e 1348     		ldr	r0, .L117
 1696 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1697              	.LVL81:
 311:Core/Src/tim.c ****   {
 1698              		.loc 1 311 6 view .LVU566
 1699 0064 D8B9     		cbnz	r0, .L115
 1700              	.L109:
 315:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1701              		.loc 1 315 3 is_stmt 1 view .LVU567
 315:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1702              		.loc 1 315 20 is_stmt 0 view .LVU568
 1703 0066 6023     		movs	r3, #96
 1704 0068 0093     		str	r3, [sp]
 316:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1705              		.loc 1 316 3 is_stmt 1 view .LVU569
 316:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1706              		.loc 1 316 19 is_stmt 0 view .LVU570
 1707 006a 42F20F73 		movw	r3, #9999
 1708 006e 0193     		str	r3, [sp, #4]
 317:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1709              		.loc 1 317 3 is_stmt 1 view .LVU571
 317:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1710              		.loc 1 317 24 is_stmt 0 view .LVU572
 1711 0070 0022     		movs	r2, #0
 1712 0072 0292     		str	r2, [sp, #8]
 318:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1713              		.loc 1 318 3 is_stmt 1 view .LVU573
 318:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1714              		.loc 1 318 24 is_stmt 0 view .LVU574
 1715 0074 0492     		str	r2, [sp, #16]
 319:Core/Src/tim.c ****   {
 1716              		.loc 1 319 3 is_stmt 1 view .LVU575
 319:Core/Src/tim.c ****   {
 1717              		.loc 1 319 7 is_stmt 0 view .LVU576
 1718 0076 6946     		mov	r1, sp
ARM GAS  /tmp/ccBYPsbE.s 			page 56


 1719 0078 0C48     		ldr	r0, .L117
 1720 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1721              	.LVL82:
 319:Core/Src/tim.c ****   {
 1722              		.loc 1 319 6 view .LVU577
 1723 007e 88B9     		cbnz	r0, .L116
 1724              	.L110:
 326:Core/Src/tim.c **** 
 1725              		.loc 1 326 3 is_stmt 1 view .LVU578
 1726 0080 0A48     		ldr	r0, .L117
 1727 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1728              	.LVL83:
 328:Core/Src/tim.c **** /* TIM13 init function */
 1729              		.loc 1 328 1 is_stmt 0 view .LVU579
 1730 0086 0FB0     		add	sp, sp, #60
 1731              	.LCFI25:
 1732              		.cfi_remember_state
 1733              		.cfi_def_cfa_offset 4
 1734              		@ sp needed
 1735 0088 5DF804FB 		ldr	pc, [sp], #4
 1736              	.L112:
 1737              	.LCFI26:
 1738              		.cfi_restore_state
 298:Core/Src/tim.c ****   }
 1739              		.loc 1 298 5 is_stmt 1 view .LVU580
 1740 008c FFF7FEFF 		bl	Error_Handler
 1741              	.LVL84:
 1742 0090 D5E7     		b	.L106
 1743              	.L113:
 303:Core/Src/tim.c ****   }
 1744              		.loc 1 303 5 view .LVU581
 1745 0092 FFF7FEFF 		bl	Error_Handler
 1746              	.LVL85:
 1747 0096 DAE7     		b	.L107
 1748              	.L114:
 307:Core/Src/tim.c ****   }
 1749              		.loc 1 307 5 view .LVU582
 1750 0098 FFF7FEFF 		bl	Error_Handler
 1751              	.LVL86:
 1752 009c DBE7     		b	.L108
 1753              	.L115:
 313:Core/Src/tim.c ****   }
 1754              		.loc 1 313 5 view .LVU583
 1755 009e FFF7FEFF 		bl	Error_Handler
 1756              	.LVL87:
 1757 00a2 E0E7     		b	.L109
 1758              	.L116:
 321:Core/Src/tim.c ****   }
 1759              		.loc 1 321 5 view .LVU584
 1760 00a4 FFF7FEFF 		bl	Error_Handler
 1761              	.LVL88:
 1762 00a8 EAE7     		b	.L110
 1763              	.L118:
 1764 00aa 00BF     		.align	2
 1765              	.L117:
 1766 00ac 00000000 		.word	.LANCHOR4
 1767 00b0 00180040 		.word	1073747968
ARM GAS  /tmp/ccBYPsbE.s 			page 57


 1768              		.cfi_endproc
 1769              	.LFE148:
 1771              		.section	.text.MX_TIM13_Init,"ax",%progbits
 1772              		.align	1
 1773              		.global	MX_TIM13_Init
 1774              		.syntax unified
 1775              		.thumb
 1776              		.thumb_func
 1777              		.fpu fpv5-d16
 1779              	MX_TIM13_Init:
 1780              	.LFB149:
 331:Core/Src/tim.c **** 
 1781              		.loc 1 331 1 view -0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 32
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785 0000 00B5     		push	{lr}
 1786              	.LCFI27:
 1787              		.cfi_def_cfa_offset 4
 1788              		.cfi_offset 14, -4
 1789 0002 89B0     		sub	sp, sp, #36
 1790              	.LCFI28:
 1791              		.cfi_def_cfa_offset 40
 337:Core/Src/tim.c **** 
 1792              		.loc 1 337 3 view .LVU586
 337:Core/Src/tim.c **** 
 1793              		.loc 1 337 22 is_stmt 0 view .LVU587
 1794 0004 0023     		movs	r3, #0
 1795 0006 0193     		str	r3, [sp, #4]
 1796 0008 0293     		str	r3, [sp, #8]
 1797 000a 0393     		str	r3, [sp, #12]
 1798 000c 0493     		str	r3, [sp, #16]
 1799 000e 0593     		str	r3, [sp, #20]
 1800 0010 0693     		str	r3, [sp, #24]
 1801 0012 0793     		str	r3, [sp, #28]
 342:Core/Src/tim.c ****   htim13.Init.Prescaler = 240-1;
 1802              		.loc 1 342 3 is_stmt 1 view .LVU588
 342:Core/Src/tim.c ****   htim13.Init.Prescaler = 240-1;
 1803              		.loc 1 342 19 is_stmt 0 view .LVU589
 1804 0014 1648     		ldr	r0, .L127
 1805 0016 174A     		ldr	r2, .L127+4
 1806 0018 0260     		str	r2, [r0]
 343:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1807              		.loc 1 343 3 is_stmt 1 view .LVU590
 343:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1808              		.loc 1 343 25 is_stmt 0 view .LVU591
 1809 001a EF22     		movs	r2, #239
 1810 001c 4260     		str	r2, [r0, #4]
 344:Core/Src/tim.c ****   htim13.Init.Period = 20000-1;
 1811              		.loc 1 344 3 is_stmt 1 view .LVU592
 344:Core/Src/tim.c ****   htim13.Init.Period = 20000-1;
 1812              		.loc 1 344 27 is_stmt 0 view .LVU593
 1813 001e 8360     		str	r3, [r0, #8]
 345:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1814              		.loc 1 345 3 is_stmt 1 view .LVU594
 345:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1815              		.loc 1 345 22 is_stmt 0 view .LVU595
ARM GAS  /tmp/ccBYPsbE.s 			page 58


 1816 0020 44F61F62 		movw	r2, #19999
 1817 0024 C260     		str	r2, [r0, #12]
 346:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1818              		.loc 1 346 3 is_stmt 1 view .LVU596
 346:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1819              		.loc 1 346 29 is_stmt 0 view .LVU597
 1820 0026 0361     		str	r3, [r0, #16]
 347:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1821              		.loc 1 347 3 is_stmt 1 view .LVU598
 347:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1822              		.loc 1 347 33 is_stmt 0 view .LVU599
 1823 0028 8361     		str	r3, [r0, #24]
 348:Core/Src/tim.c ****   {
 1824              		.loc 1 348 3 is_stmt 1 view .LVU600
 348:Core/Src/tim.c ****   {
 1825              		.loc 1 348 7 is_stmt 0 view .LVU601
 1826 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1827              	.LVL89:
 348:Core/Src/tim.c ****   {
 1828              		.loc 1 348 6 view .LVU602
 1829 002e B0B9     		cbnz	r0, .L124
 1830              	.L120:
 352:Core/Src/tim.c ****   {
 1831              		.loc 1 352 3 is_stmt 1 view .LVU603
 352:Core/Src/tim.c ****   {
 1832              		.loc 1 352 7 is_stmt 0 view .LVU604
 1833 0030 0F48     		ldr	r0, .L127
 1834 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1835              	.LVL90:
 352:Core/Src/tim.c ****   {
 1836              		.loc 1 352 6 view .LVU605
 1837 0036 A8B9     		cbnz	r0, .L125
 1838              	.L121:
 356:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1839              		.loc 1 356 3 is_stmt 1 view .LVU606
 356:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1840              		.loc 1 356 20 is_stmt 0 view .LVU607
 1841 0038 6023     		movs	r3, #96
 1842 003a 0193     		str	r3, [sp, #4]
 357:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1843              		.loc 1 357 3 is_stmt 1 view .LVU608
 357:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1844              		.loc 1 357 19 is_stmt 0 view .LVU609
 1845 003c 42F20F73 		movw	r3, #9999
 1846 0040 0293     		str	r3, [sp, #8]
 358:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1847              		.loc 1 358 3 is_stmt 1 view .LVU610
 358:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1848              		.loc 1 358 24 is_stmt 0 view .LVU611
 1849 0042 0022     		movs	r2, #0
 1850 0044 0392     		str	r2, [sp, #12]
 359:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1851              		.loc 1 359 3 is_stmt 1 view .LVU612
 359:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1852              		.loc 1 359 24 is_stmt 0 view .LVU613
 1853 0046 0592     		str	r2, [sp, #20]
 360:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccBYPsbE.s 			page 59


 1854              		.loc 1 360 3 is_stmt 1 view .LVU614
 360:Core/Src/tim.c ****   {
 1855              		.loc 1 360 7 is_stmt 0 view .LVU615
 1856 0048 01A9     		add	r1, sp, #4
 1857 004a 0948     		ldr	r0, .L127
 1858 004c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1859              	.LVL91:
 360:Core/Src/tim.c ****   {
 1860              		.loc 1 360 6 view .LVU616
 1861 0050 58B9     		cbnz	r0, .L126
 1862              	.L122:
 367:Core/Src/tim.c **** 
 1863              		.loc 1 367 3 is_stmt 1 view .LVU617
 1864 0052 0748     		ldr	r0, .L127
 1865 0054 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1866              	.LVL92:
 369:Core/Src/tim.c **** /* TIM14 init function */
 1867              		.loc 1 369 1 is_stmt 0 view .LVU618
 1868 0058 09B0     		add	sp, sp, #36
 1869              	.LCFI29:
 1870              		.cfi_remember_state
 1871              		.cfi_def_cfa_offset 4
 1872              		@ sp needed
 1873 005a 5DF804FB 		ldr	pc, [sp], #4
 1874              	.L124:
 1875              	.LCFI30:
 1876              		.cfi_restore_state
 350:Core/Src/tim.c ****   }
 1877              		.loc 1 350 5 is_stmt 1 view .LVU619
 1878 005e FFF7FEFF 		bl	Error_Handler
 1879              	.LVL93:
 1880 0062 E5E7     		b	.L120
 1881              	.L125:
 354:Core/Src/tim.c ****   }
 1882              		.loc 1 354 5 view .LVU620
 1883 0064 FFF7FEFF 		bl	Error_Handler
 1884              	.LVL94:
 1885 0068 E6E7     		b	.L121
 1886              	.L126:
 362:Core/Src/tim.c ****   }
 1887              		.loc 1 362 5 view .LVU621
 1888 006a FFF7FEFF 		bl	Error_Handler
 1889              	.LVL95:
 1890 006e F0E7     		b	.L122
 1891              	.L128:
 1892              		.align	2
 1893              	.L127:
 1894 0070 00000000 		.word	.LANCHOR5
 1895 0074 001C0040 		.word	1073748992
 1896              		.cfi_endproc
 1897              	.LFE149:
 1899              		.section	.text.MX_TIM14_Init,"ax",%progbits
 1900              		.align	1
 1901              		.global	MX_TIM14_Init
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
ARM GAS  /tmp/ccBYPsbE.s 			page 60


 1905              		.fpu fpv5-d16
 1907              	MX_TIM14_Init:
 1908              	.LFB150:
 372:Core/Src/tim.c **** 
 1909              		.loc 1 372 1 view -0
 1910              		.cfi_startproc
 1911              		@ args = 0, pretend = 0, frame = 32
 1912              		@ frame_needed = 0, uses_anonymous_args = 0
 1913 0000 00B5     		push	{lr}
 1914              	.LCFI31:
 1915              		.cfi_def_cfa_offset 4
 1916              		.cfi_offset 14, -4
 1917 0002 89B0     		sub	sp, sp, #36
 1918              	.LCFI32:
 1919              		.cfi_def_cfa_offset 40
 378:Core/Src/tim.c **** 
 1920              		.loc 1 378 3 view .LVU623
 378:Core/Src/tim.c **** 
 1921              		.loc 1 378 22 is_stmt 0 view .LVU624
 1922 0004 0023     		movs	r3, #0
 1923 0006 0193     		str	r3, [sp, #4]
 1924 0008 0293     		str	r3, [sp, #8]
 1925 000a 0393     		str	r3, [sp, #12]
 1926 000c 0493     		str	r3, [sp, #16]
 1927 000e 0593     		str	r3, [sp, #20]
 1928 0010 0693     		str	r3, [sp, #24]
 1929 0012 0793     		str	r3, [sp, #28]
 383:Core/Src/tim.c ****   htim14.Init.Prescaler = 240-1;
 1930              		.loc 1 383 3 is_stmt 1 view .LVU625
 383:Core/Src/tim.c ****   htim14.Init.Prescaler = 240-1;
 1931              		.loc 1 383 19 is_stmt 0 view .LVU626
 1932 0014 1648     		ldr	r0, .L137
 1933 0016 174A     		ldr	r2, .L137+4
 1934 0018 0260     		str	r2, [r0]
 384:Core/Src/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 1935              		.loc 1 384 3 is_stmt 1 view .LVU627
 384:Core/Src/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 1936              		.loc 1 384 25 is_stmt 0 view .LVU628
 1937 001a EF22     		movs	r2, #239
 1938 001c 4260     		str	r2, [r0, #4]
 385:Core/Src/tim.c ****   htim14.Init.Period = 20000-1;
 1939              		.loc 1 385 3 is_stmt 1 view .LVU629
 385:Core/Src/tim.c ****   htim14.Init.Period = 20000-1;
 1940              		.loc 1 385 27 is_stmt 0 view .LVU630
 1941 001e 8360     		str	r3, [r0, #8]
 386:Core/Src/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1942              		.loc 1 386 3 is_stmt 1 view .LVU631
 386:Core/Src/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1943              		.loc 1 386 22 is_stmt 0 view .LVU632
 1944 0020 44F61F62 		movw	r2, #19999
 1945 0024 C260     		str	r2, [r0, #12]
 387:Core/Src/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1946              		.loc 1 387 3 is_stmt 1 view .LVU633
 387:Core/Src/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1947              		.loc 1 387 29 is_stmt 0 view .LVU634
 1948 0026 0361     		str	r3, [r0, #16]
 388:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
ARM GAS  /tmp/ccBYPsbE.s 			page 61


 1949              		.loc 1 388 3 is_stmt 1 view .LVU635
 388:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 1950              		.loc 1 388 33 is_stmt 0 view .LVU636
 1951 0028 8361     		str	r3, [r0, #24]
 389:Core/Src/tim.c ****   {
 1952              		.loc 1 389 3 is_stmt 1 view .LVU637
 389:Core/Src/tim.c ****   {
 1953              		.loc 1 389 7 is_stmt 0 view .LVU638
 1954 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1955              	.LVL96:
 389:Core/Src/tim.c ****   {
 1956              		.loc 1 389 6 view .LVU639
 1957 002e B0B9     		cbnz	r0, .L134
 1958              	.L130:
 393:Core/Src/tim.c ****   {
 1959              		.loc 1 393 3 is_stmt 1 view .LVU640
 393:Core/Src/tim.c ****   {
 1960              		.loc 1 393 7 is_stmt 0 view .LVU641
 1961 0030 0F48     		ldr	r0, .L137
 1962 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1963              	.LVL97:
 393:Core/Src/tim.c ****   {
 1964              		.loc 1 393 6 view .LVU642
 1965 0036 A8B9     		cbnz	r0, .L135
 1966              	.L131:
 397:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1967              		.loc 1 397 3 is_stmt 1 view .LVU643
 397:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 1968              		.loc 1 397 20 is_stmt 0 view .LVU644
 1969 0038 6023     		movs	r3, #96
 1970 003a 0193     		str	r3, [sp, #4]
 398:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1971              		.loc 1 398 3 is_stmt 1 view .LVU645
 398:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1972              		.loc 1 398 19 is_stmt 0 view .LVU646
 1973 003c 42F20F73 		movw	r3, #9999
 1974 0040 0293     		str	r3, [sp, #8]
 399:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1975              		.loc 1 399 3 is_stmt 1 view .LVU647
 399:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1976              		.loc 1 399 24 is_stmt 0 view .LVU648
 1977 0042 0022     		movs	r2, #0
 1978 0044 0392     		str	r2, [sp, #12]
 400:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1979              		.loc 1 400 3 is_stmt 1 view .LVU649
 400:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1980              		.loc 1 400 24 is_stmt 0 view .LVU650
 1981 0046 0592     		str	r2, [sp, #20]
 401:Core/Src/tim.c ****   {
 1982              		.loc 1 401 3 is_stmt 1 view .LVU651
 401:Core/Src/tim.c ****   {
 1983              		.loc 1 401 7 is_stmt 0 view .LVU652
 1984 0048 01A9     		add	r1, sp, #4
 1985 004a 0948     		ldr	r0, .L137
 1986 004c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1987              	.LVL98:
 401:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccBYPsbE.s 			page 62


 1988              		.loc 1 401 6 view .LVU653
 1989 0050 58B9     		cbnz	r0, .L136
 1990              	.L132:
 408:Core/Src/tim.c **** 
 1991              		.loc 1 408 3 is_stmt 1 view .LVU654
 1992 0052 0748     		ldr	r0, .L137
 1993 0054 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1994              	.LVL99:
 410:Core/Src/tim.c **** /* TIM15 init function */
 1995              		.loc 1 410 1 is_stmt 0 view .LVU655
 1996 0058 09B0     		add	sp, sp, #36
 1997              	.LCFI33:
 1998              		.cfi_remember_state
 1999              		.cfi_def_cfa_offset 4
 2000              		@ sp needed
 2001 005a 5DF804FB 		ldr	pc, [sp], #4
 2002              	.L134:
 2003              	.LCFI34:
 2004              		.cfi_restore_state
 391:Core/Src/tim.c ****   }
 2005              		.loc 1 391 5 is_stmt 1 view .LVU656
 2006 005e FFF7FEFF 		bl	Error_Handler
 2007              	.LVL100:
 2008 0062 E5E7     		b	.L130
 2009              	.L135:
 395:Core/Src/tim.c ****   }
 2010              		.loc 1 395 5 view .LVU657
 2011 0064 FFF7FEFF 		bl	Error_Handler
 2012              	.LVL101:
 2013 0068 E6E7     		b	.L131
 2014              	.L136:
 403:Core/Src/tim.c ****   }
 2015              		.loc 1 403 5 view .LVU658
 2016 006a FFF7FEFF 		bl	Error_Handler
 2017              	.LVL102:
 2018 006e F0E7     		b	.L132
 2019              	.L138:
 2020              		.align	2
 2021              	.L137:
 2022 0070 00000000 		.word	.LANCHOR6
 2023 0074 00200040 		.word	1073750016
 2024              		.cfi_endproc
 2025              	.LFE150:
 2027              		.section	.text.MX_TIM15_Init,"ax",%progbits
 2028              		.align	1
 2029              		.global	MX_TIM15_Init
 2030              		.syntax unified
 2031              		.thumb
 2032              		.thumb_func
 2033              		.fpu fpv5-d16
 2035              	MX_TIM15_Init:
 2036              	.LFB151:
 413:Core/Src/tim.c **** 
 2037              		.loc 1 413 1 view -0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 104
 2040              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccBYPsbE.s 			page 63


 2041 0000 10B5     		push	{r4, lr}
 2042              	.LCFI35:
 2043              		.cfi_def_cfa_offset 8
 2044              		.cfi_offset 4, -8
 2045              		.cfi_offset 14, -4
 2046 0002 9AB0     		sub	sp, sp, #104
 2047              	.LCFI36:
 2048              		.cfi_def_cfa_offset 112
 419:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2049              		.loc 1 419 3 view .LVU660
 419:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2050              		.loc 1 419 26 is_stmt 0 view .LVU661
 2051 0004 0024     		movs	r4, #0
 2052 0006 1694     		str	r4, [sp, #88]
 2053 0008 1794     		str	r4, [sp, #92]
 2054 000a 1894     		str	r4, [sp, #96]
 2055 000c 1994     		str	r4, [sp, #100]
 420:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2056              		.loc 1 420 3 is_stmt 1 view .LVU662
 420:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2057              		.loc 1 420 27 is_stmt 0 view .LVU663
 2058 000e 1394     		str	r4, [sp, #76]
 2059 0010 1494     		str	r4, [sp, #80]
 2060 0012 1594     		str	r4, [sp, #84]
 421:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2061              		.loc 1 421 3 is_stmt 1 view .LVU664
 421:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2062              		.loc 1 421 22 is_stmt 0 view .LVU665
 2063 0014 0C94     		str	r4, [sp, #48]
 2064 0016 0D94     		str	r4, [sp, #52]
 2065 0018 0E94     		str	r4, [sp, #56]
 2066 001a 0F94     		str	r4, [sp, #60]
 2067 001c 1094     		str	r4, [sp, #64]
 2068 001e 1194     		str	r4, [sp, #68]
 2069 0020 1294     		str	r4, [sp, #72]
 422:Core/Src/tim.c **** 
 2070              		.loc 1 422 3 is_stmt 1 view .LVU666
 422:Core/Src/tim.c **** 
 2071              		.loc 1 422 34 is_stmt 0 view .LVU667
 2072 0022 2C22     		movs	r2, #44
 2073 0024 2146     		mov	r1, r4
 2074 0026 01A8     		add	r0, sp, #4
 2075 0028 FFF7FEFF 		bl	memset
 2076              	.LVL103:
 427:Core/Src/tim.c ****   htim15.Init.Prescaler = 240-1;
 2077              		.loc 1 427 3 is_stmt 1 view .LVU668
 427:Core/Src/tim.c ****   htim15.Init.Prescaler = 240-1;
 2078              		.loc 1 427 19 is_stmt 0 view .LVU669
 2079 002c 2E48     		ldr	r0, .L153
 2080 002e 2F4B     		ldr	r3, .L153+4
 2081 0030 0360     		str	r3, [r0]
 428:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 2082              		.loc 1 428 3 is_stmt 1 view .LVU670
 428:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 2083              		.loc 1 428 25 is_stmt 0 view .LVU671
 2084 0032 EF23     		movs	r3, #239
 2085 0034 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccBYPsbE.s 			page 64


 429:Core/Src/tim.c ****   htim15.Init.Period = 20000-1;
 2086              		.loc 1 429 3 is_stmt 1 view .LVU672
 429:Core/Src/tim.c ****   htim15.Init.Period = 20000-1;
 2087              		.loc 1 429 27 is_stmt 0 view .LVU673
 2088 0036 8460     		str	r4, [r0, #8]
 430:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2089              		.loc 1 430 3 is_stmt 1 view .LVU674
 430:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2090              		.loc 1 430 22 is_stmt 0 view .LVU675
 2091 0038 44F61F63 		movw	r3, #19999
 2092 003c C360     		str	r3, [r0, #12]
 431:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 2093              		.loc 1 431 3 is_stmt 1 view .LVU676
 431:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 2094              		.loc 1 431 29 is_stmt 0 view .LVU677
 2095 003e 0461     		str	r4, [r0, #16]
 432:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2096              		.loc 1 432 3 is_stmt 1 view .LVU678
 432:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2097              		.loc 1 432 33 is_stmt 0 view .LVU679
 2098 0040 4461     		str	r4, [r0, #20]
 433:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 2099              		.loc 1 433 3 is_stmt 1 view .LVU680
 433:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 2100              		.loc 1 433 33 is_stmt 0 view .LVU681
 2101 0042 8461     		str	r4, [r0, #24]
 434:Core/Src/tim.c ****   {
 2102              		.loc 1 434 3 is_stmt 1 view .LVU682
 434:Core/Src/tim.c ****   {
 2103              		.loc 1 434 7 is_stmt 0 view .LVU683
 2104 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2105              	.LVL104:
 434:Core/Src/tim.c ****   {
 2106              		.loc 1 434 6 view .LVU684
 2107 0048 0028     		cmp	r0, #0
 2108 004a 3BD1     		bne	.L147
 2109              	.L140:
 438:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 2110              		.loc 1 438 3 is_stmt 1 view .LVU685
 438:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 2111              		.loc 1 438 34 is_stmt 0 view .LVU686
 2112 004c 4FF48053 		mov	r3, #4096
 2113 0050 1693     		str	r3, [sp, #88]
 439:Core/Src/tim.c ****   {
 2114              		.loc 1 439 3 is_stmt 1 view .LVU687
 439:Core/Src/tim.c ****   {
 2115              		.loc 1 439 7 is_stmt 0 view .LVU688
 2116 0052 16A9     		add	r1, sp, #88
 2117 0054 2448     		ldr	r0, .L153
 2118 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2119              	.LVL105:
 439:Core/Src/tim.c ****   {
 2120              		.loc 1 439 6 view .LVU689
 2121 005a 0028     		cmp	r0, #0
 2122 005c 35D1     		bne	.L148
 2123              	.L141:
 443:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccBYPsbE.s 			page 65


 2124              		.loc 1 443 3 is_stmt 1 view .LVU690
 443:Core/Src/tim.c ****   {
 2125              		.loc 1 443 7 is_stmt 0 view .LVU691
 2126 005e 2248     		ldr	r0, .L153
 2127 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2128              	.LVL106:
 443:Core/Src/tim.c ****   {
 2129              		.loc 1 443 6 view .LVU692
 2130 0064 0028     		cmp	r0, #0
 2131 0066 33D1     		bne	.L149
 2132              	.L142:
 447:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2133              		.loc 1 447 3 is_stmt 1 view .LVU693
 447:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2134              		.loc 1 447 37 is_stmt 0 view .LVU694
 2135 0068 0023     		movs	r3, #0
 2136 006a 1393     		str	r3, [sp, #76]
 448:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 2137              		.loc 1 448 3 is_stmt 1 view .LVU695
 448:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 2138              		.loc 1 448 33 is_stmt 0 view .LVU696
 2139 006c 1593     		str	r3, [sp, #84]
 449:Core/Src/tim.c ****   {
 2140              		.loc 1 449 3 is_stmt 1 view .LVU697
 449:Core/Src/tim.c ****   {
 2141              		.loc 1 449 7 is_stmt 0 view .LVU698
 2142 006e 13A9     		add	r1, sp, #76
 2143 0070 1D48     		ldr	r0, .L153
 2144 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2145              	.LVL107:
 449:Core/Src/tim.c ****   {
 2146              		.loc 1 449 6 view .LVU699
 2147 0076 0028     		cmp	r0, #0
 2148 0078 2DD1     		bne	.L150
 2149              	.L143:
 453:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2150              		.loc 1 453 3 is_stmt 1 view .LVU700
 453:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2151              		.loc 1 453 20 is_stmt 0 view .LVU701
 2152 007a 6023     		movs	r3, #96
 2153 007c 0C93     		str	r3, [sp, #48]
 454:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2154              		.loc 1 454 3 is_stmt 1 view .LVU702
 454:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2155              		.loc 1 454 19 is_stmt 0 view .LVU703
 2156 007e 42F20F73 		movw	r3, #9999
 2157 0082 0D93     		str	r3, [sp, #52]
 455:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2158              		.loc 1 455 3 is_stmt 1 view .LVU704
 455:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2159              		.loc 1 455 24 is_stmt 0 view .LVU705
 2160 0084 0022     		movs	r2, #0
 2161 0086 0E92     		str	r2, [sp, #56]
 456:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2162              		.loc 1 456 3 is_stmt 1 view .LVU706
 456:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2163              		.loc 1 456 25 is_stmt 0 view .LVU707
ARM GAS  /tmp/ccBYPsbE.s 			page 66


 2164 0088 0F92     		str	r2, [sp, #60]
 457:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2165              		.loc 1 457 3 is_stmt 1 view .LVU708
 457:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2166              		.loc 1 457 24 is_stmt 0 view .LVU709
 2167 008a 1092     		str	r2, [sp, #64]
 458:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2168              		.loc 1 458 3 is_stmt 1 view .LVU710
 458:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2169              		.loc 1 458 25 is_stmt 0 view .LVU711
 2170 008c 1192     		str	r2, [sp, #68]
 459:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2171              		.loc 1 459 3 is_stmt 1 view .LVU712
 459:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2172              		.loc 1 459 26 is_stmt 0 view .LVU713
 2173 008e 1292     		str	r2, [sp, #72]
 460:Core/Src/tim.c ****   {
 2174              		.loc 1 460 3 is_stmt 1 view .LVU714
 460:Core/Src/tim.c ****   {
 2175              		.loc 1 460 7 is_stmt 0 view .LVU715
 2176 0090 0CA9     		add	r1, sp, #48
 2177 0092 1548     		ldr	r0, .L153
 2178 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2179              	.LVL108:
 460:Core/Src/tim.c ****   {
 2180              		.loc 1 460 6 view .LVU716
 2181 0098 00BB     		cbnz	r0, .L151
 2182              	.L144:
 464:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2183              		.loc 1 464 3 is_stmt 1 view .LVU717
 464:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2184              		.loc 1 464 40 is_stmt 0 view .LVU718
 2185 009a 0023     		movs	r3, #0
 2186 009c 0193     		str	r3, [sp, #4]
 465:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2187              		.loc 1 465 3 is_stmt 1 view .LVU719
 465:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2188              		.loc 1 465 41 is_stmt 0 view .LVU720
 2189 009e 0293     		str	r3, [sp, #8]
 466:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2190              		.loc 1 466 3 is_stmt 1 view .LVU721
 466:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2191              		.loc 1 466 34 is_stmt 0 view .LVU722
 2192 00a0 0393     		str	r3, [sp, #12]
 467:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2193              		.loc 1 467 3 is_stmt 1 view .LVU723
 467:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2194              		.loc 1 467 33 is_stmt 0 view .LVU724
 2195 00a2 0493     		str	r3, [sp, #16]
 468:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2196              		.loc 1 468 3 is_stmt 1 view .LVU725
 468:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2197              		.loc 1 468 35 is_stmt 0 view .LVU726
 2198 00a4 0593     		str	r3, [sp, #20]
 469:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2199              		.loc 1 469 3 is_stmt 1 view .LVU727
 469:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
ARM GAS  /tmp/ccBYPsbE.s 			page 67


 2200              		.loc 1 469 38 is_stmt 0 view .LVU728
 2201 00a6 4FF40052 		mov	r2, #8192
 2202 00aa 0692     		str	r2, [sp, #24]
 470:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2203              		.loc 1 470 3 is_stmt 1 view .LVU729
 470:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2204              		.loc 1 470 36 is_stmt 0 view .LVU730
 2205 00ac 0793     		str	r3, [sp, #28]
 471:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 2206              		.loc 1 471 3 is_stmt 1 view .LVU731
 471:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 2207              		.loc 1 471 40 is_stmt 0 view .LVU732
 2208 00ae 0B93     		str	r3, [sp, #44]
 472:Core/Src/tim.c ****   {
 2209              		.loc 1 472 3 is_stmt 1 view .LVU733
 472:Core/Src/tim.c ****   {
 2210              		.loc 1 472 7 is_stmt 0 view .LVU734
 2211 00b0 01A9     		add	r1, sp, #4
 2212 00b2 0D48     		ldr	r0, .L153
 2213 00b4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2214              	.LVL109:
 472:Core/Src/tim.c ****   {
 2215              		.loc 1 472 6 view .LVU735
 2216 00b8 98B9     		cbnz	r0, .L152
 2217              	.L145:
 479:Core/Src/tim.c **** 
 2218              		.loc 1 479 3 is_stmt 1 view .LVU736
 2219 00ba 0B48     		ldr	r0, .L153
 2220 00bc FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2221              	.LVL110:
 481:Core/Src/tim.c **** /* TIM16 init function */
 2222              		.loc 1 481 1 is_stmt 0 view .LVU737
 2223 00c0 1AB0     		add	sp, sp, #104
 2224              	.LCFI37:
 2225              		.cfi_remember_state
 2226              		.cfi_def_cfa_offset 8
 2227              		@ sp needed
 2228 00c2 10BD     		pop	{r4, pc}
 2229              	.L147:
 2230              	.LCFI38:
 2231              		.cfi_restore_state
 436:Core/Src/tim.c ****   }
 2232              		.loc 1 436 5 is_stmt 1 view .LVU738
 2233 00c4 FFF7FEFF 		bl	Error_Handler
 2234              	.LVL111:
 2235 00c8 C0E7     		b	.L140
 2236              	.L148:
 441:Core/Src/tim.c ****   }
 2237              		.loc 1 441 5 view .LVU739
 2238 00ca FFF7FEFF 		bl	Error_Handler
 2239              	.LVL112:
 2240 00ce C6E7     		b	.L141
 2241              	.L149:
 445:Core/Src/tim.c ****   }
 2242              		.loc 1 445 5 view .LVU740
 2243 00d0 FFF7FEFF 		bl	Error_Handler
 2244              	.LVL113:
ARM GAS  /tmp/ccBYPsbE.s 			page 68


 2245 00d4 C8E7     		b	.L142
 2246              	.L150:
 451:Core/Src/tim.c ****   }
 2247              		.loc 1 451 5 view .LVU741
 2248 00d6 FFF7FEFF 		bl	Error_Handler
 2249              	.LVL114:
 2250 00da CEE7     		b	.L143
 2251              	.L151:
 462:Core/Src/tim.c ****   }
 2252              		.loc 1 462 5 view .LVU742
 2253 00dc FFF7FEFF 		bl	Error_Handler
 2254              	.LVL115:
 2255 00e0 DBE7     		b	.L144
 2256              	.L152:
 474:Core/Src/tim.c ****   }
 2257              		.loc 1 474 5 view .LVU743
 2258 00e2 FFF7FEFF 		bl	Error_Handler
 2259              	.LVL116:
 2260 00e6 E8E7     		b	.L145
 2261              	.L154:
 2262              		.align	2
 2263              	.L153:
 2264 00e8 00000000 		.word	.LANCHOR7
 2265 00ec 00400140 		.word	1073823744
 2266              		.cfi_endproc
 2267              	.LFE151:
 2269              		.section	.text.MX_TIM16_Init,"ax",%progbits
 2270              		.align	1
 2271              		.global	MX_TIM16_Init
 2272              		.syntax unified
 2273              		.thumb
 2274              		.thumb_func
 2275              		.fpu fpv5-d16
 2277              	MX_TIM16_Init:
 2278              	.LFB152:
 484:Core/Src/tim.c **** 
 2279              		.loc 1 484 1 view -0
 2280              		.cfi_startproc
 2281              		@ args = 0, pretend = 0, frame = 72
 2282              		@ frame_needed = 0, uses_anonymous_args = 0
 2283 0000 10B5     		push	{r4, lr}
 2284              	.LCFI39:
 2285              		.cfi_def_cfa_offset 8
 2286              		.cfi_offset 4, -8
 2287              		.cfi_offset 14, -4
 2288 0002 92B0     		sub	sp, sp, #72
 2289              	.LCFI40:
 2290              		.cfi_def_cfa_offset 80
 490:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2291              		.loc 1 490 3 view .LVU745
 490:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2292              		.loc 1 490 22 is_stmt 0 view .LVU746
 2293 0004 0024     		movs	r4, #0
 2294 0006 0B94     		str	r4, [sp, #44]
 2295 0008 0C94     		str	r4, [sp, #48]
 2296 000a 0D94     		str	r4, [sp, #52]
 2297 000c 0E94     		str	r4, [sp, #56]
ARM GAS  /tmp/ccBYPsbE.s 			page 69


 2298 000e 0F94     		str	r4, [sp, #60]
 2299 0010 1094     		str	r4, [sp, #64]
 2300 0012 1194     		str	r4, [sp, #68]
 491:Core/Src/tim.c **** 
 2301              		.loc 1 491 3 is_stmt 1 view .LVU747
 491:Core/Src/tim.c **** 
 2302              		.loc 1 491 34 is_stmt 0 view .LVU748
 2303 0014 2C22     		movs	r2, #44
 2304 0016 2146     		mov	r1, r4
 2305 0018 6846     		mov	r0, sp
 2306 001a FFF7FEFF 		bl	memset
 2307              	.LVL117:
 496:Core/Src/tim.c ****   htim16.Init.Prescaler = 240-1;
 2308              		.loc 1 496 3 is_stmt 1 view .LVU749
 496:Core/Src/tim.c ****   htim16.Init.Prescaler = 240-1;
 2309              		.loc 1 496 19 is_stmt 0 view .LVU750
 2310 001e 2248     		ldr	r0, .L165
 2311 0020 224B     		ldr	r3, .L165+4
 2312 0022 0360     		str	r3, [r0]
 497:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 2313              		.loc 1 497 3 is_stmt 1 view .LVU751
 497:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 2314              		.loc 1 497 25 is_stmt 0 view .LVU752
 2315 0024 EF23     		movs	r3, #239
 2316 0026 4360     		str	r3, [r0, #4]
 498:Core/Src/tim.c ****   htim16.Init.Period = 20000-1;
 2317              		.loc 1 498 3 is_stmt 1 view .LVU753
 498:Core/Src/tim.c ****   htim16.Init.Period = 20000-1;
 2318              		.loc 1 498 27 is_stmt 0 view .LVU754
 2319 0028 8460     		str	r4, [r0, #8]
 499:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2320              		.loc 1 499 3 is_stmt 1 view .LVU755
 499:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2321              		.loc 1 499 22 is_stmt 0 view .LVU756
 2322 002a 44F61F63 		movw	r3, #19999
 2323 002e C360     		str	r3, [r0, #12]
 500:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 2324              		.loc 1 500 3 is_stmt 1 view .LVU757
 500:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 2325              		.loc 1 500 29 is_stmt 0 view .LVU758
 2326 0030 0461     		str	r4, [r0, #16]
 501:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2327              		.loc 1 501 3 is_stmt 1 view .LVU759
 501:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2328              		.loc 1 501 33 is_stmt 0 view .LVU760
 2329 0032 4461     		str	r4, [r0, #20]
 502:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 2330              		.loc 1 502 3 is_stmt 1 view .LVU761
 502:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 2331              		.loc 1 502 33 is_stmt 0 view .LVU762
 2332 0034 8461     		str	r4, [r0, #24]
 503:Core/Src/tim.c ****   {
 2333              		.loc 1 503 3 is_stmt 1 view .LVU763
 503:Core/Src/tim.c ****   {
 2334              		.loc 1 503 7 is_stmt 0 view .LVU764
 2335 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2336              	.LVL118:
ARM GAS  /tmp/ccBYPsbE.s 			page 70


 503:Core/Src/tim.c ****   {
 2337              		.loc 1 503 6 view .LVU765
 2338 003a 40BB     		cbnz	r0, .L161
 2339              	.L156:
 507:Core/Src/tim.c ****   {
 2340              		.loc 1 507 3 is_stmt 1 view .LVU766
 507:Core/Src/tim.c ****   {
 2341              		.loc 1 507 7 is_stmt 0 view .LVU767
 2342 003c 1A48     		ldr	r0, .L165
 2343 003e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2344              	.LVL119:
 507:Core/Src/tim.c ****   {
 2345              		.loc 1 507 6 view .LVU768
 2346 0042 38BB     		cbnz	r0, .L162
 2347              	.L157:
 511:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2348              		.loc 1 511 3 is_stmt 1 view .LVU769
 511:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2349              		.loc 1 511 20 is_stmt 0 view .LVU770
 2350 0044 6023     		movs	r3, #96
 2351 0046 0B93     		str	r3, [sp, #44]
 512:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2352              		.loc 1 512 3 is_stmt 1 view .LVU771
 512:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2353              		.loc 1 512 19 is_stmt 0 view .LVU772
 2354 0048 42F20F73 		movw	r3, #9999
 2355 004c 0C93     		str	r3, [sp, #48]
 513:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2356              		.loc 1 513 3 is_stmt 1 view .LVU773
 513:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2357              		.loc 1 513 24 is_stmt 0 view .LVU774
 2358 004e 0022     		movs	r2, #0
 2359 0050 0D92     		str	r2, [sp, #52]
 514:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2360              		.loc 1 514 3 is_stmt 1 view .LVU775
 514:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2361              		.loc 1 514 25 is_stmt 0 view .LVU776
 2362 0052 0E92     		str	r2, [sp, #56]
 515:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2363              		.loc 1 515 3 is_stmt 1 view .LVU777
 515:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2364              		.loc 1 515 24 is_stmt 0 view .LVU778
 2365 0054 0F92     		str	r2, [sp, #60]
 516:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2366              		.loc 1 516 3 is_stmt 1 view .LVU779
 516:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2367              		.loc 1 516 25 is_stmt 0 view .LVU780
 2368 0056 1092     		str	r2, [sp, #64]
 517:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2369              		.loc 1 517 3 is_stmt 1 view .LVU781
 517:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2370              		.loc 1 517 26 is_stmt 0 view .LVU782
 2371 0058 1192     		str	r2, [sp, #68]
 518:Core/Src/tim.c ****   {
 2372              		.loc 1 518 3 is_stmt 1 view .LVU783
 518:Core/Src/tim.c ****   {
 2373              		.loc 1 518 7 is_stmt 0 view .LVU784
ARM GAS  /tmp/ccBYPsbE.s 			page 71


 2374 005a 0BA9     		add	r1, sp, #44
 2375 005c 1248     		ldr	r0, .L165
 2376 005e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2377              	.LVL120:
 518:Core/Src/tim.c ****   {
 2378              		.loc 1 518 6 view .LVU785
 2379 0062 D0B9     		cbnz	r0, .L163
 2380              	.L158:
 522:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2381              		.loc 1 522 3 is_stmt 1 view .LVU786
 522:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2382              		.loc 1 522 40 is_stmt 0 view .LVU787
 2383 0064 0023     		movs	r3, #0
 2384 0066 0093     		str	r3, [sp]
 523:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2385              		.loc 1 523 3 is_stmt 1 view .LVU788
 523:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2386              		.loc 1 523 41 is_stmt 0 view .LVU789
 2387 0068 0193     		str	r3, [sp, #4]
 524:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2388              		.loc 1 524 3 is_stmt 1 view .LVU790
 524:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2389              		.loc 1 524 34 is_stmt 0 view .LVU791
 2390 006a 0293     		str	r3, [sp, #8]
 525:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2391              		.loc 1 525 3 is_stmt 1 view .LVU792
 525:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2392              		.loc 1 525 33 is_stmt 0 view .LVU793
 2393 006c 0393     		str	r3, [sp, #12]
 526:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2394              		.loc 1 526 3 is_stmt 1 view .LVU794
 526:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2395              		.loc 1 526 35 is_stmt 0 view .LVU795
 2396 006e 0493     		str	r3, [sp, #16]
 527:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2397              		.loc 1 527 3 is_stmt 1 view .LVU796
 527:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2398              		.loc 1 527 38 is_stmt 0 view .LVU797
 2399 0070 4FF40052 		mov	r2, #8192
 2400 0074 0592     		str	r2, [sp, #20]
 528:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2401              		.loc 1 528 3 is_stmt 1 view .LVU798
 528:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2402              		.loc 1 528 36 is_stmt 0 view .LVU799
 2403 0076 0693     		str	r3, [sp, #24]
 529:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 2404              		.loc 1 529 3 is_stmt 1 view .LVU800
 529:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 2405              		.loc 1 529 40 is_stmt 0 view .LVU801
 2406 0078 0A93     		str	r3, [sp, #40]
 530:Core/Src/tim.c ****   {
 2407              		.loc 1 530 3 is_stmt 1 view .LVU802
 530:Core/Src/tim.c ****   {
 2408              		.loc 1 530 7 is_stmt 0 view .LVU803
 2409 007a 6946     		mov	r1, sp
 2410 007c 0A48     		ldr	r0, .L165
 2411 007e FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
ARM GAS  /tmp/ccBYPsbE.s 			page 72


 2412              	.LVL121:
 530:Core/Src/tim.c ****   {
 2413              		.loc 1 530 6 view .LVU804
 2414 0082 68B9     		cbnz	r0, .L164
 2415              	.L159:
 537:Core/Src/tim.c **** 
 2416              		.loc 1 537 3 is_stmt 1 view .LVU805
 2417 0084 0848     		ldr	r0, .L165
 2418 0086 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2419              	.LVL122:
 539:Core/Src/tim.c **** /* TIM17 init function */
 2420              		.loc 1 539 1 is_stmt 0 view .LVU806
 2421 008a 12B0     		add	sp, sp, #72
 2422              	.LCFI41:
 2423              		.cfi_remember_state
 2424              		.cfi_def_cfa_offset 8
 2425              		@ sp needed
 2426 008c 10BD     		pop	{r4, pc}
 2427              	.L161:
 2428              	.LCFI42:
 2429              		.cfi_restore_state
 505:Core/Src/tim.c ****   }
 2430              		.loc 1 505 5 is_stmt 1 view .LVU807
 2431 008e FFF7FEFF 		bl	Error_Handler
 2432              	.LVL123:
 2433 0092 D3E7     		b	.L156
 2434              	.L162:
 509:Core/Src/tim.c ****   }
 2435              		.loc 1 509 5 view .LVU808
 2436 0094 FFF7FEFF 		bl	Error_Handler
 2437              	.LVL124:
 2438 0098 D4E7     		b	.L157
 2439              	.L163:
 520:Core/Src/tim.c ****   }
 2440              		.loc 1 520 5 view .LVU809
 2441 009a FFF7FEFF 		bl	Error_Handler
 2442              	.LVL125:
 2443 009e E1E7     		b	.L158
 2444              	.L164:
 532:Core/Src/tim.c ****   }
 2445              		.loc 1 532 5 view .LVU810
 2446 00a0 FFF7FEFF 		bl	Error_Handler
 2447              	.LVL126:
 2448 00a4 EEE7     		b	.L159
 2449              	.L166:
 2450 00a6 00BF     		.align	2
 2451              	.L165:
 2452 00a8 00000000 		.word	.LANCHOR8
 2453 00ac 00440140 		.word	1073824768
 2454              		.cfi_endproc
 2455              	.LFE152:
 2457              		.section	.text.MX_TIM17_Init,"ax",%progbits
 2458              		.align	1
 2459              		.global	MX_TIM17_Init
 2460              		.syntax unified
 2461              		.thumb
 2462              		.thumb_func
ARM GAS  /tmp/ccBYPsbE.s 			page 73


 2463              		.fpu fpv5-d16
 2465              	MX_TIM17_Init:
 2466              	.LFB153:
 542:Core/Src/tim.c **** 
 2467              		.loc 1 542 1 view -0
 2468              		.cfi_startproc
 2469              		@ args = 0, pretend = 0, frame = 72
 2470              		@ frame_needed = 0, uses_anonymous_args = 0
 2471 0000 10B5     		push	{r4, lr}
 2472              	.LCFI43:
 2473              		.cfi_def_cfa_offset 8
 2474              		.cfi_offset 4, -8
 2475              		.cfi_offset 14, -4
 2476 0002 92B0     		sub	sp, sp, #72
 2477              	.LCFI44:
 2478              		.cfi_def_cfa_offset 80
 548:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2479              		.loc 1 548 3 view .LVU812
 548:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2480              		.loc 1 548 22 is_stmt 0 view .LVU813
 2481 0004 0024     		movs	r4, #0
 2482 0006 0B94     		str	r4, [sp, #44]
 2483 0008 0C94     		str	r4, [sp, #48]
 2484 000a 0D94     		str	r4, [sp, #52]
 2485 000c 0E94     		str	r4, [sp, #56]
 2486 000e 0F94     		str	r4, [sp, #60]
 2487 0010 1094     		str	r4, [sp, #64]
 2488 0012 1194     		str	r4, [sp, #68]
 549:Core/Src/tim.c **** 
 2489              		.loc 1 549 3 is_stmt 1 view .LVU814
 549:Core/Src/tim.c **** 
 2490              		.loc 1 549 34 is_stmt 0 view .LVU815
 2491 0014 2C22     		movs	r2, #44
 2492 0016 2146     		mov	r1, r4
 2493 0018 6846     		mov	r0, sp
 2494 001a FFF7FEFF 		bl	memset
 2495              	.LVL127:
 554:Core/Src/tim.c ****   htim17.Init.Prescaler = 240-1;
 2496              		.loc 1 554 3 is_stmt 1 view .LVU816
 554:Core/Src/tim.c ****   htim17.Init.Prescaler = 240-1;
 2497              		.loc 1 554 19 is_stmt 0 view .LVU817
 2498 001e 2248     		ldr	r0, .L177
 2499 0020 224B     		ldr	r3, .L177+4
 2500 0022 0360     		str	r3, [r0]
 555:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 2501              		.loc 1 555 3 is_stmt 1 view .LVU818
 555:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 2502              		.loc 1 555 25 is_stmt 0 view .LVU819
 2503 0024 EF23     		movs	r3, #239
 2504 0026 4360     		str	r3, [r0, #4]
 556:Core/Src/tim.c ****   htim17.Init.Period = 20000-1;
 2505              		.loc 1 556 3 is_stmt 1 view .LVU820
 556:Core/Src/tim.c ****   htim17.Init.Period = 20000-1;
 2506              		.loc 1 556 27 is_stmt 0 view .LVU821
 2507 0028 8460     		str	r4, [r0, #8]
 557:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2508              		.loc 1 557 3 is_stmt 1 view .LVU822
ARM GAS  /tmp/ccBYPsbE.s 			page 74


 557:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2509              		.loc 1 557 22 is_stmt 0 view .LVU823
 2510 002a 44F61F63 		movw	r3, #19999
 2511 002e C360     		str	r3, [r0, #12]
 558:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 2512              		.loc 1 558 3 is_stmt 1 view .LVU824
 558:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 2513              		.loc 1 558 29 is_stmt 0 view .LVU825
 2514 0030 0461     		str	r4, [r0, #16]
 559:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2515              		.loc 1 559 3 is_stmt 1 view .LVU826
 559:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2516              		.loc 1 559 33 is_stmt 0 view .LVU827
 2517 0032 4461     		str	r4, [r0, #20]
 560:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 2518              		.loc 1 560 3 is_stmt 1 view .LVU828
 560:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 2519              		.loc 1 560 33 is_stmt 0 view .LVU829
 2520 0034 8461     		str	r4, [r0, #24]
 561:Core/Src/tim.c ****   {
 2521              		.loc 1 561 3 is_stmt 1 view .LVU830
 561:Core/Src/tim.c ****   {
 2522              		.loc 1 561 7 is_stmt 0 view .LVU831
 2523 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2524              	.LVL128:
 561:Core/Src/tim.c ****   {
 2525              		.loc 1 561 6 view .LVU832
 2526 003a 40BB     		cbnz	r0, .L173
 2527              	.L168:
 565:Core/Src/tim.c ****   {
 2528              		.loc 1 565 3 is_stmt 1 view .LVU833
 565:Core/Src/tim.c ****   {
 2529              		.loc 1 565 7 is_stmt 0 view .LVU834
 2530 003c 1A48     		ldr	r0, .L177
 2531 003e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2532              	.LVL129:
 565:Core/Src/tim.c ****   {
 2533              		.loc 1 565 6 view .LVU835
 2534 0042 38BB     		cbnz	r0, .L174
 2535              	.L169:
 569:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2536              		.loc 1 569 3 is_stmt 1 view .LVU836
 569:Core/Src/tim.c ****   sConfigOC.Pulse = 10000-1;
 2537              		.loc 1 569 20 is_stmt 0 view .LVU837
 2538 0044 6023     		movs	r3, #96
 2539 0046 0B93     		str	r3, [sp, #44]
 570:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2540              		.loc 1 570 3 is_stmt 1 view .LVU838
 570:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2541              		.loc 1 570 19 is_stmt 0 view .LVU839
 2542 0048 42F20F73 		movw	r3, #9999
 2543 004c 0C93     		str	r3, [sp, #48]
 571:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2544              		.loc 1 571 3 is_stmt 1 view .LVU840
 571:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2545              		.loc 1 571 24 is_stmt 0 view .LVU841
 2546 004e 0022     		movs	r2, #0
ARM GAS  /tmp/ccBYPsbE.s 			page 75


 2547 0050 0D92     		str	r2, [sp, #52]
 572:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2548              		.loc 1 572 3 is_stmt 1 view .LVU842
 572:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2549              		.loc 1 572 25 is_stmt 0 view .LVU843
 2550 0052 0E92     		str	r2, [sp, #56]
 573:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2551              		.loc 1 573 3 is_stmt 1 view .LVU844
 573:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2552              		.loc 1 573 24 is_stmt 0 view .LVU845
 2553 0054 0F92     		str	r2, [sp, #60]
 574:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2554              		.loc 1 574 3 is_stmt 1 view .LVU846
 574:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2555              		.loc 1 574 25 is_stmt 0 view .LVU847
 2556 0056 1092     		str	r2, [sp, #64]
 575:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2557              		.loc 1 575 3 is_stmt 1 view .LVU848
 575:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2558              		.loc 1 575 26 is_stmt 0 view .LVU849
 2559 0058 1192     		str	r2, [sp, #68]
 576:Core/Src/tim.c ****   {
 2560              		.loc 1 576 3 is_stmt 1 view .LVU850
 576:Core/Src/tim.c ****   {
 2561              		.loc 1 576 7 is_stmt 0 view .LVU851
 2562 005a 0BA9     		add	r1, sp, #44
 2563 005c 1248     		ldr	r0, .L177
 2564 005e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2565              	.LVL130:
 576:Core/Src/tim.c ****   {
 2566              		.loc 1 576 6 view .LVU852
 2567 0062 D0B9     		cbnz	r0, .L175
 2568              	.L170:
 580:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2569              		.loc 1 580 3 is_stmt 1 view .LVU853
 580:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2570              		.loc 1 580 40 is_stmt 0 view .LVU854
 2571 0064 0023     		movs	r3, #0
 2572 0066 0093     		str	r3, [sp]
 581:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2573              		.loc 1 581 3 is_stmt 1 view .LVU855
 581:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2574              		.loc 1 581 41 is_stmt 0 view .LVU856
 2575 0068 0193     		str	r3, [sp, #4]
 582:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2576              		.loc 1 582 3 is_stmt 1 view .LVU857
 582:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2577              		.loc 1 582 34 is_stmt 0 view .LVU858
 2578 006a 0293     		str	r3, [sp, #8]
 583:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2579              		.loc 1 583 3 is_stmt 1 view .LVU859
 583:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2580              		.loc 1 583 33 is_stmt 0 view .LVU860
 2581 006c 0393     		str	r3, [sp, #12]
 584:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2582              		.loc 1 584 3 is_stmt 1 view .LVU861
 584:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  /tmp/ccBYPsbE.s 			page 76


 2583              		.loc 1 584 35 is_stmt 0 view .LVU862
 2584 006e 0493     		str	r3, [sp, #16]
 585:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2585              		.loc 1 585 3 is_stmt 1 view .LVU863
 585:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2586              		.loc 1 585 38 is_stmt 0 view .LVU864
 2587 0070 4FF40052 		mov	r2, #8192
 2588 0074 0592     		str	r2, [sp, #20]
 586:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2589              		.loc 1 586 3 is_stmt 1 view .LVU865
 586:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2590              		.loc 1 586 36 is_stmt 0 view .LVU866
 2591 0076 0693     		str	r3, [sp, #24]
 587:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 2592              		.loc 1 587 3 is_stmt 1 view .LVU867
 587:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 2593              		.loc 1 587 40 is_stmt 0 view .LVU868
 2594 0078 0A93     		str	r3, [sp, #40]
 588:Core/Src/tim.c ****   {
 2595              		.loc 1 588 3 is_stmt 1 view .LVU869
 588:Core/Src/tim.c ****   {
 2596              		.loc 1 588 7 is_stmt 0 view .LVU870
 2597 007a 6946     		mov	r1, sp
 2598 007c 0A48     		ldr	r0, .L177
 2599 007e FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2600              	.LVL131:
 588:Core/Src/tim.c ****   {
 2601              		.loc 1 588 6 view .LVU871
 2602 0082 68B9     		cbnz	r0, .L176
 2603              	.L171:
 595:Core/Src/tim.c **** 
 2604              		.loc 1 595 3 is_stmt 1 view .LVU872
 2605 0084 0848     		ldr	r0, .L177
 2606 0086 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2607              	.LVL132:
 597:Core/Src/tim.c **** 
 2608              		.loc 1 597 1 is_stmt 0 view .LVU873
 2609 008a 12B0     		add	sp, sp, #72
 2610              	.LCFI45:
 2611              		.cfi_remember_state
 2612              		.cfi_def_cfa_offset 8
 2613              		@ sp needed
 2614 008c 10BD     		pop	{r4, pc}
 2615              	.L173:
 2616              	.LCFI46:
 2617              		.cfi_restore_state
 563:Core/Src/tim.c ****   }
 2618              		.loc 1 563 5 is_stmt 1 view .LVU874
 2619 008e FFF7FEFF 		bl	Error_Handler
 2620              	.LVL133:
 2621 0092 D3E7     		b	.L168
 2622              	.L174:
 567:Core/Src/tim.c ****   }
 2623              		.loc 1 567 5 view .LVU875
 2624 0094 FFF7FEFF 		bl	Error_Handler
 2625              	.LVL134:
 2626 0098 D4E7     		b	.L169
ARM GAS  /tmp/ccBYPsbE.s 			page 77


 2627              	.L175:
 578:Core/Src/tim.c ****   }
 2628              		.loc 1 578 5 view .LVU876
 2629 009a FFF7FEFF 		bl	Error_Handler
 2630              	.LVL135:
 2631 009e E1E7     		b	.L170
 2632              	.L176:
 590:Core/Src/tim.c ****   }
 2633              		.loc 1 590 5 view .LVU877
 2634 00a0 FFF7FEFF 		bl	Error_Handler
 2635              	.LVL136:
 2636 00a4 EEE7     		b	.L171
 2637              	.L178:
 2638 00a6 00BF     		.align	2
 2639              	.L177:
 2640 00a8 00000000 		.word	.LANCHOR9
 2641 00ac 00480140 		.word	1073825792
 2642              		.cfi_endproc
 2643              	.LFE153:
 2645              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2646              		.align	1
 2647              		.global	HAL_TIM_Base_MspDeInit
 2648              		.syntax unified
 2649              		.thumb
 2650              		.thumb_func
 2651              		.fpu fpv5-d16
 2653              	HAL_TIM_Base_MspDeInit:
 2654              	.LVL137:
 2655              	.LFB156:
 928:Core/Src/tim.c **** 
 929:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 930:Core/Src/tim.c **** {
 2656              		.loc 1 930 1 view -0
 2657              		.cfi_startproc
 2658              		@ args = 0, pretend = 0, frame = 0
 2659              		@ frame_needed = 0, uses_anonymous_args = 0
 2660              		@ link register save eliminated.
 931:Core/Src/tim.c **** 
 932:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 2661              		.loc 1 932 3 view .LVU879
 2662              		.loc 1 932 20 is_stmt 0 view .LVU880
 2663 0000 0368     		ldr	r3, [r0]
 2664              		.loc 1 932 5 view .LVU881
 2665 0002 374A     		ldr	r2, .L200
 2666 0004 9342     		cmp	r3, r2
 2667 0006 1BD0     		beq	.L190
 933:Core/Src/tim.c ****   {
 934:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 935:Core/Src/tim.c **** 
 936:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 937:Core/Src/tim.c ****     /* Peripheral clock disable */
 938:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 939:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 940:Core/Src/tim.c **** 
 941:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 942:Core/Src/tim.c ****   }
 943:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
ARM GAS  /tmp/ccBYPsbE.s 			page 78


 2668              		.loc 1 943 8 is_stmt 1 view .LVU882
 2669              		.loc 1 943 10 is_stmt 0 view .LVU883
 2670 0008 364A     		ldr	r2, .L200+4
 2671 000a 9342     		cmp	r3, r2
 2672 000c 20D0     		beq	.L191
 944:Core/Src/tim.c ****   {
 945:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 946:Core/Src/tim.c **** 
 947:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 948:Core/Src/tim.c ****     /* Peripheral clock disable */
 949:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 950:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 951:Core/Src/tim.c **** 
 952:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 953:Core/Src/tim.c ****   }
 954:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 2673              		.loc 1 954 8 is_stmt 1 view .LVU884
 2674              		.loc 1 954 10 is_stmt 0 view .LVU885
 2675 000e 364A     		ldr	r2, .L200+8
 2676 0010 9342     		cmp	r3, r2
 2677 0012 25D0     		beq	.L192
 955:Core/Src/tim.c ****   {
 956:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 957:Core/Src/tim.c **** 
 958:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 959:Core/Src/tim.c ****     /* Peripheral clock disable */
 960:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 961:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 962:Core/Src/tim.c **** 
 963:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 964:Core/Src/tim.c ****   }
 965:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 2678              		.loc 1 965 8 is_stmt 1 view .LVU886
 2679              		.loc 1 965 10 is_stmt 0 view .LVU887
 2680 0014 354A     		ldr	r2, .L200+12
 2681 0016 9342     		cmp	r3, r2
 2682 0018 2AD0     		beq	.L193
 966:Core/Src/tim.c ****   {
 967:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 968:Core/Src/tim.c **** 
 969:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 970:Core/Src/tim.c ****     /* Peripheral clock disable */
 971:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 972:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 973:Core/Src/tim.c **** 
 974:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 975:Core/Src/tim.c ****   }
 976:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 2683              		.loc 1 976 8 is_stmt 1 view .LVU888
 2684              		.loc 1 976 10 is_stmt 0 view .LVU889
 2685 001a 354A     		ldr	r2, .L200+16
 2686 001c 9342     		cmp	r3, r2
 2687 001e 2FD0     		beq	.L194
 977:Core/Src/tim.c ****   {
 978:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 979:Core/Src/tim.c **** 
 980:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
ARM GAS  /tmp/ccBYPsbE.s 			page 79


 981:Core/Src/tim.c ****     /* Peripheral clock disable */
 982:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 983:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 984:Core/Src/tim.c **** 
 985:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 986:Core/Src/tim.c ****   }
 987:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
 2688              		.loc 1 987 8 is_stmt 1 view .LVU890
 2689              		.loc 1 987 10 is_stmt 0 view .LVU891
 2690 0020 344A     		ldr	r2, .L200+20
 2691 0022 9342     		cmp	r3, r2
 2692 0024 34D0     		beq	.L195
 988:Core/Src/tim.c ****   {
 989:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 990:Core/Src/tim.c **** 
 991:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 992:Core/Src/tim.c ****     /* Peripheral clock disable */
 993:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 994:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 995:Core/Src/tim.c **** 
 996:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 997:Core/Src/tim.c ****   }
 998:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM14)
 2693              		.loc 1 998 8 is_stmt 1 view .LVU892
 2694              		.loc 1 998 10 is_stmt 0 view .LVU893
 2695 0026 344A     		ldr	r2, .L200+24
 2696 0028 9342     		cmp	r3, r2
 2697 002a 39D0     		beq	.L196
 999:Core/Src/tim.c ****   {
1000:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
1001:Core/Src/tim.c **** 
1002:Core/Src/tim.c ****   /* USER CODE END TIM14_MspDeInit 0 */
1003:Core/Src/tim.c ****     /* Peripheral clock disable */
1004:Core/Src/tim.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
1005:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
1006:Core/Src/tim.c **** 
1007:Core/Src/tim.c ****   /* USER CODE END TIM14_MspDeInit 1 */
1008:Core/Src/tim.c ****   }
1009:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
 2698              		.loc 1 1009 8 is_stmt 1 view .LVU894
 2699              		.loc 1 1009 10 is_stmt 0 view .LVU895
 2700 002c 334A     		ldr	r2, .L200+28
 2701 002e 9342     		cmp	r3, r2
 2702 0030 3ED0     		beq	.L197
1010:Core/Src/tim.c ****   {
1011:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
1012:Core/Src/tim.c **** 
1013:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 0 */
1014:Core/Src/tim.c ****     /* Peripheral clock disable */
1015:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
1016:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
1017:Core/Src/tim.c **** 
1018:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 1 */
1019:Core/Src/tim.c ****   }
1020:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 2703              		.loc 1 1020 8 is_stmt 1 view .LVU896
 2704              		.loc 1 1020 10 is_stmt 0 view .LVU897
ARM GAS  /tmp/ccBYPsbE.s 			page 80


 2705 0032 334A     		ldr	r2, .L200+32
 2706 0034 9342     		cmp	r3, r2
 2707 0036 43D0     		beq	.L198
1021:Core/Src/tim.c ****   {
1022:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
1023:Core/Src/tim.c **** 
1024:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 0 */
1025:Core/Src/tim.c ****     /* Peripheral clock disable */
1026:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
1027:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
1028:Core/Src/tim.c **** 
1029:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 1 */
1030:Core/Src/tim.c ****   }
1031:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 2708              		.loc 1 1031 8 is_stmt 1 view .LVU898
 2709              		.loc 1 1031 10 is_stmt 0 view .LVU899
 2710 0038 324A     		ldr	r2, .L200+36
 2711 003a 9342     		cmp	r3, r2
 2712 003c 48D0     		beq	.L199
 2713              	.L179:
1032:Core/Src/tim.c ****   {
1033:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
1034:Core/Src/tim.c **** 
1035:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
1036:Core/Src/tim.c ****     /* Peripheral clock disable */
1037:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
1038:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
1039:Core/Src/tim.c **** 
1040:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
1041:Core/Src/tim.c ****   }
1042:Core/Src/tim.c **** }
 2714              		.loc 1 1042 1 view .LVU900
 2715 003e 7047     		bx	lr
 2716              	.L190:
 938:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2717              		.loc 1 938 5 is_stmt 1 view .LVU901
 2718 0040 314A     		ldr	r2, .L200+40
 2719 0042 D2F8E830 		ldr	r3, [r2, #232]
 2720 0046 23F00203 		bic	r3, r3, #2
 2721 004a C2F8E830 		str	r3, [r2, #232]
 2722 004e 7047     		bx	lr
 2723              	.L191:
 949:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 2724              		.loc 1 949 5 view .LVU902
 2725 0050 2D4A     		ldr	r2, .L200+40
 2726 0052 D2F8E830 		ldr	r3, [r2, #232]
 2727 0056 23F00403 		bic	r3, r3, #4
 2728 005a C2F8E830 		str	r3, [r2, #232]
 2729 005e 7047     		bx	lr
 2730              	.L192:
 960:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2731              		.loc 1 960 5 view .LVU903
 2732 0060 294A     		ldr	r2, .L200+40
 2733 0062 D2F8E830 		ldr	r3, [r2, #232]
 2734 0066 23F00803 		bic	r3, r3, #8
 2735 006a C2F8E830 		str	r3, [r2, #232]
 2736 006e 7047     		bx	lr
ARM GAS  /tmp/ccBYPsbE.s 			page 81


 2737              	.L193:
 971:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 2738              		.loc 1 971 5 view .LVU904
 2739 0070 254A     		ldr	r2, .L200+40
 2740 0072 D2F8F030 		ldr	r3, [r2, #240]
 2741 0076 23F00203 		bic	r3, r3, #2
 2742 007a C2F8F030 		str	r3, [r2, #240]
 2743 007e 7047     		bx	lr
 2744              	.L194:
 982:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 2745              		.loc 1 982 5 view .LVU905
 2746 0080 214A     		ldr	r2, .L200+40
 2747 0082 D2F8E830 		ldr	r3, [r2, #232]
 2748 0086 23F04003 		bic	r3, r3, #64
 2749 008a C2F8E830 		str	r3, [r2, #232]
 2750 008e 7047     		bx	lr
 2751              	.L195:
 993:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 2752              		.loc 1 993 5 view .LVU906
 2753 0090 1D4A     		ldr	r2, .L200+40
 2754 0092 D2F8E830 		ldr	r3, [r2, #232]
 2755 0096 23F08003 		bic	r3, r3, #128
 2756 009a C2F8E830 		str	r3, [r2, #232]
 2757 009e 7047     		bx	lr
 2758              	.L196:
1004:Core/Src/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 2759              		.loc 1 1004 5 view .LVU907
 2760 00a0 194A     		ldr	r2, .L200+40
 2761 00a2 D2F8E830 		ldr	r3, [r2, #232]
 2762 00a6 23F48073 		bic	r3, r3, #256
 2763 00aa C2F8E830 		str	r3, [r2, #232]
 2764 00ae 7047     		bx	lr
 2765              	.L197:
1015:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 2766              		.loc 1 1015 5 view .LVU908
 2767 00b0 154A     		ldr	r2, .L200+40
 2768 00b2 D2F8F030 		ldr	r3, [r2, #240]
 2769 00b6 23F48033 		bic	r3, r3, #65536
 2770 00ba C2F8F030 		str	r3, [r2, #240]
 2771 00be 7047     		bx	lr
 2772              	.L198:
1026:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 2773              		.loc 1 1026 5 view .LVU909
 2774 00c0 114A     		ldr	r2, .L200+40
 2775 00c2 D2F8F030 		ldr	r3, [r2, #240]
 2776 00c6 23F40033 		bic	r3, r3, #131072
 2777 00ca C2F8F030 		str	r3, [r2, #240]
 2778 00ce 7047     		bx	lr
 2779              	.L199:
1037:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 2780              		.loc 1 1037 5 view .LVU910
 2781 00d0 0D4A     		ldr	r2, .L200+40
 2782 00d2 D2F8F030 		ldr	r3, [r2, #240]
 2783 00d6 23F48023 		bic	r3, r3, #262144
 2784 00da C2F8F030 		str	r3, [r2, #240]
 2785              		.loc 1 1042 1 is_stmt 0 view .LVU911
 2786 00de AEE7     		b	.L179
ARM GAS  /tmp/ccBYPsbE.s 			page 82


 2787              	.L201:
 2788              		.align	2
 2789              	.L200:
 2790 00e0 00040040 		.word	1073742848
 2791 00e4 00080040 		.word	1073743872
 2792 00e8 000C0040 		.word	1073744896
 2793 00ec 00040140 		.word	1073808384
 2794 00f0 00180040 		.word	1073747968
 2795 00f4 001C0040 		.word	1073748992
 2796 00f8 00200040 		.word	1073750016
 2797 00fc 00400140 		.word	1073823744
 2798 0100 00440140 		.word	1073824768
 2799 0104 00480140 		.word	1073825792
 2800 0108 00440258 		.word	1476543488
 2801              		.cfi_endproc
 2802              	.LFE156:
 2804              		.global	htim17
 2805              		.global	htim16
 2806              		.global	htim15
 2807              		.global	htim14
 2808              		.global	htim13
 2809              		.global	htim12
 2810              		.global	htim8
 2811              		.global	htim5
 2812              		.global	htim4
 2813              		.global	htim3
 2814              		.section	.bss.htim12,"aw",%nobits
 2815              		.align	2
 2816              		.set	.LANCHOR4,. + 0
 2819              	htim12:
 2820 0000 00000000 		.space	76
 2820      00000000 
 2820      00000000 
 2820      00000000 
 2820      00000000 
 2821              		.section	.bss.htim13,"aw",%nobits
 2822              		.align	2
 2823              		.set	.LANCHOR5,. + 0
 2826              	htim13:
 2827 0000 00000000 		.space	76
 2827      00000000 
 2827      00000000 
 2827      00000000 
 2827      00000000 
 2828              		.section	.bss.htim14,"aw",%nobits
 2829              		.align	2
 2830              		.set	.LANCHOR6,. + 0
 2833              	htim14:
 2834 0000 00000000 		.space	76
 2834      00000000 
 2834      00000000 
 2834      00000000 
 2834      00000000 
 2835              		.section	.bss.htim15,"aw",%nobits
 2836              		.align	2
 2837              		.set	.LANCHOR7,. + 0
 2840              	htim15:
ARM GAS  /tmp/ccBYPsbE.s 			page 83


 2841 0000 00000000 		.space	76
 2841      00000000 
 2841      00000000 
 2841      00000000 
 2841      00000000 
 2842              		.section	.bss.htim16,"aw",%nobits
 2843              		.align	2
 2844              		.set	.LANCHOR8,. + 0
 2847              	htim16:
 2848 0000 00000000 		.space	76
 2848      00000000 
 2848      00000000 
 2848      00000000 
 2848      00000000 
 2849              		.section	.bss.htim17,"aw",%nobits
 2850              		.align	2
 2851              		.set	.LANCHOR9,. + 0
 2854              	htim17:
 2855 0000 00000000 		.space	76
 2855      00000000 
 2855      00000000 
 2855      00000000 
 2855      00000000 
 2856              		.section	.bss.htim3,"aw",%nobits
 2857              		.align	2
 2858              		.set	.LANCHOR0,. + 0
 2861              	htim3:
 2862 0000 00000000 		.space	76
 2862      00000000 
 2862      00000000 
 2862      00000000 
 2862      00000000 
 2863              		.section	.bss.htim4,"aw",%nobits
 2864              		.align	2
 2865              		.set	.LANCHOR1,. + 0
 2868              	htim4:
 2869 0000 00000000 		.space	76
 2869      00000000 
 2869      00000000 
 2869      00000000 
 2869      00000000 
 2870              		.section	.bss.htim5,"aw",%nobits
 2871              		.align	2
 2872              		.set	.LANCHOR2,. + 0
 2875              	htim5:
 2876 0000 00000000 		.space	76
 2876      00000000 
 2876      00000000 
 2876      00000000 
 2876      00000000 
 2877              		.section	.bss.htim8,"aw",%nobits
 2878              		.align	2
 2879              		.set	.LANCHOR3,. + 0
 2882              	htim8:
 2883 0000 00000000 		.space	76
 2883      00000000 
 2883      00000000 
ARM GAS  /tmp/ccBYPsbE.s 			page 84


 2883      00000000 
 2883      00000000 
 2884              		.text
 2885              	.Letext0:
 2886              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2887              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2888              		.file 4 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2889              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2890              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2891              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2892              		.file 8 "Core/Inc/tim.h"
 2893              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2894              		.file 10 "Core/Inc/main.h"
 2895              		.file 11 "<built-in>"
ARM GAS  /tmp/ccBYPsbE.s 			page 85


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccBYPsbE.s:17     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccBYPsbE.s:25     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccBYPsbE.s:282    .text.HAL_TIM_Base_MspInit:000000000000015c $d
     /tmp/ccBYPsbE.s:297    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccBYPsbE.s:304    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccBYPsbE.s:786    .text.HAL_TIM_MspPostInit:000000000000023c $d
     /tmp/ccBYPsbE.s:806    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:813    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccBYPsbE.s:978    .text.MX_TIM3_Init:00000000000000ac $d
     /tmp/ccBYPsbE.s:984    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:991    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccBYPsbE.s:1155   .text.MX_TIM4_Init:00000000000000a8 $d
     /tmp/ccBYPsbE.s:1161   .text.MX_TIM5_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:1168   .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
     /tmp/ccBYPsbE.s:1333   .text.MX_TIM5_Init:00000000000000ac $d
     /tmp/ccBYPsbE.s:1339   .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:1346   .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccBYPsbE.s:1588   .text.MX_TIM8_Init:00000000000000f4 $d
     /tmp/ccBYPsbE.s:1594   .text.MX_TIM12_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:1601   .text.MX_TIM12_Init:0000000000000000 MX_TIM12_Init
     /tmp/ccBYPsbE.s:1766   .text.MX_TIM12_Init:00000000000000ac $d
     /tmp/ccBYPsbE.s:1772   .text.MX_TIM13_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:1779   .text.MX_TIM13_Init:0000000000000000 MX_TIM13_Init
     /tmp/ccBYPsbE.s:1894   .text.MX_TIM13_Init:0000000000000070 $d
     /tmp/ccBYPsbE.s:1900   .text.MX_TIM14_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:1907   .text.MX_TIM14_Init:0000000000000000 MX_TIM14_Init
     /tmp/ccBYPsbE.s:2022   .text.MX_TIM14_Init:0000000000000070 $d
     /tmp/ccBYPsbE.s:2028   .text.MX_TIM15_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:2035   .text.MX_TIM15_Init:0000000000000000 MX_TIM15_Init
     /tmp/ccBYPsbE.s:2264   .text.MX_TIM15_Init:00000000000000e8 $d
     /tmp/ccBYPsbE.s:2270   .text.MX_TIM16_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:2277   .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
     /tmp/ccBYPsbE.s:2452   .text.MX_TIM16_Init:00000000000000a8 $d
     /tmp/ccBYPsbE.s:2458   .text.MX_TIM17_Init:0000000000000000 $t
     /tmp/ccBYPsbE.s:2465   .text.MX_TIM17_Init:0000000000000000 MX_TIM17_Init
     /tmp/ccBYPsbE.s:2640   .text.MX_TIM17_Init:00000000000000a8 $d
     /tmp/ccBYPsbE.s:2646   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccBYPsbE.s:2653   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccBYPsbE.s:2790   .text.HAL_TIM_Base_MspDeInit:00000000000000e0 $d
     /tmp/ccBYPsbE.s:2854   .bss.htim17:0000000000000000 htim17
     /tmp/ccBYPsbE.s:2847   .bss.htim16:0000000000000000 htim16
     /tmp/ccBYPsbE.s:2840   .bss.htim15:0000000000000000 htim15
     /tmp/ccBYPsbE.s:2833   .bss.htim14:0000000000000000 htim14
     /tmp/ccBYPsbE.s:2826   .bss.htim13:0000000000000000 htim13
     /tmp/ccBYPsbE.s:2819   .bss.htim12:0000000000000000 htim12
     /tmp/ccBYPsbE.s:2882   .bss.htim8:0000000000000000 htim8
     /tmp/ccBYPsbE.s:2875   .bss.htim5:0000000000000000 htim5
     /tmp/ccBYPsbE.s:2868   .bss.htim4:0000000000000000 htim4
     /tmp/ccBYPsbE.s:2861   .bss.htim3:0000000000000000 htim3
     /tmp/ccBYPsbE.s:2815   .bss.htim12:0000000000000000 $d
     /tmp/ccBYPsbE.s:2822   .bss.htim13:0000000000000000 $d
     /tmp/ccBYPsbE.s:2829   .bss.htim14:0000000000000000 $d
     /tmp/ccBYPsbE.s:2836   .bss.htim15:0000000000000000 $d
     /tmp/ccBYPsbE.s:2843   .bss.htim16:0000000000000000 $d
     /tmp/ccBYPsbE.s:2850   .bss.htim17:0000000000000000 $d
ARM GAS  /tmp/ccBYPsbE.s 			page 86


     /tmp/ccBYPsbE.s:2857   .bss.htim3:0000000000000000 $d
     /tmp/ccBYPsbE.s:2864   .bss.htim4:0000000000000000 $d
     /tmp/ccBYPsbE.s:2871   .bss.htim5:0000000000000000 $d
     /tmp/ccBYPsbE.s:2878   .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
memset
HAL_TIMEx_ConfigBreakDeadTime
