--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432119006 paths analyzed, 13716 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.206ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343 (SLICE_X6Y7.D2), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.146ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.692 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X10Y3.A3       net (fanout=179)      4.578   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X6Y7.D2        net (fanout=11)       1.390   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<343>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    -------------------------------------------------  ---------------------------
    Total                                     14.146ns (3.341ns logic, 10.805ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.133ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.692 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X10Y3.A3       net (fanout=179)      4.578   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X6Y7.D2        net (fanout=11)       1.390   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<343>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    -------------------------------------------------  ---------------------------
    Total                                     14.133ns (3.328ns logic, 10.805ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.692 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.AMUX    Tcina                 0.202   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.A2       net (fanout=6)        1.055   DDA_Partition_1/Controller/m_DDACountAddAdj<8>
    SLICE_X8Y59.COUT     Topcya                0.379   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<8>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X10Y3.A3       net (fanout=179)      4.578   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X6Y7.D2        net (fanout=11)       1.390   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X6Y7.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<343>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_343
    -------------------------------------------------  ---------------------------
    Total                                     14.123ns (3.359ns logic, 10.764ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60 (SLICE_X16Y4.C1), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.664 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X16Y4.C1       net (fanout=11)       1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X16Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<61>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT41
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    -------------------------------------------------  ---------------------------
    Total                                     14.107ns (3.289ns logic, 10.818ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.094ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.664 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X16Y4.C1       net (fanout=11)       1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X16Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<61>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT41
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    -------------------------------------------------  ---------------------------
    Total                                     14.094ns (3.276ns logic, 10.818ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.084ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.664 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.AMUX    Tcina                 0.202   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.A2       net (fanout=6)        1.055   DDA_Partition_1/Controller/m_DDACountAddAdj<8>
    SLICE_X8Y59.COUT     Topcya                0.379   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<8>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X16Y4.C1       net (fanout=11)       1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X16Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<61>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT41
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_60
    -------------------------------------------------  ---------------------------
    Total                                     14.084ns (3.307ns logic, 10.777ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299 (SLICE_X14Y4.C3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.663 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X14Y4.C3       net (fanout=11)       1.242   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<300>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    -------------------------------------------------  ---------------------------
    Total                                     14.057ns (3.341ns logic, 10.716ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.044ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.663 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.D2       net (fanout=6)        1.096   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y59.COUT     Topcyd                0.261   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X14Y4.C3       net (fanout=11)       1.242   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<300>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    -------------------------------------------------  ---------------------------
    Total                                     14.044ns (3.328ns logic, 10.716ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.034ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.663 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X12Y58.B5      net (fanout=10)       0.902   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X12Y58.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.AMUX    Tcina                 0.202   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y59.A2       net (fanout=6)        1.055   DDA_Partition_1/Controller/m_DDACountAddAdj<8>
    SLICE_X8Y59.COUT     Topcya                0.379   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_lut<8>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y60.BMUX     Tcinb                 0.292   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X12Y56.B5      net (fanout=3)        1.812   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<13>
    SLICE_X12Y56.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X16Y55.D2      net (fanout=1)        0.939   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X16Y55.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y56.BMUX    Tcinb                 0.268   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X22Y3.A3       net (fanout=179)      4.637   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y3.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<349>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_7
    SLICE_X14Y4.C3       net (fanout=11)       1.242   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>16
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<300>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_299
    -------------------------------------------------  ---------------------------
    Total                                     14.034ns (3.359ns logic, 10.675ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_5 (SLICE_X22Y29.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_4 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_4 to Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.200   Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_4
    SLICE_X22Y29.DX      net (fanout=3)        0.131   Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<4>
    SLICE_X22Y29.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_5
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_31 (SLICE_X2Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_30 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_30 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<31>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_30
    SLICE_X2Y30.DX       net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<30>
    SLICE_X2Y30.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<31>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_31
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_51 (SLICE_X6Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_50 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_50 to RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.200   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<51>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_50
    SLICE_X6Y14.DX       net (fanout=2)        0.137   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<50>
    SLICE_X6Y14.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<51>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_51
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.206|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 432119006 paths, 0 nets, and 18224 connections

Design statistics:
   Minimum period:  14.206ns{1}   (Maximum frequency:  70.393MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:33:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



