{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@119:129@HdlIdDef", "\nwire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@122:132", "wire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@117:127", "localparam CW = DATA_PATH_WIDTH * NUM_LANES;\nlocalparam HW = 2 * NUM_LANES;\n\nwire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@123:133", "\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@120:130", "wire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@116:126", "localparam DW = DATA_PATH_WIDTH * 8 * NUM_LANES;\nlocalparam CW = DATA_PATH_WIDTH * NUM_LANES;\nlocalparam HW = 2 * NUM_LANES;\n\nwire [DW-1:0] phy_data_r;\nwire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@121:131", "wire [CW-1:0] phy_charisk_r;\nwire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\n"]], "Diff Content": {"Delete": [], "Add": [[124, "wire tx_ready_64b_next;\n"]]}}