Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Jun  1 15:24:47 2017
| Host         : apila running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u2/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u2/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/u3/fall_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.113        0.000                      0                  339        0.178        0.000                      0                  339        3.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.113        0.000                      0                  339        0.178        0.000                      0                  339        3.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.262ns (20.014%)  route 5.043ns (79.986%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.862    11.726    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[20]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.262ns (20.014%)  route 5.043ns (79.986%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.862    11.726    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[21]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.262ns (20.014%)  route 5.043ns (79.986%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.862    11.726    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[22]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.262ns (20.014%)  route 5.043ns (79.986%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.862    11.726    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[23]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.262ns (20.091%)  route 5.019ns (79.909%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.838    11.702    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.576    12.968    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[16]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    12.838    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.262ns (20.091%)  route 5.019ns (79.909%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.838    11.702    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.576    12.968    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[17]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    12.838    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.262ns (20.091%)  route 5.019ns (79.909%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.838    11.702    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.576    12.968    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[18]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    12.838    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.262ns (20.091%)  route 5.019ns (79.909%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.838    11.702    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.576    12.968    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[19]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    12.838    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.262ns (20.353%)  route 4.939ns (79.647%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.757    11.621    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[24]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.262ns (20.353%)  route 4.939ns (79.647%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.752     5.420    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[9]/Q
                         net (fo=5, routed)           1.045     6.983    top_i/dht11_sa_top/U0/u0/u0/u1/count[9]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.107 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9/O
                         net (fo=1, routed)           0.763     7.870    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_9_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.994 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_8/O
                         net (fo=26, routed)          0.854     8.847    top_i/dht11_sa_top/U0/u0/u0/u1/reg_reg[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.971 f  top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6/O
                         net (fo=5, routed)           0.608     9.580    top_i/dht11_sa_top/U0/u0/u0/u1/dout_sipo_reg_i_6_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.704 r  top_i/dht11_sa_top/U0/u0/u0/u1/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.609    10.313    top_i/dht11_sa_top/U0/u0/u0/u1/next_state139_out
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  top_i/dht11_sa_top/U0/u0/u0/u1/cnt1[6]_i_4/O
                         net (fo=1, routed)           0.303    10.740    top_i/dht11_sa_top/U0/u0/u0/u2/local_count_reg[4]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  top_i/dht11_sa_top/U0/u0/u0/u2/cnt1[6]_i_1/O
                         net (fo=38, routed)          0.757    11.621    top_i/dht11_sa_top/U0/u0/u0/u1/SR[0]
    SLICE_X42Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.577    12.969    top_i/dht11_sa_top/U0/u0/u0/u1/clk
    SLICE_X42Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[25]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    top_i/dht11_sa_top/U0/u0/u0/u1/local_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.495    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[7]/Q
                         net (fo=2, routed)           0.128     1.764    top_i/dht11_sa_top/U0/u0/u0/u0/reg[7]
    SLICE_X39Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.849     2.008    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[7]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.078     1.586    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.555     1.467    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X33Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[19]/Q
                         net (fo=2, routed)           0.121     1.729    top_i/dht11_sa_top/U0/u0/u0/u0/reg[19]
    SLICE_X33Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.820     1.979    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X33Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[19]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.070     1.550    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.101%)  route 0.109ns (39.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.495    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X38Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/Q
                         net (fo=2, routed)           0.109     1.768    top_i/dht11_sa_top/U0/u0/u0/u0/reg[8]
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.850     2.009    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.075     1.584    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.495    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/Q
                         net (fo=2, routed)           0.130     1.766    top_i/dht11_sa_top/U0/u0/u0/u0/reg[10]
    SLICE_X36Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.849     2.008    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X36Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[11]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.070     1.578    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.495    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X38Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[8]/Q
                         net (fo=2, routed)           0.115     1.773    top_i/dht11_sa_top/U0/u0/u0/u0/reg[8]
    SLICE_X36Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.850     2.009    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X36Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[8]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.075     1.584    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.582     1.494    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/Q
                         net (fo=2, routed)           0.115     1.750    top_i/dht11_sa_top/U0/u0/u0/u0/reg[2]
    SLICE_X39Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.849     2.008    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.047     1.555    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.158%)  route 0.127ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.555     1.467    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X33Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[37]/Q
                         net (fo=2, routed)           0.127     1.722    top_i/dht11_sa_top/U0/u0/u0/u0/reg[37]
    SLICE_X35Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.822     1.981    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X35Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[37]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.018     1.519    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.569%)  route 0.070ns (35.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.495    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[9]/Q
                         net (fo=2, routed)           0.070     1.693    top_i/dht11_sa_top/U0/u0/u0/u0/reg[9]
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.850     2.009    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X37Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)        -0.008     1.487    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.582     1.494    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[1]/Q
                         net (fo=2, routed)           0.115     1.750    top_i/dht11_sa_top/U0/u0/u0/u0/reg[1]
    SLICE_X39Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.848     2.007    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X39Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.047     1.541    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.555     1.467    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X32Y21         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[20]/Q
                         net (fo=2, routed)           0.122     1.753    top_i/dht11_sa_top/U0/u0/u0/u0/reg[20]
    SLICE_X32Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.822     1.981    top_i/dht11_sa_top/U0/u0/u0/u0/clk
    SLICE_X32Y20         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[20]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.059     1.541    top_i/dht11_sa_top/U0/u0/u0/u0/do_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y27    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y27    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y27    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y27    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y23    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y28    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y20    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y22    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y26    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y23    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y25    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y25    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y25    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y25    top_i/dht11_sa_top/U0/u0/u0/u0/bit_count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y22    top_i/dht11_sa_top/U0/u0/u0/u0/reg_reg[1]/C



