{"vcs1":{"timestamp_begin":1680371244.319823470, "rt":0.87, "ut":0.19, "st":0.13}}
{"vcselab":{"timestamp_begin":1680371245.223696830, "rt":1.56, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680371246.806331621, "rt":0.44, "ut":0.05, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680371244.041132739}
{"VCS_COMP_START_TIME": 1680371244.041132739}
{"VCS_COMP_END_TIME": 1680371248.217712677}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339652}}
{"stitch_vcselab": {"peak_mem": 239016}}
