
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119911                       # Number of seconds simulated
sim_ticks                                119910843969                       # Number of ticks simulated
final_tick                               1177769665282                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73125                       # Simulator instruction rate (inst/s)
host_op_rate                                    92320                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3970429                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888340                       # Number of bytes of host memory used
host_seconds                                 30200.98                       # Real time elapsed on the host
sim_insts                                  2208446610                       # Number of instructions simulated
sim_ops                                    2788139931                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2731136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       968704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3703168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1116672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1116672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7568                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28931                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8724                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8724                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22776389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8078535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30882678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9312519                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9312519                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9312519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22776389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8078535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40195197                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143950594                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23164927                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19074876                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930119                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9404623                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667778                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437499                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87692                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104447403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127999365                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23164927                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105277                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27184602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6253280                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5329264                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12099341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141252569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114067967     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783320      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361581      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380497      1.69%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271352      1.61%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124821      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777304      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978469      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13507258      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141252569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.889190                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103272064                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6749794                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26836372                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109492                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4284838                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730730                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154398090                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51148                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4284838                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103786365                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4154994                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1428597                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421144                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176623                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152957691                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1563                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400532                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27279                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    213999854                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712961306                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712961306                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45740629                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33534                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17512                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797932                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310603                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1680639                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149105061                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33534                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139200430                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107801                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25162674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57001938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1490                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141252569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83875369     59.38%     59.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23717801     16.79%     76.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966343      8.47%     84.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7806389      5.53%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6896251      4.88%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2708064      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067219      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118926      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96207      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141252569                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975589     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156474     11.99%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172661     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114966692     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013375      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361265     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843076      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139200430                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967001                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304724                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009373                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421065954                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174301943                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135088862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140505154                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203021                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2971935                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1157                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4284838                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3460309                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251040                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149138595                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184064                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898964                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17512                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1083950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231459                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136826491                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109037                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373939                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950469                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292935                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841432                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950510                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135094899                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135088862                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81533974                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221175141                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.938439                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368640                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26723884                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1954996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136967731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87875977     64.16%     64.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22499095     16.43%     80.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808494      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815822      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764229      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537384      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560749      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097811      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008170      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136967731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008170                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283105361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302576671                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2698025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.439506                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.439506                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694683                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694683                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618313051                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186409610                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145771153                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143950594                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24165188                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19795984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2047710                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9897108                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9552062                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2472261                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94266                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107252456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129704553                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24165188                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12024323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28096398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6120338                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4009421                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12547187                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1600090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    143413255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.106328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.531255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115316857     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2270041      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3851337      2.69%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2241362      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1753691      1.22%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1539807      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          945823      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2378098      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13116239      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    143413255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167871                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.901035                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106572517                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5209968                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27503534                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72529                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4054701                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3962915                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156297530                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4054701                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107111392                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         610405                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3678218                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27019715                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       938819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155239416                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95275                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219212145                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    722204720                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    722204720                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175608878                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43603262                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34938                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17494                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2727118                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14393816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7374851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71287                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1669392                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150151956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141014017                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89146                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22265375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49276990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    143413255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983270                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.545809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85867390     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22095449     15.41%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11890620      8.29%     83.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8835225      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8609178      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3185424      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2424119      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       323693      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       182157      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    143413255                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         125698     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167223     37.33%     65.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155019     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119022579     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1908605      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17444      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12716119      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7349270      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141014017                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.979600                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             447940                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425978372                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172452510                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138003245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141461957                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287028                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2982969                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118668                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4054701                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         408259                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54678                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150186894                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       781578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14393816                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7374851                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17494                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2265830                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138814609                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12397794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2199405                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19746858                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19647750                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7349064                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.964321                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138003305                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138003245                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81585720                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225977402                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.958685                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361035                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102103695                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125857235                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24329958                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34888                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2064925                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139358554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.903118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.712513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88458287     63.48%     63.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24529514     17.60%     81.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9592601      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5049997      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4295010      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2071057      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       966620      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1506261      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2889207      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139358554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102103695                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125857235                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18667029                       # Number of memory references committed
system.switch_cpus1.commit.loads             11410847                       # Number of loads committed
system.switch_cpus1.commit.membars              17444                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18260546                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113303910                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2603084                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2889207                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286656540                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304430785                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 537339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102103695                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125857235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102103695                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409847                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409847                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709297                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709297                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624254235                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192691150                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145966802                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34888                       # number of misc regfile writes
system.l2.replacements                          28932                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           868505                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37124                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.394704                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.529861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.881743                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4306.525526                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.617556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1499.209253                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1564.319752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            755.916309                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.525699                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.183009                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.190957                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.092275                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        76568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26050                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  102618                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26419                       # number of Writeback hits
system.l2.Writeback_hits::total                 26419                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        76568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26050                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102618                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        76568                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26050                       # number of overall hits
system.l2.overall_hits::total                  102618                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21337                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7568                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28931                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21337                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7568                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28931                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21337                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7568                       # number of overall misses
system.l2.overall_misses::total                 28931                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1725801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4407513884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2741597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1605380591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6017361873                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1725801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4407513884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2741597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1605380591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6017361873                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1725801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4407513884                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2741597                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1605380591                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6017361873                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              131549                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26419                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26419                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33618                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               131549                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33618                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              131549                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.225117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.219926                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.225117                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219926                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.225117                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219926                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172580.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206566.709659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 171349.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 212127.456527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 207990.110020                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172580.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206566.709659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 171349.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 212127.456527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 207990.110020                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172580.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206566.709659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 171349.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 212127.456527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 207990.110020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8724                       # number of writebacks
system.l2.writebacks::total                      8724                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28931                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28931                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1143888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3165432036                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1810515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1164576666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4332963105                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1143888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3165432036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1810515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1164576666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4332963105                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1143888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3165432036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1810515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1164576666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4332963105                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.225117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.219926                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.225117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.225117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219926                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114388.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148354.128322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113157.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153881.694767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149768.867478                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114388.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148354.128322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 113157.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 153881.694767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149768.867478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114388.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148354.128322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 113157.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 153881.694767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149768.867478                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.708591                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012106992                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840194.530909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.708591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015559                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880943                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12099331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12099331                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12099331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12099331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12099331                       # number of overall hits
system.cpu0.icache.overall_hits::total       12099331                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1913801                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1913801                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1913801                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1913801                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1913801                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1913801                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12099341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12099341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12099341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12099341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12099341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12099341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191380.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191380.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191380.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191380.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191380.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191380.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1809001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1809001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1809001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1809001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1809001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1809001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180900.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180900.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180900.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180900.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180900.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180900.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97905                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223285                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98161                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.057630                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958891                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668321                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668321                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402735                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402735                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402830                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402830                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42472744775                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42472744775                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8913171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8913171                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42481657946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42481657946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42481657946                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42481657946                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11361626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11361626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19071151                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19071151                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19071151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19071151                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035447                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105460.773896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105460.773896                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93822.852632                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93822.852632                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105458.029308                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105458.029308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105458.029308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105458.029308                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17906                       # number of writebacks
system.cpu0.dcache.writebacks::total            17906                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304830                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304830                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304925                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97905                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97905                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97905                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9656921890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9656921890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9656921890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9656921890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9656921890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9656921890                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98635.635463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98635.635463                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98635.635463                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98635.635463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98635.635463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98635.635463                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.015869                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018897735                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205406.352814                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.015869                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024064                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738807                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12547170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12547170                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12547170                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12547170                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12547170                       # number of overall hits
system.cpu1.icache.overall_hits::total       12547170                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3125227                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3125227                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3125227                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3125227                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3125227                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3125227                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12547187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12547187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12547187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12547187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12547187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12547187                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 183836.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 183836.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 183836.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 183836.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 183836.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 183836.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2874763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2874763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2874763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2874763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2874763                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2874763                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179672.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179672.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179672.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179672.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179672.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179672.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33618                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163643836                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33874                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4830.956958                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.025020                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.974980                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902441                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097559                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9246929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9246929                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7221294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7221294                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17467                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17467                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17444                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17444                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16468223                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16468223                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16468223                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16468223                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85833                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85833                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85833                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85833                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85833                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8973329131                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8973329131                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8973329131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8973329131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8973329131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8973329131                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9332762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9332762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7221294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7221294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16554056                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16554056                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16554056                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16554056                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009197                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005185                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005185                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005185                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005185                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104544.046357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104544.046357                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104544.046357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104544.046357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104544.046357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104544.046357                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8513                       # number of writebacks
system.cpu1.dcache.writebacks::total             8513                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52215                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52215                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52215                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33618                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33618                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33618                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3371808470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3371808470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3371808470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3371808470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3371808470                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3371808470                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100297.711643                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100297.711643                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100297.711643                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100297.711643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100297.711643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100297.711643                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
