// Seed: 1599214013
module module_0;
  assign id_1[1'd0] = (1'h0 <= 1);
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wor   id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  initial
    @(1) begin : LABEL_0
      id_1 <= id_0;
    end
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  and primCall (id_1, id_11, id_12, id_13, id_14, id_15, id_16, id_18, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  wire id_20;
endmodule
