// Seed: 2968712075
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input supply0 id_5
    , id_10,
    output tri id_6,
    input tri1 id_7,
    input tri0 id_8
);
  assign id_2 = id_7;
  assign id_6 = 1'b0 && 1;
endmodule
module module_1 (
    inout logic id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    input uwire id_13,
    input wire id_14,
    input wire id_15,
    input supply0 id_16,
    input supply1 id_17
);
  always @(posedge -1 or posedge 1) id_0 <= #id_10(1'b0);
  module_0 modCall_1 (
      id_15,
      id_1,
      id_4,
      id_4,
      id_4,
      id_13,
      id_4,
      id_10,
      id_11
  );
endmodule
