diff --git a/board/at91sam9m10g45ek/at91sam9m10g45ek.c b/board/at91sam9m10g45ek/at91sam9m10g45ek.c
index 1c5dc3a..6402dac 100644
--- a/board/at91sam9m10g45ek/at91sam9m10g45ek.c
+++ b/board/at91sam9m10g45ek/at91sam9m10g45ek.c
@@ -72,27 +72,26 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9	/* 10 column bits */
 			| AT91C_DDRC2_NR_14		/* 14 row bits(8K)*/
 			| AT91C_DDRC2_CAS_3		/* CAS Latency 3 */
-			| AT91C_DDRC2_EBISHARE		/* DQM is shared with other controller */
 			| AT91C_DDRC2_DLL_RESET_DISABLED);	/* DLL not reset*/
 
-	ddramc_config->rtr = 0x24B;
+	ddramc_config->rtr = 0x206;
 
 	ddramc_config->t0pr = (AT91C_DDRC2_TRAS_(6)	/* 6 * 7.5 = 45 ns */
-			| AT91C_DDRC2_TRCD_(2)		/* 2 * 7.5 = 22.5 ns */
+			| AT91C_DDRC2_TRCD_(2)		/* 2 * 7.5 = 15 ns */
 			| AT91C_DDRC2_TWR_(2)		/* 2 * 7.5 = 15 ns */
-			| AT91C_DDRC2_TRC_(8)		/* 8 * 7.5 = 75 ns */
-			| AT91C_DDRC2_TRP_(2)		/* 2 * 7.5 = 22.5 ns */
-			| AT91C_DDRC2_TRRD_(1)		/* 1 * 7.5 = 7.5 ns */
-			| AT91C_DDRC2_TWTR_(1)		/* 1 clock cycle */
+			| AT91C_DDRC2_TRC_(8)		/* 8 * 7.5 = 60 ns */
+			| AT91C_DDRC2_TRP_(2)		/* 2 * 7.5 = 15 ns */
+			| AT91C_DDRC2_TRRD_(2)		/* 2 * 7.5 = 15 ns */
+			| AT91C_DDRC2_TWTR_(2)		/* 2 clock cycles */
 			| AT91C_DDRC2_TMRD_(2));	/* 2 clock cycles */
 
 	ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2)	/* 2 * 7.5 = 15 ns */
 			| AT91C_DDRC2_TXSRD_(200)	/* 200 clock cycles */
 			| AT91C_DDRC2_TXSNR_(16)	/* 16 * 7.5 = 120 ns */
-			| AT91C_DDRC2_TRFC_(14));	/* 14 * 7.5 = 142 ns */
+			| AT91C_DDRC2_TRFC_(14));	/* 14 * 7.5 = 105 ns */
 
-	ddramc_config->t2pr = (AT91C_DDRC2_TRTP_(1)	/* 1 * 7.5 = 7.5 ns */
-			| AT91C_DDRC2_TRPA_(0)		/* 0 * 7.5 = 0 ns */
+	ddramc_config->t2pr = (AT91C_DDRC2_TRTP_(2)	/* 2 * 7.5 = 15 ns */
+			| AT91C_DDRC2_TRPA_(2)		/* 2 * 7.5 = 15 ns */
 			| AT91C_DDRC2_TXARDS_(7)	/* 7 clock cycles */
 			| AT91C_DDRC2_TXARD_(2));	/* 2 clock cycles */
 }
@@ -104,7 +103,7 @@ static void ddramc_init(void)
 
 	ddramc_reg_config(&ddramc_reg);
 
-	/* ENABLE DDR2 clock */ 
+	/* ENABLE DDR2 clock */
 	pmc_enable_system_clock(AT91C_PMC_DDR);
 
 	/* Chip select 1 is for DDR2/SDRAM */
