HASH = 26-vga_controller_code_review_synth
IMPROVEMENTS = cells wires
CELLS = 421
WIRES = 363
PERCENT_WIRES    = 59
PERCENT_CELLS    = 55   
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/vga_controller.sv
TOPLEVEL        = vga_controller
MODULE          = test_vga_controller
PYTHONPATH      = /src
