CLOCK 10;
NET start {Delay:0.1,0.2;Slew:0.1,0.11;Cap:0.0,0.0};
NET i2s_en {Delay:0.4,0.5;Slew:0.05,0.05;Cap:0.0,0.0};
NET clk_sclk {Delay:0.2,0.23;Slew:0.01,0.02;Cap:0.0,0.0};
NET rst {Delay:0.2,0.23;Slew:0.01,0.02;Cap:0.0,0.0};
NET cntr_ncs {Delay:0.3,0.31;Slew:0.0,0.0;Cap:0.1,0.105};
NET cntr_load {Delay:0.3,0.31;Slew:0.0,0.0;Cap:0.1,0.105};
WIRE _00_[0] 0.01,0.015;
WIRE _00_[1] 0.01,0.015;
WIRE _00_[2] 0.01,0.015;
WIRE _00_[3] 0.01,0.015;
WIRE _01_ 0.01,0.015;
WIRE _02_ 0.01,0.015;
WIRE _03_ 0.01,0.015;
WIRE _04_ 0.01,0.015;
WIRE _05_ 0.01,0.015;
WIRE _06_ 0.01,0.015;
WIRE _07_ 0.01,0.015;
WIRE _08_ 0.01,0.015;
WIRE _09_ 0.01,0.015;
WIRE _10_ 0.01,0.015;
WIRE _11_ 0.01,0.015;
WIRE _12_ 0.01,0.015;
WIRE _13_ 0.01,0.015;
WIRE _14_ 0.01,0.015;
WIRE _15_ 0.01,0.015;
WIRE _16_ 0.01,0.015;
WIRE _17_ 0.01,0.015;
WIRE _18_ 0.01,0.015;
WIRE _19_ 0.01,0.015;
WIRE _20_ 0.01,0.015;
WIRE _21_ 0.01,0.015;
WIRE _22_[0] 0.01,0.015;
WIRE _22_[1] 0.01,0.015;
WIRE _22_[2] 0.01,0.015;
WIRE _22_[3] 0.01,0.015;
WIRE _23_ 0.01,0.015;
WIRE _24_ 0.01,0.015;
WIRE _25_ 0.01,0.015;
WIRE _26_ 0.01,0.015;
WIRE _27_ 0.01,0.015;
WIRE state[0] 0.01,0.015;
WIRE state[1] 0.01,0.015;
WIRE state[2] 0.01,0.015;
WIRE state[3] 0.01,0.015;
END;