//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMC_H_INC_
#define ___ARMC_H_INC_

// Register MC_INTSTATUS_0
#define MC_INTSTATUS_0                  _MK_ADDR_CONST(0x0)
#define MC_INTSTATUS_0_SECURE                   0x0
#define MC_INTSTATUS_0_WORD_COUNT                       0x1
#define MC_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0x13f40)
#define MC_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x13f40)
#define MC_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0x13f40)
#define MC_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x13f40)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_FIELD                    _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_RANGE                    6:6
#define MC_INTSTATUS_0_DECERR_EMEM_INT_WOFFSET                  0x0
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_INIT_ENUM                        CLEAR
#define MC_INTSTATUS_0_DECERR_EMEM_INT_CLEAR                    _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SET                      _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_RANGE                     8:8
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT                       _MK_SHIFT_CONST(9)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_FIELD                       _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_RANGE                       9:9
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_WOFFSET                     0x0
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_INIT_ENUM                   CLEAR
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_CLEAR                       _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SET                 _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_FIELD                      _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_RANGE                      10:10
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_WOFFSET                    0x0
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_INIT_ENUM                  CLEAR
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_CLEAR                      _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SET                        _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_FIELD                        _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_SHIFT)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_RANGE                        11:11
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_WOFFSET                      0x0
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_INIT_ENUM                    CLEAR
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_CLEAR                        _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_INVALID_APB_ASID_UPDATE_INT_SET                  _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_DECERR_VPR_INT_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_INTSTATUS_0_DECERR_VPR_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_VPR_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_VPR_INT_RANGE                     12:12
#define MC_INTSTATUS_0_DECERR_VPR_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_DECERR_VPR_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_VPR_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_DECERR_VPR_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_SECERR_SEC_INT_SHIFT                     _MK_SHIFT_CONST(13)
#define MC_INTSTATUS_0_SECERR_SEC_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_SECERR_SEC_INT_SHIFT)
#define MC_INTSTATUS_0_SECERR_SEC_INT_RANGE                     13:13
#define MC_INTSTATUS_0_SECERR_SEC_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_SECERR_SEC_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECERR_SEC_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_SECERR_SEC_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_DECERR_MTS_INT_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_INTSTATUS_0_DECERR_MTS_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_MTS_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_MTS_INT_RANGE                     16:16
#define MC_INTSTATUS_0_DECERR_MTS_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_DECERR_MTS_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_MTS_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_MTS_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_MTS_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_MTS_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_DECERR_MTS_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_MTS_INT_SET                       _MK_ENUM_CONST(1)


// Register MC_INTMASK_0
#define MC_INTMASK_0                    _MK_ADDR_CONST(0x4)
#define MC_INTMASK_0_SECURE                     0x0
#define MC_INTMASK_0_WORD_COUNT                         0x1
#define MC_INTMASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_RESET_MASK                         _MK_MASK_CONST(0x13f40)
#define MC_INTMASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x13f40)
#define MC_INTMASK_0_READ_MASK                  _MK_MASK_CONST(0x13f40)
#define MC_INTMASK_0_WRITE_MASK                         _MK_MASK_CONST(0x13f40)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_RANGE                  6:6
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_WOFFSET                        0x0
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_INIT_ENUM                      MASKED
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_RANGE                   8:8
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_RANGE                     9:9
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_WOFFSET                   0x0
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_INIT_ENUM                 MASKED
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_RANGE                    10:10
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_WOFFSET                  0x0
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_INIT_ENUM                        MASKED
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_FIELD                      _MK_FIELD_CONST(0x1, MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_SHIFT)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_RANGE                      11:11
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_WOFFSET                    0x0
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_INIT_ENUM                  MASKED
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_MASKED                     _MK_ENUM_CONST(0)
#define MC_INTMASK_0_INVALID_APB_ASID_UPDATE_INTMASK_UNMASKED                   _MK_ENUM_CONST(1)

#define MC_INTMASK_0_DECERR_VPR_INTMASK_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_VPR_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_RANGE                   12:12
#define MC_INTMASK_0_DECERR_VPR_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_DECERR_VPR_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_DECERR_VPR_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_SECERR_SEC_INTMASK_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_SECERR_SEC_INTMASK_SHIFT)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_RANGE                   13:13
#define MC_INTMASK_0_SECERR_SEC_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_SECERR_SEC_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_SECERR_SEC_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_DECERR_MTS_INTMASK_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_MTS_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_RANGE                   16:16
#define MC_INTMASK_0_DECERR_MTS_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_DECERR_MTS_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_DECERR_MTS_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_MTS_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)


// Register MC_ERR_STATUS_0
#define MC_ERR_STATUS_0                 _MK_ADDR_CONST(0x8)
#define MC_ERR_STATUS_0_SECURE                  0x0
#define MC_ERR_STATUS_0_WORD_COUNT                      0x1
#define MC_ERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7e37707f)
#define MC_ERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_STATUS_0_ERR_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_STATUS_0_ERR_ID_SHIFT)
#define MC_ERR_STATUS_0_ERR_ID_RANGE                    6:0
#define MC_ERR_STATUS_0_ERR_ID_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_ADR1_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_ERR_STATUS_0_ERR_ADR1_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_STATUS_0_ERR_ADR1_SHIFT)
#define MC_ERR_STATUS_0_ERR_ADR1_RANGE                  14:12
#define MC_ERR_STATUS_0_ERR_ADR1_WOFFSET                        0x0
#define MC_ERR_STATUS_0_ERR_ADR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_STATUS_0_ERR_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_RW_SHIFT)
#define MC_ERR_STATUS_0_ERR_RW_RANGE                    16:16
#define MC_ERR_STATUS_0_ERR_RW_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_STATUS_0_ERR_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_SECURITY_SHIFT)
#define MC_ERR_STATUS_0_ERR_SECURITY_RANGE                      17:17
#define MC_ERR_STATUS_0_ERR_SECURITY_WOFFSET                    0x0
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_SWAP_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_ERR_STATUS_0_ERR_SWAP_FIELD                  _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_SWAP_SHIFT)
#define MC_ERR_STATUS_0_ERR_SWAP_RANGE                  18:18
#define MC_ERR_STATUS_0_ERR_SWAP_WOFFSET                        0x0
#define MC_ERR_STATUS_0_ERR_SWAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SWAP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SWAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SWAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_ADR_HI_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_ERR_STATUS_0_ERR_ADR_HI_FIELD                        _MK_FIELD_CONST(0x3, MC_ERR_STATUS_0_ERR_ADR_HI_SHIFT)
#define MC_ERR_STATUS_0_ERR_ADR_HI_RANGE                        21:20
#define MC_ERR_STATUS_0_ERR_ADR_HI_WOFFSET                      0x0
#define MC_ERR_STATUS_0_ERR_ADR_HI_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR_HI_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ADR_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_FIELD                   _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_RANGE                   25:25
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_WOFFSET                 0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_RANGE                    26:26
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_RANGE                    27:27
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_TYPE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_ERR_STATUS_0_ERR_TYPE_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_STATUS_0_ERR_TYPE_SHIFT)
#define MC_ERR_STATUS_0_ERR_TYPE_RANGE                  30:28
#define MC_ERR_STATUS_0_ERR_TYPE_WOFFSET                        0x0
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_RSVD                   _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_TYPE_DECERR_EMEM                    _MK_ENUM_CONST(2)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_TRUSTZONE                     _MK_ENUM_CONST(3)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_CARVEOUT                      _MK_ENUM_CONST(4)
#define MC_ERR_STATUS_0_ERR_TYPE_INVALID_SMMU_PAGE                      _MK_ENUM_CONST(6)


// Register MC_ERR_ADR_0
#define MC_ERR_ADR_0                    _MK_ADDR_CONST(0xc)
#define MC_ERR_ADR_0_SECURE                     0x0
#define MC_ERR_ADR_0_WORD_COUNT                         0x1
#define MC_ERR_ADR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_ERR_ADR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_ADR_0_ERR_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_ADR_0_ERR_ADR_SHIFT)
#define MC_ERR_ADR_0_ERR_ADR_RANGE                      31:0
#define MC_ERR_ADR_0_ERR_ADR_WOFFSET                    0x0
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_SMMU_CONFIG_0
#define MC_SMMU_CONFIG_0                        _MK_ADDR_CONST(0x10)
#define MC_SMMU_CONFIG_0_SECURE                         0x1
#define MC_SMMU_CONFIG_0_WORD_COUNT                     0x1
#define MC_SMMU_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_RANGE                      0:0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_TLB_CONFIG_0
#define MC_SMMU_TLB_CONFIG_0                    _MK_ADDR_CONST(0x14)
#define MC_SMMU_TLB_CONFIG_0_SECURE                     0x0
#define MC_SMMU_TLB_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_TLB_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x30000020)
#define MC_SMMU_TLB_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xf000003f)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x30000020)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf000003f)
#define MC_SMMU_TLB_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xf000003f)
#define MC_SMMU_TLB_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xf000003f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_FIELD                     _MK_FIELD_CONST(0x3f, MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_RANGE                     5:0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT                   _MK_MASK_CONST(0x20)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT                        _MK_MASK_CONST(0x20)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)

#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_RANGE                  28:28
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_WOFFSET                        0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_INIT_ENUM                      ENABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_ROUND_ROBIN_ARBITRATION_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_RANGE                   29:29
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_WOFFSET                 0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_INIT_ENUM                       ENABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_RANGE                       30:30
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_CONFIG_0
#define MC_SMMU_PTC_CONFIG_0                    _MK_ADDR_CONST(0x18)
#define MC_SMMU_PTC_CONFIG_0_SECURE                     0x0
#define MC_SMMU_PTC_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_PTC_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x2800003f)
#define MC_SMMU_PTC_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xef00003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x2800003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xef00003f)
#define MC_SMMU_PTC_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xef00003f)
#define MC_SMMU_PTC_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xef00003f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_RANGE                        5:0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_WOFFSET                      0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT                   _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)

#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_SHIFT                        _MK_SHIFT_CONST(24)
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_FIELD                        _MK_FIELD_CONST(0xf, MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_RANGE                        27:24
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_WOFFSET                      0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_DEFAULT                      _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_CONFIG_0_PTC_REQ_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)

#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_RANGE                     29:29
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_RANGE                       30:30
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTB_ASID_0
#define MC_SMMU_PTB_ASID_0                      _MK_ADDR_CONST(0x1c)
#define MC_SMMU_PTB_ASID_0_SECURE                       0x0
#define MC_SMMU_PTB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_PTB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_RANGE                   6:0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_WOFFSET                 0x0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SMMU_PTB_DATA_0
#define MC_SMMU_PTB_DATA_0                      _MK_ADDR_CONST(0x20)
#define MC_SMMU_PTB_DATA_0_SECURE                       0x0
#define MC_SMMU_PTB_DATA_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_READ_MASK                    _MK_MASK_CONST(0xe03fffff)
#define MC_SMMU_PTB_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0xe03fffff)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_FIELD                  _MK_FIELD_CONST(0x3fffff, MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_RANGE                  21:0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT                 _MK_SHIFT_CONST(29)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_RANGE                 29:29
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_WOFFSET                       0x0
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_RANGE                  30:30
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_RANGE                  31:31
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 36 [0x24]

// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Register MC_SMMU_TLB_FLUSH_0
#define MC_SMMU_TLB_FLUSH_0                     _MK_ADDR_CONST(0x30)
#define MC_SMMU_TLB_FLUSH_0_SECURE                      0x0
#define MC_SMMU_TLB_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_TLB_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x100000)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x100000)
#define MC_SMMU_TLB_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xff1fffff)
#define MC_SMMU_TLB_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xff1fffff)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_FIELD                    _MK_FIELD_CONST(0x3, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_RANGE                    1:0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_ALL                      _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SECTION                  _MK_ENUM_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_GROUP                    _MK_ENUM_CONST(3)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_FIELD                    _MK_FIELD_CONST(0x3ffff, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_RANGE                    19:2
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_RANGE                        20:20
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_WOFFSET                      0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_NO_WAIT_IDLE_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT                        _MK_SHIFT_CONST(24)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_FIELD                        _MK_FIELD_CONST(0x7f, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_RANGE                        30:24
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_WOFFSET                      0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_RANGE                  31:31
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_WOFFSET                        0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_FLUSH_0
#define MC_SMMU_PTC_FLUSH_0                     _MK_ADDR_CONST(0x34)
#define MC_SMMU_PTC_FLUSH_0_SECURE                      0x0
#define MC_SMMU_PTC_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_PTC_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x8)
#define MC_SMMU_PTC_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xfffffff9)
#define MC_SMMU_PTC_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff9)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_RANGE                        0:0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_WOFFSET                      0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ALL                  _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ADR                  _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_RANGE                        3:3
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_WOFFSET                      0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_FLUSH_0_PTC_NO_WAIT_IDLE_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_FIELD                 _MK_FIELD_CONST(0xfffffff, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_RANGE                 31:4
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_WOFFSET                       0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_PTC_FLUSH_1_0
#define MC_SMMU_PTC_FLUSH_1_0                   _MK_ADDR_CONST(0x9b8)
#define MC_SMMU_PTC_FLUSH_1_0_SECURE                    0x0
#define MC_SMMU_PTC_FLUSH_1_0_WORD_COUNT                        0x1
#define MC_SMMU_PTC_FLUSH_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_SMMU_PTC_FLUSH_1_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_FIELD                    _MK_FIELD_CONST(0x3, MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_SHIFT)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_RANGE                    1:0
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_WOFFSET                  0x0
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_1_0_PTC_FLUSH_ADR_HI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_0
#define MC_SMMU_ASID_SECURITY_0                 _MK_ADDR_CONST(0x38)
#define MC_SMMU_ASID_SECURITY_0_SECURE                  0x1
#define MC_SMMU_ASID_SECURITY_0_WORD_COUNT                      0x1
#define MC_SMMU_ASID_SECURITY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_FIELD                      _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_RANGE                      15:0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_WOFFSET                    0x0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)

#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_FIELD                   _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_RANGE                   31:16
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_WOFFSET                 0x0
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)


// Register MC_SMMU_ASID_SECURITY_1_0
#define MC_SMMU_ASID_SECURITY_1_0                       _MK_ADDR_CONST(0x3c)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_1_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_SHIFT)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_SECURE_ASIDS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_SHIFT)
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_1_0_PROMOTING_ASIDS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_2_0
#define MC_SMMU_ASID_SECURITY_2_0                       _MK_ADDR_CONST(0x9e0)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_2_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_SHIFT)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_SECURE_ASIDS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_SHIFT)
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_2_0_PROMOTING_ASIDS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_3_0
#define MC_SMMU_ASID_SECURITY_3_0                       _MK_ADDR_CONST(0x9e4)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_3_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_SHIFT)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_SECURE_ASIDS_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_SHIFT)
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_3_0_PROMOTING_ASIDS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_4_0
#define MC_SMMU_ASID_SECURITY_4_0                       _MK_ADDR_CONST(0x9e8)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_4_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_SHIFT)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_SECURE_ASIDS_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_SHIFT)
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_4_0_PROMOTING_ASIDS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_5_0
#define MC_SMMU_ASID_SECURITY_5_0                       _MK_ADDR_CONST(0x9ec)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_5_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_SHIFT)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_SECURE_ASIDS_5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_SHIFT)
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_5_0_PROMOTING_ASIDS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_6_0
#define MC_SMMU_ASID_SECURITY_6_0                       _MK_ADDR_CONST(0x9f0)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_6_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_SHIFT)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_SECURE_ASIDS_6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_SHIFT)
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_6_0_PROMOTING_ASIDS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_7_0
#define MC_SMMU_ASID_SECURITY_7_0                       _MK_ADDR_CONST(0x9f4)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE                        0x1
#define MC_SMMU_ASID_SECURITY_7_0_WORD_COUNT                    0x1
#define MC_SMMU_ASID_SECURITY_7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_FIELD                  _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_SHIFT)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_RANGE                  15:0
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_WOFFSET                        0x0
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_SECURE_ASIDS_7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_FIELD                       _MK_FIELD_CONST(0xffff, MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_SHIFT)
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_RANGE                       31:16
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_WOFFSET                     0x0
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_7_0_PROMOTING_ASIDS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_CLIENT_CONFIG0_0
#define MC_SMMU_CLIENT_CONFIG0_0                        _MK_ADDR_CONST(0x40)
#define MC_SMMU_CLIENT_CONFIG0_0_SECURE                         0x0
#define MC_SMMU_CLIENT_CONFIG0_0_WORD_COUNT                     0x1
#define MC_SMMU_CLIENT_CONFIG0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_RESET_MASK                     _MK_MASK_CONST(0xf0e3c07f)
#define MC_SMMU_CLIENT_CONFIG0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_READ_MASK                      _MK_MASK_CONST(0xf0e3c07f)
#define MC_SMMU_CLIENT_CONFIG0_0_WRITE_MASK                     _MK_MASK_CONST(0xf0e3c07f)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_RANGE                      0:0
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_WOFFSET                    0x0
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_INIT_ENUM                  UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_UNORDERED                  _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_PTCR_ORDERED_CLIENT_ORDERED                    _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_RANGE                 1:1
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0A_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_RANGE                        2:2
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0AB_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_RANGE                 3:3
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0B_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_RANGE                        4:4
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0BB_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_RANGE                 5:5
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0C_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_RANGE                        6:6
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAY0CB_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_RANGE                      14:14
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_WOFFSET                    0x0
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_INIT_ENUM                  UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_UNORDERED                  _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_AFIR_ORDERED_CLIENT_ORDERED                    _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_RANGE                 15:15
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_AVPCARM7R_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_RANGE                 16:16
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHC_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_RANGE                        17:17
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_DISPLAYHCB_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_RANGE                      21:21
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_WOFFSET                    0x0
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_INIT_ENUM                  UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_UNORDERED                  _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_HDAR_ORDERED_CLIENT_ORDERED                    _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_RANGE                        22:22
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XDMAR_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_RANGE                   23:23
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_HOST1XR_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_RANGE                  28:28
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_MSENCSRD_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_RANGE                       29:29
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_WOFFSET                     0x0
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_INIT_ENUM                   UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_UNORDERED                   _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBDMAR_ORDERED_CLIENT_ORDERED                     _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_RANGE                       30:30
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_WOFFSET                     0x0
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_INIT_ENUM                   UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_UNORDERED                   _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_PPCSAHBSLVR_ORDERED_CLIENT_ORDERED                     _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_RANGE                     31:31
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_WOFFSET                   0x0
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_INIT_ENUM                 UNORDERED
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_UNORDERED                 _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG0_0_SATAR_ORDERED_CLIENT_ORDERED                   _MK_ENUM_CONST(1)


// Register MC_SMMU_CLIENT_CONFIG1_0
#define MC_SMMU_CLIENT_CONFIG1_0                        _MK_ADDR_CONST(0x44)
#define MC_SMMU_CLIENT_CONFIG1_0_SECURE                         0x0
#define MC_SMMU_CLIENT_CONFIG1_0_WORD_COUNT                     0x1
#define MC_SMMU_CLIENT_CONFIG1_0_RESET_VAL                      _MK_MASK_CONST(0x20220000)
#define MC_SMMU_CLIENT_CONFIG1_0_RESET_MASK                     _MK_MASK_CONST(0xfb6608fc)
#define MC_SMMU_CLIENT_CONFIG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_READ_MASK                      _MK_MASK_CONST(0xfb6608fc)
#define MC_SMMU_CLIENT_CONFIG1_0_WRITE_MASK                     _MK_MASK_CONST(0xfb6608fc)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_RANGE                  2:2
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVR_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_RANGE                   3:3
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMBER_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_RANGE                   4:4
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEMCER_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_RANGE                   5:5
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDETPER_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_RANGE                 6:6
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPR_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_RANGE                   7:7
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORER_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(11)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_RANGE                  11:11
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_MSENCSWR_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_RANGE                      17:17
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_WOFFSET                    0x0
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_INIT_ENUM                  ORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_UNORDERED                  _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_AFIW_ORDERED_CLIENT_ORDERED                    _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_RANGE                 18:18
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_AVPCARM7W_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_RANGE                      21:21
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_WOFFSET                    0x0
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_INIT_ENUM                  ORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_UNORDERED                  _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_HDAW_ORDERED_CLIENT_ORDERED                    _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_RANGE                   22:22
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_HOST1XW_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_RANGE                 24:24
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCORELPW_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_RANGE                   25:25
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_MPCOREW_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_RANGE                       27:27
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_WOFFSET                     0x0
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_INIT_ENUM                   UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_UNORDERED                   _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBDMAW_ORDERED_CLIENT_ORDERED                     _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_RANGE                       28:28
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_WOFFSET                     0x0
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_INIT_ENUM                   UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_UNORDERED                   _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_PPCSAHBSLVW_ORDERED_CLIENT_ORDERED                     _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_RANGE                     29:29
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_WOFFSET                   0x0
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_INIT_ENUM                 ORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_UNORDERED                 _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_SATAW_ORDERED_CLIENT_ORDERED                   _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_RANGE                  30:30
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEBSEVW_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_RANGE                   31:31
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG1_0_VDEDBGW_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)


// Register MC_SMMU_CLIENT_CONFIG2_0
#define MC_SMMU_CLIENT_CONFIG2_0                        _MK_ADDR_CONST(0x48)
#define MC_SMMU_CLIENT_CONFIG2_0_SECURE                         0x0
#define MC_SMMU_CLIENT_CONFIG2_0_WORD_COUNT                     0x1
#define MC_SMMU_CLIENT_CONFIG2_0_RESET_VAL                      _MK_MASK_CONST(0x2800)
#define MC_SMMU_CLIENT_CONFIG2_0_RESET_MASK                     _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_CLIENT_CONFIG2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_READ_MASK                      _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_CLIENT_CONFIG2_0_WRITE_MASK                     _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_RANGE                   0:0
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDEMBEW_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_RANGE                   1:1
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_VDETPMW_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_RANGE                     4:4
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_WOFFSET                   0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_INIT_ENUM                 UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_UNORDERED                 _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRA_ORDERED_CLIENT_ORDERED                   _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_RANGE                     6:6
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_WOFFSET                   0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_INIT_ENUM                 UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_UNORDERED                 _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWA_ORDERED_CLIENT_ORDERED                   _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_SHIFT                     _MK_SHIFT_CONST(7)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_RANGE                     7:7
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_WOFFSET                   0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_INIT_ENUM                 UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_UNORDERED                 _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWB_ORDERED_CLIENT_ORDERED                   _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_RANGE                        10:10
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_INIT_ENUM                    UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTR_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_RANGE                        11:11
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_WOFFSET                      0x0
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_INIT_ENUM                    ORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_UNORDERED                    _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_HOSTW_ORDERED_CLIENT_ORDERED                      _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_RANGE                 12:12
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_INIT_ENUM                     UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVR_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_RANGE                 13:13
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_WOFFSET                       0x0
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_INIT_ENUM                     ORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_UNORDERED                     _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_XUSB_DEVW_ORDERED_CLIENT_ORDERED                       _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_RANGE                    14:14
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPRAB_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_RANGE                    16:16
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWAB_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_RANGE                    17:17
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_ISPWBB_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_RANGE                   20:20
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSRD_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_RANGE                   21:21
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_TSECSWR_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(22)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_RANGE                  22:22
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCR_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(23)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_RANGE                  23:23
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_A9AVPSCW_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_RANGE                    24:24
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSRD_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(25)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_RANGE                    25:25
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_GPUSWR_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(26)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_RANGE                  26:26
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG2_0_DISPLAYT_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)


// Register MC_SMMU_CLIENT_CONFIG3_0
#define MC_SMMU_CLIENT_CONFIG3_0                        _MK_ADDR_CONST(0x4c)
#define MC_SMMU_CLIENT_CONFIG3_0_SECURE                         0x0
#define MC_SMMU_CLIENT_CONFIG3_0_WORD_COUNT                     0x1
#define MC_SMMU_CLIENT_CONFIG3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_RESET_MASK                     _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_CLIENT_CONFIG3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_READ_MASK                      _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_CLIENT_CONFIG3_0_WRITE_MASK                     _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_RANGE                   0:0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRA_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_RANGE                  1:1
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAA_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_RANGE                    2:2
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCR_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_RANGE                  3:3
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCRAB_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_RANGE                   4:4
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_WOFFSET                 0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_INIT_ENUM                       UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_UNORDERED                       _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWA_ORDERED_CLIENT_ORDERED                 _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_RANGE                  5:5
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAA_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_RANGE                    6:6
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCW_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_RANGE                  7:7
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_SDMMCWAB_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_RANGE                    12:12
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSRD_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_RANGE                    13:13
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_WOFFSET                  0x0
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_INIT_ENUM                        UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_UNORDERED                        _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_VICSWR_ORDERED_CLIENT_ORDERED                  _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_RANGE                       18:18
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_WOFFSET                     0x0
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_INIT_ENUM                   UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_UNORDERED                   _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_VIW_ORDERED_CLIENT_ORDERED                     _MK_ENUM_CONST(1)

#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_SHIFT)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_RANGE                  19:19
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_WOFFSET                        0x0
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_INIT_ENUM                      UNORDERED
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_UNORDERED                      _MK_ENUM_CONST(0)
#define MC_SMMU_CLIENT_CONFIG3_0_DISPLAYD_ORDERED_CLIENT_ORDERED                        _MK_ENUM_CONST(1)


// Register MC_EMEM_CFG_0
#define MC_EMEM_CFG_0                   _MK_ADDR_CONST(0x50)
#define MC_EMEM_CFG_0_SECURE                    0x0
#define MC_EMEM_CFG_0_WORD_COUNT                        0x1
#define MC_EMEM_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x2000)
#define MC_EMEM_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x80003fff)
#define MC_EMEM_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x80000000)
#define MC_EMEM_CFG_0_READ_MASK                         _MK_MASK_CONST(0x80003fff)
#define MC_EMEM_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x80003fff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_FIELD                        _MK_FIELD_CONST(0x3fff, MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE                        13:0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_WOFFSET                      0x0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT                      _MK_MASK_CONST(0x2000)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_EMEM_CFG_0_EMEM_BOM_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_EMEM_CFG_0_EMEM_BOM_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_CFG_0_EMEM_BOM_SHIFT)
#define MC_EMEM_CFG_0_EMEM_BOM_RANGE                    31:31
#define MC_EMEM_CFG_0_EMEM_BOM_WOFFSET                  0x0
#define MC_EMEM_CFG_0_EMEM_BOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_0_EMEM_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_0_EMEM_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_0_EMEM_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_0_EMEM_BOM_INIT_ENUM                        B2GB
#define MC_EMEM_CFG_0_EMEM_BOM_B0GB                     _MK_ENUM_CONST(1)
#define MC_EMEM_CFG_0_EMEM_BOM_B2GB                     _MK_ENUM_CONST(0)


// Register MC_EMEM_ADR_CFG_0
#define MC_EMEM_ADR_CFG_0                       _MK_ADDR_CONST(0x54)
#define MC_EMEM_ADR_CFG_0_SECURE                        0x0
#define MC_EMEM_ADR_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ADR_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE                     0:0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_WOFFSET                   0x0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_INIT_ENUM                 N1
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N1                        _MK_ENUM_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N2                        _MK_ENUM_CONST(1)


// Register MC_EMEM_ADR_CFG_DEV0_0
#define MC_EMEM_ADR_CFG_DEV0_0                  _MK_ADDR_CONST(0x58)
#define MC_EMEM_ADR_CFG_DEV0_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV0_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W11                   _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W12                   _MK_ENUM_CONST(5)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D4096MB                        _MK_ENUM_CONST(10)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D8192MB                        _MK_ENUM_CONST(11)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D768MB                 _MK_ENUM_CONST(12)


// Register MC_EMEM_ADR_CFG_DEV1_0
#define MC_EMEM_ADR_CFG_DEV1_0                  _MK_ADDR_CONST(0x5c)
#define MC_EMEM_ADR_CFG_DEV1_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV1_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W11                   _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W12                   _MK_ENUM_CONST(5)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D4096MB                        _MK_ENUM_CONST(10)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D8192MB                        _MK_ENUM_CONST(11)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D768MB                 _MK_ENUM_CONST(12)


// Register MC_SECURITY_CFG0_0
#define MC_SECURITY_CFG0_0                      _MK_ADDR_CONST(0x70)
#define MC_SECURITY_CFG0_0_SECURE                       0x1
#define MC_SECURITY_CFG0_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_FIELD                   _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_RANGE                   31:20
#define MC_SECURITY_CFG0_0_SECURITY_BOM_WOFFSET                 0x0
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT                 _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT                      _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_CFG1_0
#define MC_SECURITY_CFG1_0                      _MK_ADDR_CONST(0x74)
#define MC_SECURITY_CFG1_0_SECURE                       0x1
#define MC_SECURITY_CFG1_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_RESET_MASK                   _MK_MASK_CONST(0x1fff)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)
#define MC_SECURITY_CFG1_0_READ_MASK                    _MK_MASK_CONST(0x1fff)
#define MC_SECURITY_CFG1_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_FIELD                       _MK_FIELD_CONST(0x1fff, MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_RANGE                       12:0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_WOFFSET                     0x0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)


// Register MC_SECURITY_CFG3_0
#define MC_SECURITY_CFG3_0                      _MK_ADDR_CONST(0x9bc)
#define MC_SECURITY_CFG3_0_SECURE                       0x1
#define MC_SECURITY_CFG3_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG3_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_SECURITY_CFG3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SECURITY_CFG3_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_SECURITY_CFG3_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_FIELD                        _MK_FIELD_CONST(0x3, MC_SECURITY_CFG3_0_SECURITY_BOM_HI_SHIFT)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_RANGE                        1:0
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_WOFFSET                      0x0
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG3_0_SECURITY_BOM_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)


// Register MC_SECURITY_RSV_0
#define MC_SECURITY_RSV_0                       _MK_ADDR_CONST(0x7c)
#define MC_SECURITY_RSV_0_SECURE                        0x1
#define MC_SECURITY_RSV_0_WORD_COUNT                    0x1
#define MC_SECURITY_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_RANGE                      7:0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_RANGE                      15:8
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_RANGE                      23:16
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_RANGE                      31:24
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_CFG_0
#define MC_EMEM_ARB_CFG_0                       _MK_ADDR_CONST(0x90)
#define MC_EMEM_ARB_CFG_0_SECURE                        0x0
#define MC_EMEM_ARB_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff000000)
#define MC_EMEM_ARB_CFG_0_READ_MASK                     _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE                       8:0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_WOFFSET                     0x0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FIELD                  _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE                  20:16
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_WOFFSET                        0x0
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_FIELD                      _MK_FIELD_CONST(0xf, MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SHIFT)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_RANGE                      27:24
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_WOFFSET                    0x0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SHIFT                 _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_FIELD                 _MK_FIELD_CONST(0xf, MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SHIFT)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_RANGE                 31:28
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_WOFFSET                       0x0
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0                   _MK_ADDR_CONST(0x94)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SECURE                    0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WORD_COUNT                        0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x80000040)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_READ_MASK                         _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_FIELD                 _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE                 8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_WOFFSET                       0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT                       _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_RANGE                       24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RANGE                       30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_RANGE                   31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_INIT_ENUM                       ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_TIMING_RCD_0
#define MC_EMEM_ARB_TIMING_RCD_0                        _MK_ADDR_CONST(0x98)
#define MC_EMEM_ARB_TIMING_RCD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RCD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RCD_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_RP_0
#define MC_EMEM_ARB_TIMING_RP_0                 _MK_ADDR_CONST(0x9c)
#define MC_EMEM_ARB_TIMING_RP_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RP_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RP_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RP_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RP_0_RP_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT)
#define MC_EMEM_ARB_TIMING_RP_0_RP_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RP_0_RP_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_RC_0
#define MC_EMEM_ARB_TIMING_RC_0                 _MK_ADDR_CONST(0xa0)
#define MC_EMEM_ARB_TIMING_RC_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RC_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RC_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RC_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RC_0_RC_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT)
#define MC_EMEM_ARB_TIMING_RC_0_RC_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RC_0_RC_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_RAS_0
#define MC_EMEM_ARB_TIMING_RAS_0                        _MK_ADDR_CONST(0xa4)
#define MC_EMEM_ARB_TIMING_RAS_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RAS_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAS_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_FAW_0
#define MC_EMEM_ARB_TIMING_FAW_0                        _MK_ADDR_CONST(0xa8)
#define MC_EMEM_ARB_TIMING_FAW_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_FAW_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_VAL                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_FAW_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_FIELD                      _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE                      6:0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_RRD_0
#define MC_EMEM_ARB_TIMING_RRD_0                        _MK_ADDR_CONST(0xac)
#define MC_EMEM_ARB_TIMING_RRD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RRD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RRD_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_FIELD                      _MK_FIELD_CONST(0xf, MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE                      3:0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_RAP2PRE_0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0                    _MK_ADDR_CONST(0xb0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_WAP2PRE_0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0                    _MK_ADDR_CONST(0xb4)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_FIELD                      _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE                      6:0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_R2R_0
#define MC_EMEM_ARB_TIMING_R2R_0                        _MK_ADDR_CONST(0xb8)
#define MC_EMEM_ARB_TIMING_R2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2R_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_W2W_0
#define MC_EMEM_ARB_TIMING_W2W_0                        _MK_ADDR_CONST(0xbc)
#define MC_EMEM_ARB_TIMING_W2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_TIMING_R2W_0
#define MC_EMEM_ARB_TIMING_R2W_0                        _MK_ADDR_CONST(0xc0)
#define MC_EMEM_ARB_TIMING_R2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2W_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_TIMING_W2R_0
#define MC_EMEM_ARB_TIMING_W2R_0                        _MK_ADDR_CONST(0xc4)
#define MC_EMEM_ARB_TIMING_W2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_W2R_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_DA_TURNS_0
#define MC_EMEM_ARB_DA_TURNS_0                  _MK_ADDR_CONST(0xd0)
#define MC_EMEM_ARB_DA_TURNS_0_SECURE                   0x0
#define MC_EMEM_ARB_DA_TURNS_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_DA_TURNS_0_RESET_VAL                        _MK_MASK_CONST(0xf0f0205)
#define MC_EMEM_ARB_DA_TURNS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_RANGE                   7:0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT                 _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_RANGE                   15:8
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT                 _MK_MASK_CONST(0x2)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_RANGE                   23:16
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_RANGE                   31:24
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_DA_COVERS_0
#define MC_EMEM_ARB_DA_COVERS_0                 _MK_ADDR_CONST(0xd4)
#define MC_EMEM_ARB_DA_COVERS_0_SECURE                  0x0
#define MC_EMEM_ARB_DA_COVERS_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_DA_COVERS_0_RESET_VAL                       _MK_MASK_CONST(0xf0f0f)
#define MC_EMEM_ARB_DA_COVERS_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_COVERS_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_FIELD                  _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_RANGE                  7:0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_WOFFSET                        0x0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_RANGE                       15:8
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_RANGE                       23:16
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_MISC0_0
#define MC_EMEM_ARB_MISC0_0                     _MK_ADDR_CONST(0xd8)
#define MC_EMEM_ARB_MISC0_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC0_0_RESET_VAL                   _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_RESET_MASK                  _MK_MASK_CONST(0x7fffffff)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fffffff)
#define MC_EMEM_ARB_MISC0_0_READ_MASK                   _MK_MASK_CONST(0x7fffffff)
#define MC_EMEM_ARB_MISC0_0_WRITE_MASK                  _MK_MASK_CONST(0x7fffffff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_RANGE                       7:0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_WOFFSET                     0x0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_RANGE                  14:8
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)

#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_SHIFT)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_RANGE                      15:15
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC0_0_EMC_REQ_B2B_XFER_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_RANGE                      20:16
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT                    _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT                 _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_RANGE                 26:21
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_WOFFSET                       0x0
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)

#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_RANGE                      27:27
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_FIELD                  _MK_FIELD_CONST(0x7, MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_RANGE                  30:28
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT                        _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT                     _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)


// Register MC_EMEM_ARB_MISC1_0
#define MC_EMEM_ARB_MISC1_0                     _MK_ADDR_CONST(0xdc)
#define MC_EMEM_ARB_MISC1_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC1_0_RESET_VAL                   _MK_MASK_CONST(0x80a00002)
#define MC_EMEM_ARB_MISC1_0_RESET_MASK                  _MK_MASK_CONST(0xf3e01ff3)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff1)
#define MC_EMEM_ARB_MISC1_0_READ_MASK                   _MK_MASK_CONST(0xf3e01ff3)
#define MC_EMEM_ARB_MISC1_0_WRITE_MASK                  _MK_MASK_CONST(0xf3e01ff3)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_SHIFT)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_RANGE                        0:0
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_WOFFSET                      0x0
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_SHIFT)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_RANGE                    1:1
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_WOFFSET                  0x0
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_INIT_ENUM                        ENABLE
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE                       12:4
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_WOFFSET                     0x0
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_FIELD                      _MK_FIELD_CONST(0x7, MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_RANGE                      23:21
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_DEFAULT                    _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_INIT_ENUM                  USE_EXPIRING_SOON_SLACK_THRESHOLD
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_ZERO_TICKS                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_ONE_TICK                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_TWO_TICKS                  _MK_ENUM_CONST(2)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_FOUR_TICKS                 _MK_ENUM_CONST(3)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_EIGHT_TICKS                        _MK_ENUM_CONST(4)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_USE_EXPIRING_SOON_SLACK_THRESHOLD                  _MK_ENUM_CONST(5)

#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_FIELD                   _MK_FIELD_CONST(0x3, MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_RANGE                   25:24
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_INIT_ENUM                       NORMAL
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NORMAL                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_ISO                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NONE                    _MK_ENUM_CONST(2)

#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_FIELD                   _MK_FIELD_CONST(0xf, MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE                   31:28
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT                 _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_RING1_THROTTLE_0
#define MC_EMEM_ARB_RING1_THROTTLE_0                    _MK_ADDR_CONST(0xe0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x1f0000)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_FIELD                    _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE                    4:0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_WOFFSET                  0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_FIELD                   _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE                   20:16
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_WOFFSET                 0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_EMEM_ARB_RING3_THROTTLE_0
#define MC_EMEM_ARB_RING3_THROTTLE_0                    _MK_ADDR_CONST(0xe4)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_FIELD                        _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_RANGE                        4:0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_WOFFSET                      0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_FIELD                   _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_RANGE                   20:16
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_WOFFSET                 0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_NISO_THROTTLE_0
#define MC_EMEM_ARB_NISO_THROTTLE_0                     _MK_ADDR_CONST(0x6b0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_SECURE                      0x0
#define MC_EMEM_ARB_NISO_THROTTLE_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_NISO_THROTTLE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_RESET_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_READ_MASK                   _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_WRITE_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_FIELD                  _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_RANGE                  4:0
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_WOFFSET                        0x0
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_FIELD                     _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_RANGE                     20:16
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_WOFFSET                   0x0
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_OVERRIDE_0
#define MC_EMEM_ARB_OVERRIDE_0                  _MK_ADDR_CONST(0xe8)
#define MC_EMEM_ARB_OVERRIDE_0_SECURE                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x10000000)
#define MC_EMEM_ARB_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x9cffff10)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x10000000)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x9cffff10)
#define MC_EMEM_ARB_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0x9cffff10)
#define MC_EMEM_ARB_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0x9cffff10)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_RANGE                       31:31
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_RANGE                      28:28
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_INIT_ENUM                  ENABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_RANGE                       27:27
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_RANGE                      26:26
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_RANGE                    23:23
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_RANGE                    22:22
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_RANGE                  21:21
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_RANGE                       20:20
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_RANGE                    19:19
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_RANGE                    18:18
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_RANGE                       17:17
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_RANGE                    16:16
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_RANGE                      15:15
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_RANGE                     14:14
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_RANGE                  13:13
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_RANGE                 12:12
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_RANGE                       11:11
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_RANGE                        10:10
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_OVERRIDE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_RANGE                     9:9
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_RANGE                     8:8
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_RANGE                     4:4
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_RSV_0
#define MC_EMEM_ARB_RSV_0                       _MK_ADDR_CONST(0xec)
#define MC_EMEM_ARB_RSV_0_SECURE                        0x0
#define MC_EMEM_ARB_RSV_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE                 7:0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_RANGE                 15:8
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_RANGE                 23:16
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_RANGE                 31:24
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)


// Register MC_CLKEN_OVERRIDE_0
#define MC_CLKEN_OVERRIDE_0                     _MK_ADDR_CONST(0xf4)
#define MC_CLKEN_OVERRIDE_0_SECURE                      0x0
#define MC_CLKEN_OVERRIDE_0_WORD_COUNT                  0x1
#define MC_CLKEN_OVERRIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_RESET_MASK                  _MK_MASK_CONST(0x3ed)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3ed)
#define MC_CLKEN_OVERRIDE_0_READ_MASK                   _MK_MASK_CONST(0x3ed)
#define MC_CLKEN_OVERRIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x3ed)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_RANGE                 0:0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_RANGE                        2:2
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_RANGE                        3:3
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_RANGE                  5:5
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_WOFFSET                        0x0
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_RANGE                 6:6
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_RANGE                 7:7
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_RANGE                   8:8
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_WOFFSET                 0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(9)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_RANGE                        9:9
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WCAM_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_DBG_0
#define MC_TIMING_CONTROL_DBG_0                 _MK_ADDR_CONST(0xf8)
#define MC_TIMING_CONTROL_DBG_0_SECURE                  0x0
#define MC_TIMING_CONTROL_DBG_0_WORD_COUNT                      0x1
#define MC_TIMING_CONTROL_DBG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x1f)
#define MC_TIMING_CONTROL_DBG_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_FIELD                  _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_RANGE                  0:0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_WOFFSET                        0x0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_INIT_ENUM                      ACTIVE
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ACTIVE                 _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ASSEMBLY                       _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_RANGE                 1:1
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_WOFFSET                       0x0
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_INIT_ENUM                     ASSEMBLY
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ASSEMBLY                      _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ACTIVE                        _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_FIELD                      _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_RANGE                      2:2
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_WOFFSET                    0x0
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_INIT_ENUM                  DISABLED
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_FIELD                       _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_RANGE                       3:3
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_WOFFSET                     0x0
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_INIT_ENUM                   DISABLED
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DISABLED                    _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_ENABLED                     _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_FIELD                       _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_RANGE                       4:4
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_WOFFSET                     0x0
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_INIT_ENUM                   DISABLED
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_DISABLED                    _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGER2_ENABLED                     _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_0
#define MC_TIMING_CONTROL_0                     _MK_ADDR_CONST(0xfc)
#define MC_TIMING_CONTROL_0_SECURE                      0x0
#define MC_TIMING_CONTROL_0_WORD_COUNT                  0x1
#define MC_TIMING_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_RANGE                 0:0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_WOFFSET                       0x0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_CONTROL_0
#define MC_STAT_CONTROL_0                       _MK_ADDR_CONST(0x100)
#define MC_STAT_CONTROL_0_SECURE                        0x0
#define MC_STAT_CONTROL_0_WORD_COUNT                    0x1
#define MC_STAT_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define MC_STAT_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define MC_STAT_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define MC_STAT_CONTROL_0_EMC_GATHER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_CONTROL_0_EMC_GATHER_SHIFT)
#define MC_STAT_CONTROL_0_EMC_GATHER_RANGE                      1:0
#define MC_STAT_CONTROL_0_EMC_GATHER_WOFFSET                    0x0
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_INIT_ENUM                  RST
#define MC_STAT_CONTROL_0_EMC_GATHER_RST                        _MK_ENUM_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DISABLE                    _MK_ENUM_CONST(2)
#define MC_STAT_CONTROL_0_EMC_GATHER_ENABLE                     _MK_ENUM_CONST(3)

#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_SHIFT)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_RANGE                    2:2
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_WOFFSET                  0x0
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_INIT_ENUM                        DISABLE
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_CONTROL_0_EMC_PM_START_TRIGGER_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_SHIFT                     _MK_SHIFT_CONST(3)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_SHIFT)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_RANGE                     3:3
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_WOFFSET                   0x0
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_INIT_ENUM                 DISABLE
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_CONTROL_0_EMC_PM_STOP_TRIGGER_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_STAT_STATUS_0
#define MC_STAT_STATUS_0                        _MK_ADDR_CONST(0x104)
#define MC_STAT_STATUS_0_SECURE                         0x0
#define MC_STAT_STATUS_0_WORD_COUNT                     0x1
#define MC_STAT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_STAT_STATUS_0_EMC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_STATUS_0_EMC_LIMIT_SHIFT)
#define MC_STAT_STATUS_0_EMC_LIMIT_RANGE                        0:0
#define MC_STAT_STATUS_0_EMC_LIMIT_WOFFSET                      0x0
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCK_LIMIT_0
#define MC_STAT_EMC_CLOCK_LIMIT_0                       _MK_ADDR_CONST(0x108)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_RANGE                 31:0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_INIT_ENUM                     -1


// Register MC_STAT_EMC_CLOCK_LIMIT_MSBS_0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0                  _MK_ADDR_CONST(0x10c)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SECURE                   0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_VAL                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_FIELD                       _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_RANGE                       15:0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_WOFFSET                     0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_0
#define MC_STAT_EMC_CLOCKS_0                    _MK_ADDR_CONST(0x110)
#define MC_STAT_EMC_CLOCKS_0_SECURE                     0x0
#define MC_STAT_EMC_CLOCKS_0_WORD_COUNT                         0x1
#define MC_STAT_EMC_CLOCKS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_RANGE                   31:0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_WOFFSET                 0x0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_MSBS_0
#define MC_STAT_EMC_CLOCKS_MSBS_0                       _MK_ADDR_CONST(0x114)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_RANGE                 15:0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x118)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x158)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x11c)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x15c)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0                       _MK_ADDR_CONST(0xa20)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_SECURE                        0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_RESET_VAL                     _MK_MASK_CONST(0x300)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_RESET_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_READ_MASK                     _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_WRITE_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_RANGE                      1:0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_LO_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_RANGE                      9:8
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_DEFAULT                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_ADR_LIMIT_HI_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0                       _MK_ADDR_CONST(0xa24)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_SECURE                        0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_RESET_VAL                     _MK_MASK_CONST(0x300)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_RESET_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_READ_MASK                     _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_WRITE_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_RANGE                      1:0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_LO_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_RANGE                      9:8
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_DEFAULT                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_ADR_LIMIT_HI_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x198)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x1a8)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x19c)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x1ac)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0                       _MK_ADDR_CONST(0xa28)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_SECURE                        0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_RESET_VAL                     _MK_MASK_CONST(0x300)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_RESET_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_READ_MASK                     _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_WRITE_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_RANGE                      1:0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_RANGE                      9:8
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_DEFAULT                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0                       _MK_ADDR_CONST(0xa2c)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_SECURE                        0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_RESET_VAL                     _MK_MASK_CONST(0x300)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_RESET_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_READ_MASK                     _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_WRITE_MASK                    _MK_MASK_CONST(0x303)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_RANGE                      1:0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_RANGE                      9:8
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_DEFAULT                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_UPPER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ASID_0
#define MC_STAT_EMC_FILTER_SET0_ASID_0                  _MK_ADDR_CONST(0x1a0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x30000)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_READ_MASK                        _MK_MASK_CONST(0x3007f)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x3007f)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_RANGE                       6:0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_RANGE                 17:16
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET1_ASID_0
#define MC_STAT_EMC_FILTER_SET1_ASID_0                  _MK_ADDR_CONST(0x1b0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x30000)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_READ_MASK                        _MK_MASK_CONST(0x3007f)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x3007f)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_RANGE                       6:0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_RANGE                 17:16
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x120)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x160)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_0_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0                      _MK_ADDR_CONST(0x128)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SHIFT                        _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_RANGE                        28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_RANGE                   31:31
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_0_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0                      _MK_ADDR_CONST(0x168)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SHIFT                        _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_RANGE                        28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_RANGE                   31:31
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_1_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0                      _MK_ADDR_CONST(0x12c)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_RANGE                        11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_RANGE                    17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_RANGE                   29:29
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_1_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0                      _MK_ADDR_CONST(0x16c)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_RANGE                        11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_RANGE                    17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_RANGE                   29:29
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0                      _MK_ADDR_CONST(0x130)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_RANGE                   4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_RANGE                   6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_RANGE                   7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_RANGE                      10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_RANGE                      11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_RANGE                       13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_SHIFT                  _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_RANGE                  14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPRAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_RANGE                  16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_SHIFT                  _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_RANGE                  17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_ISPWBB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_RANGE                 21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_RANGE                        22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_RANGE                        23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_A9AVPSCW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_SHIFT                  _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_RANGE                  25:25
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_GPUSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_SHIFT                        _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_RANGE                        26:26
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_DISPLAYT_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0                      _MK_ADDR_CONST(0x170)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_RANGE                   4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_RANGE                   6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_RANGE                   7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_RANGE                      10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_RANGE                      11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_RANGE                       13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_SHIFT                  _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_RANGE                  14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPRAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_RANGE                  16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_SHIFT                  _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_RANGE                  17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_ISPWBB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_RANGE                 21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_RANGE                        22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_RANGE                        23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_A9AVPSCW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_SHIFT                  _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_RANGE                  25:25
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_GPUSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_SHIFT                        _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_RANGE                        26:26
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_DISPLAYT_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_3_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0                      _MK_ADDR_CONST(0x134)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_RESET_VAL                    _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_RESET_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_READ_MASK                    _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_WRITE_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRA_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_RANGE                        1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAA_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_RANGE                  2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_RANGE                        3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCRAB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWA_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_RANGE                        5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAA_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_RANGE                  6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_RANGE                        7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_SDMMCWAB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_RANGE                  12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_RANGE                  13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VICSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_SHIFT                     _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_RANGE                     18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_VIW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_RANGE                        19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_3_0_EMC_FILTER_SET0_CLIENT_DISPLAYD_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_3_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0                      _MK_ADDR_CONST(0x174)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_RESET_VAL                    _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_RESET_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_READ_MASK                    _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_WRITE_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRA_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_RANGE                        1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAA_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_RANGE                  2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_RANGE                        3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCRAB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWA_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_RANGE                        5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAA_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_RANGE                  6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_RANGE                        7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_SDMMCWAB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_RANGE                  12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_RANGE                  13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VICSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_SHIFT                     _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_RANGE                     18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_VIW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_RANGE                        19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_3_0_EMC_FILTER_SET1_CLIENT_DISPLAYD_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_SET0_COUNT_0
#define MC_STAT_EMC_SET0_COUNT_0                        _MK_ADDR_CONST(0x138)
#define MC_STAT_EMC_SET0_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET0_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET0_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0                   _MK_ADDR_CONST(0x13c)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_COUNT_0
#define MC_STAT_EMC_SET1_COUNT_0                        _MK_ADDR_CONST(0x178)
#define MC_STAT_EMC_SET1_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET1_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET1_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0                   _MK_ADDR_CONST(0x17c)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x140)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x144)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x180)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x184)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0                  _MK_ADDR_CONST(0x148)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x14c)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0                  _MK_ADDR_CONST(0x188)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x18c)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x150)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x190)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0                     _MK_ADDR_CONST(0x1b8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_RANGE                     31:0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0                 _MK_ADDR_CONST(0x1bc)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SECURE                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_FIELD                    _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_RANGE                    15:0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0                     _MK_ADDR_CONST(0x1c8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_RANGE                     31:0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0                 _MK_ADDR_CONST(0x1cc)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SECURE                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_FIELD                    _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_RANGE                    15:0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0                  _MK_ADDR_CONST(0x1c0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_RANGE                     0:0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_INIT_ENUM                 THIS_MC
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_THIS_MC                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_PARTITION                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_RANGE                    1:1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_INIT_ENUM                        IDLE
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_IDLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_IDLE_PD                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_FIELD                    _MK_FIELD_CONST(0x3, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_RANGE                    5:4
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_DEFAULT                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_FIELD                       _MK_FIELD_CONST(0x1f, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_RANGE                       12:8
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_AHB                 _MK_ENUM_CONST(1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_APB                 _MK_ENUM_CONST(2)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_AVP                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DIS                 _MK_ENUM_CONST(4)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_PCX                 _MK_ENUM_CONST(7)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_FTOP                        _MK_ENUM_CONST(8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SAX                 _MK_ENUM_CONST(9)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VD                  _MK_ENUM_CONST(14)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VE                  _MK_ENUM_CONST(15)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_USBX                        _MK_ENUM_CONST(17)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DISB                        _MK_ENUM_CONST(18)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_MSE                 _MK_ENUM_CONST(19)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VE2                 _MK_ENUM_CONST(20)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_A9AVPPC                     _MK_ENUM_CONST(21)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_GK                  _MK_ENUM_CONST(22)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SD                  _MK_ENUM_CONST(23)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_ISP                 _MK_ENUM_CONST(24)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_AUD                 _MK_ENUM_CONST(26)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_HOST                        _MK_ENUM_CONST(27)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_USBD                        _MK_ENUM_CONST(28)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VICPC                       _MK_ENUM_CONST(29)


// Register MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0                  _MK_ADDR_CONST(0x1d0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_RANGE                     0:0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_INIT_ENUM                 THIS_MC
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_THIS_MC                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_PARTITION                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_RANGE                    1:1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_INIT_ENUM                        IDLE
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_IDLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_IDLE_PD                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_FIELD                    _MK_FIELD_CONST(0x3, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_RANGE                    5:4
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_DEFAULT                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_FIELD                       _MK_FIELD_CONST(0x1f, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_RANGE                       12:8
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_AHB                 _MK_ENUM_CONST(1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_APB                 _MK_ENUM_CONST(2)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_AVP                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DIS                 _MK_ENUM_CONST(4)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_PCX                 _MK_ENUM_CONST(7)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_FTOP                        _MK_ENUM_CONST(8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SAX                 _MK_ENUM_CONST(9)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VD                  _MK_ENUM_CONST(14)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VE                  _MK_ENUM_CONST(15)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_USBX                        _MK_ENUM_CONST(17)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DISB                        _MK_ENUM_CONST(18)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_MSE                 _MK_ENUM_CONST(19)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VE2                 _MK_ENUM_CONST(20)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_A9AVPPC                     _MK_ENUM_CONST(21)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_GK                  _MK_ENUM_CONST(22)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SD                  _MK_ENUM_CONST(23)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_ISP                 _MK_ENUM_CONST(24)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_AUD                 _MK_ENUM_CONST(26)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_HOST                        _MK_ENUM_CONST(27)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_USBD                        _MK_ENUM_CONST(28)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VICPC                       _MK_ENUM_CONST(29)


// Register MC_SMMU_STATS_TLB_HIT_COUNT_0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_TLB_MISS_COUNT_0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0                  _MK_ADDR_CONST(0x1f4)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_HIT_COUNT_0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f8)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_MISS_COUNT_0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0                  _MK_ADDR_CONST(0x1fc)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_HOTRESET_CTRL_DISABLE        0
#define MC_HOTRESET_CTRL_ENABLE 1

// Register MC_CLIENT_HOTRESET_CTRL_0
#define MC_CLIENT_HOTRESET_CTRL_0                       _MK_ADDR_CONST(0x200)
#define MC_CLIENT_HOTRESET_CTRL_0_SECURE                        0x0
#define MC_CLIENT_HOTRESET_CTRL_0_WORD_COUNT                    0x1
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xe07fcfcf)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xe07fcfcf)
#define MC_CLIENT_HOTRESET_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xe07fcfcf)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_RANGE                        0:0
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_RANGE                       1:1
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_RANGE                 2:2
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_RANGE                        3:3
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_RANGE                 6:6
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_RANGE                        7:7
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_RANGE                       8:8
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP2_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_RANGE                     9:9
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_INIT_ENUM                 DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_RANGE                   10:10
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_INIT_ENUM                       DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_RANGE                      11:11
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_INIT_ENUM                  DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_RANGE                       14:14
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_RANGE                       15:15
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_RANGE                        16:16
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_RANGE                 17:17
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(18)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_RANGE                        18:18
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VIC_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_RANGE                  19:19
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_INIT_ENUM                      DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_RANGE                   20:20
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_INIT_ENUM                       DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_RANGE                      21:21
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_INIT_ENUM                  DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_A9AVP_FLUSH_ENABLE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(22)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_RANGE                       22:22
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_RANGE                    29:29
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_INIT_ENUM                        DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC1A_FLUSH_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_RANGE                    30:30
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_INIT_ENUM                        DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC2A_FLUSH_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_RANGE                    31:31
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_INIT_ENUM                        DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SDMMC3A_FLUSH_ENABLE_ENABLED                  _MK_ENUM_CONST(1)


// Register MC_CLIENT_HOTRESET_CTRL_1_0
#define MC_CLIENT_HOTRESET_CTRL_1_0                     _MK_ADDR_CONST(0x970)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SECURE                      0x0
#define MC_CLIENT_HOTRESET_CTRL_1_0_WORD_COUNT                  0x1
#define MC_CLIENT_HOTRESET_CTRL_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_RESET_MASK                  _MK_MASK_CONST(0x7)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_READ_MASK                   _MK_MASK_CONST(0x7)
#define MC_CLIENT_HOTRESET_CTRL_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_RANGE                  0:0
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_INIT_ENUM                      DISABLE
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_SDMMC4A_FLUSH_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_RANGE                    1:1
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_INIT_ENUM                        DISABLE
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_ISP2B_FLUSH_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_RANGE                      2:2
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_INIT_ENUM                  DISABLE
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_1_0_GPU_FLUSH_ENABLE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_FLUSH_DONE   1
#define MC_CLIENT_HOTRESET_FLUSH_IN_PROGRESS    0

// Register MC_CLIENT_HOTRESET_STATUS_0
#define MC_CLIENT_HOTRESET_STATUS_0                     _MK_ADDR_CONST(0x204)
#define MC_CLIENT_HOTRESET_STATUS_0_SECURE                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_WORD_COUNT                  0x1
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xe07fcfcf)
#define MC_CLIENT_HOTRESET_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_RANGE                   0:0
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_RANGE                  1:1
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_RANGE                    2:2
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_RANGE                   3:3
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_RANGE                    6:6
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_RANGE                   7:7
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_RANGE                  8:8
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP2_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT                        _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_RANGE                        9:9
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_DONE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                    _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_RANGE                      10:10
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_DONE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                  _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SHIFT                 _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_RANGE                 11:11
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FLUSH_DONE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                     _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_RANGE                  14:14
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(15)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_RANGE                  15:15
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_RANGE                   16:16
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_RANGE                    17:17
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(18)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_RANGE                   18:18
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VIC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SHIFT                     _MK_SHIFT_CONST(19)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_RANGE                     19:19
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FLUSH_DONE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FLUSH_IN_PROGRESS                 _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_RANGE                      20:20
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FLUSH_DONE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FLUSH_IN_PROGRESS                  _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_RANGE                 21:21
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_FLUSH_DONE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_A9AVP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                     _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(22)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_RANGE                  22:22
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_RANGE                       29:29
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_FLUSH_DONE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC1A_HOTRESET_STATUS_FLUSH_IN_PROGRESS                   _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_RANGE                       30:30
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_FLUSH_DONE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC2A_HOTRESET_STATUS_FLUSH_IN_PROGRESS                   _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_RANGE                       31:31
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_FLUSH_DONE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_SDMMC3A_HOTRESET_STATUS_FLUSH_IN_PROGRESS                   _MK_ENUM_CONST(0)


// Register MC_CLIENT_HOTRESET_STATUS_1_0
#define MC_CLIENT_HOTRESET_STATUS_1_0                   _MK_ADDR_CONST(0x974)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SECURE                    0x0
#define MC_CLIENT_HOTRESET_STATUS_1_0_WORD_COUNT                        0x1
#define MC_CLIENT_HOTRESET_STATUS_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define MC_CLIENT_HOTRESET_STATUS_1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_RANGE                     0:0
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_FLUSH_DONE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_1_0_SDMMC4A_HOTRESET_STATUS_FLUSH_IN_PROGRESS                 _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_RANGE                       1:1
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_FLUSH_DONE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_1_0_ISP2B_HOTRESET_STATUS_FLUSH_IN_PROGRESS                   _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_RANGE                 2:2
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_FLUSH_DONE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_1_0_GPU_HOTRESET_STATUS_FLUSH_IN_PROGRESS                     _MK_ENUM_CONST(0)


// Register MC_EMEM_ARB_ISOCHRONOUS_0_0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0                     _MK_ADDR_CONST(0x208)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_VAL                   _MK_MASK_CONST(0x23007e)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_MASK                  _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_READ_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WRITE_MASK                  _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_RANGE                      14:14
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_INIT_ENUM                  ENABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_RANGE                  28:28
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_RANGE                     31:31
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_1_0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0                     _MK_ADDR_CONST(0x20c)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_MASK                  _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_READ_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WRITE_MASK                  _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SHIFT                  _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_RANGE                  11:11
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_RANGE                      17:17
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_RANGE                     29:29
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_2_0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0                     _MK_ADDR_CONST(0x210)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_VAL                   _MK_MASK_CONST(0x4000000)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_READ_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_RANGE                     4:4
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRA_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_RANGE                     6:6
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWA_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_SHIFT                     _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_RANGE                     7:7
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_RANGE                        10:10
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_RANGE                        11:11
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_RANGE                 12:12
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_RANGE                 13:13
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_RANGE                    14:14
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPRAB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_RANGE                    16:16
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWAB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_RANGE                    17:17
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_ISPWBB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_RANGE                   20:20
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_RANGE                   21:21
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_SHIFT                  _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_RANGE                  22:22
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_SHIFT                  _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_RANGE                  23:23
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_A9AVPSCW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_RANGE                    24:24
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_SHIFT                    _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_RANGE                    25:25
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_GPUSWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_SHIFT                  _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_RANGE                  26:26
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_DISPLAYT_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_3_0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0                     _MK_ADDR_CONST(0x214)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_RESET_VAL                   _MK_MASK_CONST(0x80000)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_RESET_MASK                  _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_READ_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_WRITE_MASK                  _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_RANGE                   0:0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_RANGE                  1:1
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAA_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_RANGE                    2:2
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_RANGE                  3:3
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCRAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_RANGE                   4:4
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_RANGE                  5:5
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAA_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_RANGE                    6:6
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_RANGE                  7:7
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_SDMMCWAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_RANGE                    12:12
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_RANGE                    13:13
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VICSWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_RANGE                       18:18
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_VIW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_RANGE                  19:19
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_3_0_ISO_DISPLAYD_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_0_0
#define MC_EMEM_ARB_HYSTERESIS_0_0                      _MK_ADDR_CONST(0x218)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_VAL                    _MK_MASK_CONST(0x3007e)
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_READ_MASK                    _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_WRITE_MASK                   _MK_MASK_CONST(0xf0e3c07f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_RANGE                      14:14
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_RANGE                  28:28
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_RANGE                     31:31
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_1_0
#define MC_EMEM_ARB_HYSTERESIS_1_0                      _MK_ADDR_CONST(0x21c)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_READ_MASK                    _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_HYSTERESIS_1_0_WRITE_MASK                   _MK_MASK_CONST(0xfb6608fc)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SHIFT                  _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_RANGE                  11:11
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_RANGE                      17:17
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_RANGE                     29:29
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_2_0
#define MC_EMEM_ARB_HYSTERESIS_2_0                      _MK_ADDR_CONST(0x220)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_VAL                    _MK_MASK_CONST(0x4000000)
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_READ_MASK                    _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f37cd3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_RANGE                     4:4
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRA_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_RANGE                     6:6
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWA_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_SHIFT                     _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_RANGE                     7:7
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_RANGE                        10:10
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_RANGE                        11:11
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_RANGE                 12:12
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_RANGE                 13:13
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_RANGE                    14:14
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPRAB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_RANGE                    16:16
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWAB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_RANGE                    17:17
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_ISPWBB_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_RANGE                   20:20
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_RANGE                   21:21
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_SHIFT                  _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_RANGE                  22:22
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_SHIFT                  _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_RANGE                  23:23
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_A9AVPSCW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_RANGE                    24:24
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_SHIFT                    _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_RANGE                    25:25
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_GPUSWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_SHIFT                  _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_RANGE                  26:26
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_DISPLAYT_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_3_0
#define MC_EMEM_ARB_HYSTERESIS_3_0                      _MK_ADDR_CONST(0x224)
#define MC_EMEM_ARB_HYSTERESIS_3_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_3_0_RESET_VAL                    _MK_MASK_CONST(0x80000)
#define MC_EMEM_ARB_HYSTERESIS_3_0_RESET_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_HYSTERESIS_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_READ_MASK                    _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_HYSTERESIS_3_0_WRITE_MASK                   _MK_MASK_CONST(0xc30ff)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_RANGE                   0:0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_RANGE                  1:1
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAA_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_RANGE                    2:2
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_RANGE                  3:3
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCRAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_RANGE                   4:4
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWA_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_RANGE                  5:5
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAA_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_RANGE                    6:6
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_RANGE                  7:7
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_SDMMCWAB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_RANGE                    12:12
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_RANGE                    13:13
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VICSWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_RANGE                       18:18
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_VIW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_RANGE                  19:19
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_3_0_HYST_DISPLAYD_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_RESERVED_RSV_0
#define MC_RESERVED_RSV_0                       _MK_ADDR_CONST(0x3fc)
#define MC_RESERVED_RSV_0_SECURE                        0x0
#define MC_RESERVED_RSV_0_WORD_COUNT                    0x1
#define MC_RESERVED_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_READ_MASK                     _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xf0000000)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_FIELD                  _MK_FIELD_CONST(0xf, MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_RANGE                  31:28
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT                        _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)


// Register MC_SMMU_TRANSLATION_ENABLE_0_0
#define MC_SMMU_TRANSLATION_ENABLE_0_0                  _MK_ADDR_CONST(0x228)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_VAL                        _MK_MASK_CONST(0xf0e3c07e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_MASK                       _MK_MASK_CONST(0xf0e3c07e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_READ_MASK                        _MK_MASK_CONST(0xf0e3c07e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WRITE_MASK                       _MK_MASK_CONST(0xf0e3c07e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_RANGE                      1:1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_RANGE                     2:2
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_RANGE                      3:3
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_RANGE                     4:4
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT                      _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_RANGE                      5:5
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_RANGE                     6:6
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_RANGE                   14:14
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_RANGE                      15:15
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_RANGE                      16:16
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT                     _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_RANGE                     17:17
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT                     _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_RANGE                     22:22
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_RANGE                        23:23
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_RANGE                       28:28
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_RANGE                    29:29
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_RANGE                    30:30
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_RANGE                  31:31
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_1_0
#define MC_SMMU_TRANSLATION_ENABLE_1_0                  _MK_ADDR_CONST(0x22c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_VAL                        _MK_MASK_CONST(0xf866083c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_MASK                       _MK_MASK_CONST(0xf866083c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_READ_MASK                        _MK_MASK_CONST(0xf866083c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WRITE_MASK                       _MK_MASK_CONST(0xf866083c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT                       _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_RANGE                       2:2
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_RANGE                        3:3
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_RANGE                        4:4
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_RANGE                        5:5
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_RANGE                       11:11
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_RANGE                   17:17
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT                      _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_RANGE                      18:18
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_RANGE                        22:22
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_RANGE                    27:27
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT                    _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_RANGE                    28:28
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SHIFT                  _MK_SHIFT_CONST(29)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_RANGE                  29:29
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_RANGE                       30:30
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_RANGE                        31:31
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_2_0
#define MC_SMMU_TRANSLATION_ENABLE_2_0                  _MK_ADDR_CONST(0x230)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_VAL                        _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_MASK                       _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_READ_MASK                        _MK_MASK_CONST(0x7f37cd3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WRITE_MASK                       _MK_MASK_CONST(0x4f37cd3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_RANGE                        0:0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_RANGE                        1:1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_RANGE                  4:4
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRA_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_RANGE                  6:6
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWA_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_RANGE                  7:7
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWB_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SHIFT                     _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_RANGE                     10:10
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SHIFT                     _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_RANGE                     11:11
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SHIFT                      _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_RANGE                      12:12
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_RANGE                      13:13
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_RANGE                 14:14
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPRAB_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_RANGE                 16:16
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWAB_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_RANGE                 17:17
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_ISPWBB_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_RANGE                        20:20
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SHIFT                        _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_RANGE                        21:21
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_SHIFT                       _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_RANGE                       22:22
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_SHIFT                       _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_RANGE                       23:23
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_A9AVPSCW_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_RANGE                 24:24
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_RANGE                 25:25
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_GPUSWR_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_SHIFT                       _MK_SHIFT_CONST(26)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_RANGE                       26:26
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_DISPLAYT_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_3_0
#define MC_SMMU_TRANSLATION_ENABLE_3_0                  _MK_ADDR_CONST(0x234)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_3_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_3_0_RESET_VAL                        _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_RESET_MASK                       _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_READ_MASK                        _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_WRITE_MASK                       _MK_MASK_CONST(0xc30ff)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_RANGE                        0:0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRA_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_RANGE                       1:1
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAA_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_RANGE                 2:2
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCR_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_RANGE                       3:3
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCRAB_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_RANGE                        4:4
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWA_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_RANGE                       5:5
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAA_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_RANGE                 6:6
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCW_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_SHIFT                       _MK_SHIFT_CONST(7)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_RANGE                       7:7
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_SDMMCWAB_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_RANGE                 12:12
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_RANGE                 13:13
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VICSWR_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_RANGE                    18:18
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_VIW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_SHIFT                       _MK_SHIFT_CONST(19)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_RANGE                       19:19
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_3_0_SMMU_DISPLAYD_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_SMMU_VIC_ASID_0
#define MC_SMMU_VIC_ASID_0                      _MK_ADDR_CONST(0x284)
#define MC_SMMU_VIC_ASID_0_SECURE                       0x0
#define MC_SMMU_VIC_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_VIC_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VIC_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VIC_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_VIC_ASID_0_VIC_ASID_SHIFT)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_RANGE                       6:0
#define MC_SMMU_VIC_ASID_0_VIC_ASID_WOFFSET                     0x0
#define MC_SMMU_VIC_ASID_0_VIC_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_VIC_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_VIC_ASID_0_VIC_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_SDMMC3A_ASID_0
#define MC_SMMU_SDMMC3A_ASID_0                  _MK_ADDR_CONST(0xa9c)
#define MC_SMMU_SDMMC3A_ASID_0_SECURE                   0x0
#define MC_SMMU_SDMMC3A_ASID_0_WORD_COUNT                       0x1
#define MC_SMMU_SDMMC3A_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC3A_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_READ_MASK                        _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC3A_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_SHIFT)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_RANGE                       6:0
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_WOFFSET                     0x0
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_SDMMC3A_ASID_0_SDMMC3A_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_SATA_ASID_0
#define MC_SMMU_SATA_ASID_0                     _MK_ADDR_CONST(0x274)
#define MC_SMMU_SATA_ASID_0_SECURE                      0x0
#define MC_SMMU_SATA_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_SATA_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SATA_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SATA_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_SATA_ASID_0_SATA_ASID_SHIFT)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_RANGE                     6:0
#define MC_SMMU_SATA_ASID_0_SATA_ASID_WOFFSET                   0x0
#define MC_SMMU_SATA_ASID_0_SATA_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_DC_ASID_0
#define MC_SMMU_DC_ASID_0                       _MK_ADDR_CONST(0x240)
#define MC_SMMU_DC_ASID_0_SECURE                        0x0
#define MC_SMMU_DC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_DC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC_ASID_0_DC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_ASID_FIELD                 _MK_FIELD_CONST(0x7f, MC_SMMU_DC_ASID_0_DC_ASID_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_ASID_RANGE                 6:0
#define MC_SMMU_DC_ASID_0_DC_ASID_WOFFSET                       0x0
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_SDMMC4A_ASID_0
#define MC_SMMU_SDMMC4A_ASID_0                  _MK_ADDR_CONST(0xaa0)
#define MC_SMMU_SDMMC4A_ASID_0_SECURE                   0x0
#define MC_SMMU_SDMMC4A_ASID_0_WORD_COUNT                       0x1
#define MC_SMMU_SDMMC4A_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC4A_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_READ_MASK                        _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC4A_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_SHIFT)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_RANGE                       6:0
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_WOFFSET                     0x0
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_SDMMC4A_ASID_0_SDMMC4A_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_DCB_ASID_0
#define MC_SMMU_DCB_ASID_0                      _MK_ADDR_CONST(0x244)
#define MC_SMMU_DCB_ASID_0_SECURE                       0x0
#define MC_SMMU_DCB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_DCB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DCB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_RANGE                       6:0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_WOFFSET                     0x0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_PPCS_ASID_0
#define MC_SMMU_PPCS_ASID_0                     _MK_ADDR_CONST(0x270)
#define MC_SMMU_PPCS_ASID_0_SECURE                      0x0
#define MC_SMMU_PPCS_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_PPCS_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_RANGE                     6:0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_WOFFSET                   0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_VI_ASID_0
#define MC_SMMU_VI_ASID_0                       _MK_ADDR_CONST(0x280)
#define MC_SMMU_VI_ASID_0_SECURE                        0x0
#define MC_SMMU_VI_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_VI_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_READ_MASK                     _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VI_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VI_ASID_0_VI_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_ASID_FIELD                 _MK_FIELD_CONST(0x7f, MC_SMMU_VI_ASID_0_VI_ASID_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_ASID_RANGE                 6:0
#define MC_SMMU_VI_ASID_0_VI_ASID_WOFFSET                       0x0
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_HC_ASID_0
#define MC_SMMU_HC_ASID_0                       _MK_ADDR_CONST(0x250)
#define MC_SMMU_HC_ASID_0_SECURE                        0x0
#define MC_SMMU_HC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_HC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HC_ASID_0_HC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_ASID_FIELD                 _MK_FIELD_CONST(0x7f, MC_SMMU_HC_ASID_0_HC_ASID_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_ASID_RANGE                 6:0
#define MC_SMMU_HC_ASID_0_HC_ASID_WOFFSET                       0x0
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_ISP2_ASID_0
#define MC_SMMU_ISP2_ASID_0                     _MK_ADDR_CONST(0x258)
#define MC_SMMU_ISP2_ASID_0_SECURE                      0x0
#define MC_SMMU_ISP2_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_ISP2_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_ISP2_ASID_0_ISP2_ASID_SHIFT)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_RANGE                     6:0
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_WOFFSET                   0x0
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_ISP2_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_SHIFT)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_ISP2_ASID_0_ISP2_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_MSENC_ASID_0
#define MC_SMMU_MSENC_ASID_0                    _MK_ADDR_CONST(0x264)
#define MC_SMMU_MSENC_ASID_0_SECURE                     0x0
#define MC_SMMU_MSENC_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_MSENC_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_MSENC_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_READ_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_MSENC_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_MSENC_ASID_0_MSENC_ASID_SHIFT)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_RANGE                   6:0
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_WOFFSET                 0x0
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_PPCS2_ASID_0
#define MC_SMMU_PPCS2_ASID_0                    _MK_ADDR_CONST(0xab0)
#define MC_SMMU_PPCS2_ASID_0_SECURE                     0x0
#define MC_SMMU_PPCS2_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_PPCS2_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS2_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_READ_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS2_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_SHIFT)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_RANGE                   6:0
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_WOFFSET                 0x0
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS2_ASID_0_PPCS2_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_AVPC_ASID_0
#define MC_SMMU_AVPC_ASID_0                     _MK_ADDR_CONST(0x23c)
#define MC_SMMU_AVPC_ASID_0_SECURE                      0x0
#define MC_SMMU_AVPC_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_AVPC_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AVPC_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_RANGE                     6:0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_WOFFSET                   0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_AFI_ASID_0
#define MC_SMMU_AFI_ASID_0                      _MK_ADDR_CONST(0x238)
#define MC_SMMU_AFI_ASID_0_SECURE                       0x0
#define MC_SMMU_AFI_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_AFI_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AFI_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AFI_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_AFI_ASID_0_AFI_ASID_SHIFT)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_RANGE                       6:0
#define MC_SMMU_AFI_ASID_0_AFI_ASID_WOFFSET                     0x0
#define MC_SMMU_AFI_ASID_0_AFI_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SHIFT)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_XUSB_DEV_ASID_0
#define MC_SMMU_XUSB_DEV_ASID_0                 _MK_ADDR_CONST(0x28c)
#define MC_SMMU_XUSB_DEV_ASID_0_SECURE                  0x0
#define MC_SMMU_XUSB_DEV_ASID_0_WORD_COUNT                      0x1
#define MC_SMMU_XUSB_DEV_ASID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_RESET_MASK                      _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_DEV_ASID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_READ_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_DEV_ASID_0_WRITE_MASK                      _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SHIFT)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_RANGE                     6:0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_WOFFSET                   0x0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SHIFT)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_DC1_ASID_0
#define MC_SMMU_DC1_ASID_0                      _MK_ADDR_CONST(0xa88)
#define MC_SMMU_DC1_ASID_0_SECURE                       0x0
#define MC_SMMU_DC1_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_DC1_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC1_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC1_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_DC1_ASID_0_DC1_ASID_SHIFT)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_RANGE                       6:0
#define MC_SMMU_DC1_ASID_0_DC1_ASID_WOFFSET                     0x0
#define MC_SMMU_DC1_ASID_0_DC1_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_DC1_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_DC1_ASID_0_DC1_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_PPCS1_ASID_0
#define MC_SMMU_PPCS1_ASID_0                    _MK_ADDR_CONST(0x298)
#define MC_SMMU_PPCS1_ASID_0_SECURE                     0x0
#define MC_SMMU_PPCS1_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_PPCS1_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS1_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_READ_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS1_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SHIFT)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_RANGE                   6:0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_WOFFSET                 0x0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_GPUB_ASID_0
#define MC_SMMU_GPUB_ASID_0                     _MK_ADDR_CONST(0xaac)
#define MC_SMMU_GPUB_ASID_0_SECURE                      0x0
#define MC_SMMU_GPUB_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_GPUB_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x80000000)
#define MC_SMMU_GPUB_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPUB_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPUB_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_GPUB_ASID_0_GPUB_ASID_SHIFT)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_RANGE                     6:0
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_WOFFSET                   0x0
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_GPUB_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_SHIFT)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_GPUB_ASID_0_GPUB_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_VDE_ASID_0
#define MC_SMMU_VDE_ASID_0                      _MK_ADDR_CONST(0x27c)
#define MC_SMMU_VDE_ASID_0_SECURE                       0x0
#define MC_SMMU_VDE_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_VDE_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VDE_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_RANGE                       6:0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_WOFFSET                     0x0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_A9AVP_ASID_0
#define MC_SMMU_A9AVP_ASID_0                    _MK_ADDR_CONST(0x290)
#define MC_SMMU_A9AVP_ASID_0_SECURE                     0x0
#define MC_SMMU_A9AVP_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_A9AVP_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_A9AVP_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_READ_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_A9AVP_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_SHIFT)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_RANGE                   6:0
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_WOFFSET                 0x0
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_SHIFT)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_A9AVP_ASID_0_A9AVP_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_SDMMC1A_ASID_0
#define MC_SMMU_SDMMC1A_ASID_0                  _MK_ADDR_CONST(0xa94)
#define MC_SMMU_SDMMC1A_ASID_0_SECURE                   0x0
#define MC_SMMU_SDMMC1A_ASID_0_WORD_COUNT                       0x1
#define MC_SMMU_SDMMC1A_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC1A_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_READ_MASK                        _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC1A_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_SHIFT)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_RANGE                       6:0
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_WOFFSET                     0x0
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_SDMMC1A_ASID_0_SDMMC1A_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_GPU_ASID_0
#define MC_SMMU_GPU_ASID_0                      _MK_ADDR_CONST(0xaa8)
#define MC_SMMU_GPU_ASID_0_SECURE                       0x0
#define MC_SMMU_GPU_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_GPU_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPU_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPU_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_GPU_ASID_0_GPU_ASID_SHIFT)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_RANGE                       6:0
#define MC_SMMU_GPU_ASID_0_GPU_ASID_WOFFSET                     0x0
#define MC_SMMU_GPU_ASID_0_GPU_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_GPU_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_SHIFT)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_GPU_ASID_0_GPU_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_HDA_ASID_0
#define MC_SMMU_HDA_ASID_0                      _MK_ADDR_CONST(0x254)
#define MC_SMMU_HDA_ASID_0_SECURE                       0x0
#define MC_SMMU_HDA_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_HDA_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_READ_MASK                    _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HDA_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_RANGE                       6:0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_WOFFSET                     0x0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_TSEC_ASID_0
#define MC_SMMU_TSEC_ASID_0                     _MK_ADDR_CONST(0x294)
#define MC_SMMU_TSEC_ASID_0_SECURE                      0x0
#define MC_SMMU_TSEC_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_TSEC_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_TSEC_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_READ_MASK                   _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_TSEC_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_FIELD                     _MK_FIELD_CONST(0x7f, MC_SMMU_TSEC_ASID_0_TSEC_ASID_SHIFT)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_RANGE                     6:0
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_WOFFSET                   0x0
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_ISP2B_ASID_0
#define MC_SMMU_ISP2B_ASID_0                    _MK_ADDR_CONST(0xaa4)
#define MC_SMMU_ISP2B_ASID_0_SECURE                     0x0
#define MC_SMMU_ISP2B_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_ISP2B_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2B_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_READ_MASK                  _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2B_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_SHIFT)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_RANGE                   6:0
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_WOFFSET                 0x0
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_SHIFT)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_ISP2B_ASID_0_ISP2B_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_SDMMC2A_ASID_0
#define MC_SMMU_SDMMC2A_ASID_0                  _MK_ADDR_CONST(0xa98)
#define MC_SMMU_SDMMC2A_ASID_0_SECURE                   0x0
#define MC_SMMU_SDMMC2A_ASID_0_WORD_COUNT                       0x1
#define MC_SMMU_SDMMC2A_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC2A_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_READ_MASK                        _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC2A_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_FIELD                       _MK_FIELD_CONST(0x7f, MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_SHIFT)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_RANGE                       6:0
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_WOFFSET                     0x0
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_SDMMC2A_ASID_0_SDMMC2A_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_XUSB_HOST_ASID_0
#define MC_SMMU_XUSB_HOST_ASID_0                        _MK_ADDR_CONST(0x288)
#define MC_SMMU_XUSB_HOST_ASID_0_SECURE                         0x0
#define MC_SMMU_XUSB_HOST_ASID_0_WORD_COUNT                     0x1
#define MC_SMMU_XUSB_HOST_ASID_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_RESET_MASK                     _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_HOST_ASID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_READ_MASK                      _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_HOST_ASID_0_WRITE_MASK                     _MK_MASK_CONST(0x8000007f)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_FIELD                   _MK_FIELD_CONST(0x7f, MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SHIFT)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_RANGE                   6:0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_WOFFSET                 0x0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SHIFT)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0                      _MK_ADDR_CONST(0x600)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SECURE                       0x0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_WORD_COUNT                   0x1
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_RESET_VAL                    _MK_MASK_CONST(0x8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_RESET_MASK                   _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_READ_MASK                    _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_WRITE_MASK                   _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_FIELD                       _MK_FIELD_CONST(0x1ff, MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SHIFT)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_RANGE                       23:15
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_WOFFSET                     0x0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_DISB_EXTRA_SNAP_LEVELS_0
#define MC_DISB_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x408)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xb)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xb)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xb)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_FIELD                      _MK_FIELD_CONST(0x3, MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SHIFT)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_RANGE                      1:0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_WOFFSET                    0x0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_FIELD                  _MK_FIELD_CONST(0x1, MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_SHIFT)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_RANGE                  3:3
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_WOFFSET                        0x0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_INIT_ENUM                      DISABLE
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DISB_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_APB_EXTRA_SNAP_LEVELS_0
#define MC_APB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a4)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_FIELD                        _MK_FIELD_CONST(0x3, MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_RANGE                        1:0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_WOFFSET                      0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_FIELD                  _MK_FIELD_CONST(0x1, MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_SHIFT)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_RANGE                  2:2
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_WOFFSET                        0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_INIT_ENUM                      ENABLE
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_APB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_FIELD                    _MK_FIELD_CONST(0x1, MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_SHIFT)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_RANGE                    3:3
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_WOFFSET                  0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_INIT_ENUM                        DISABLE
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_APB_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_AHB_EXTRA_SNAP_LEVELS_0
#define MC_AHB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_FIELD                        _MK_FIELD_CONST(0x3, MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_RANGE                        1:0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_WOFFSET                      0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_FIELD                  _MK_FIELD_CONST(0x1, MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_SHIFT)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_RANGE                  2:2
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_WOFFSET                        0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_INIT_ENUM                      ENABLE
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_DISABLE                        _MK_ENUM_CONST(0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AHB_ENABLE                 _MK_ENUM_CONST(1)

#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_FIELD                    _MK_FIELD_CONST(0x1, MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_SHIFT)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_RANGE                    3:3
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_WOFFSET                  0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_INIT_ENUM                        DISABLE
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_DISABLE                  _MK_ENUM_CONST(0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AHB_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_USBD_EXTRA_SNAP_LEVELS_0
#define MC_USBD_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0xa18)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x4)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_FIELD                      _MK_FIELD_CONST(0x3, MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_SHIFT)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_RANGE                      1:0
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_WOFFSET                    0x0
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_FIELD                        _MK_FIELD_CONST(0x1, MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_SHIFT)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_RANGE                        2:2
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_WOFFSET                      0x0
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_INIT_ENUM                    ENABLE
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_FIELD                  _MK_FIELD_CONST(0x1, MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_SHIFT)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_RANGE                  3:3
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_WOFFSET                        0x0
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_INIT_ENUM                      DISABLE
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_USBD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBD_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_ISP_EXTRA_SNAP_LEVELS_0
#define MC_ISP_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0xa08)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_FIELD                        _MK_FIELD_CONST(0x3, MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_SHIFT)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_RANGE                        1:0
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_WOFFSET                      0x0
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ISP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_FIELD                  _MK_FIELD_CONST(0x1, MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_SHIFT)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_RANGE                  2:2
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_WOFFSET                        0x0
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_INIT_ENUM                      ENABLE
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_DISABLE                        _MK_ENUM_CONST(0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_ISP_ENABLE                 _MK_ENUM_CONST(1)

#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_FIELD                    _MK_FIELD_CONST(0x1, MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_SHIFT)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_RANGE                    3:3
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_WOFFSET                  0x0
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_INIT_ENUM                        DISABLE
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_DISABLE                  _MK_ENUM_CONST(0)
#define MC_ISP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_ISP_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_AUD_EXTRA_SNAP_LEVELS_0
#define MC_AUD_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0xa10)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_FIELD                        _MK_FIELD_CONST(0x3, MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_SHIFT)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_RANGE                        1:0
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_WOFFSET                      0x0
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AUD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_FIELD                  _MK_FIELD_CONST(0x1, MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_SHIFT)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_RANGE                  2:2
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_WOFFSET                        0x0
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_INIT_ENUM                      ENABLE
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AUD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_FIELD                    _MK_FIELD_CONST(0x1, MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_SHIFT)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_RANGE                    3:3
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_WOFFSET                  0x0
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_INIT_ENUM                        DISABLE
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_AUD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AUD_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_MSE_EXTRA_SNAP_LEVELS_0
#define MC_MSE_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x40c)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_FIELD                        _MK_FIELD_CONST(0x3, MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_SHIFT)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_RANGE                        1:0
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_WOFFSET                      0x0
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_MSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_FIELD                  _MK_FIELD_CONST(0x1, MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_SHIFT)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_RANGE                  2:2
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_WOFFSET                        0x0
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_INIT_ENUM                      ENABLE
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_MSE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_FIELD                    _MK_FIELD_CONST(0x1, MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_SHIFT)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_RANGE                    3:3
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_WOFFSET                  0x0
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_INIT_ENUM                        DISABLE
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_MSE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_MSE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_A9AVPPC_EXTRA_SNAP_LEVELS_0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0                  _MK_ADDR_CONST(0x414)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SECURE                   0x0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WORD_COUNT                       0x1
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RESET_VAL                        _MK_MASK_CONST(0x4)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_FIELD                        _MK_FIELD_CONST(0x3, MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_SHIFT)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_RANGE                        1:0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_WOFFSET                      0x0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9AVPPC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_FIELD                  _MK_FIELD_CONST(0x1, MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_SHIFT)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_RANGE                  2:2
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_WOFFSET                        0x0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_INIT_ENUM                      ENABLE
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_DISABLE                        _MK_ENUM_CONST(0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_A9AVPPC_ENABLE                 _MK_ENUM_CONST(1)

#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_FIELD                    _MK_FIELD_CONST(0x1, MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_SHIFT)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_RANGE                    3:3
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_WOFFSET                  0x0
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_INIT_ENUM                        DISABLE
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_DISABLE                  _MK_ENUM_CONST(0)
#define MC_A9AVPPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_A9AVPPC_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x2bc)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x4)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_FIELD                      _MK_FIELD_CONST(0x3, MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SHIFT)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_RANGE                      1:0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_WOFFSET                    0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_FIELD                        _MK_FIELD_CONST(0x1, MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_SHIFT)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_RANGE                        2:2
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_WOFFSET                      0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_INIT_ENUM                    ENABLE
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_DISABLE                      _MK_ENUM_CONST(0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_FTOP_ENABLE                       _MK_ENUM_CONST(1)

#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_FIELD                  _MK_FIELD_CONST(0x1, MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_SHIFT)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_RANGE                  3:3
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_WOFFSET                        0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_INIT_ENUM                      DISABLE
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_DISABLE                        _MK_ENUM_CONST(0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_FTOP_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_HOST_EXTRA_SNAP_LEVELS_0
#define MC_HOST_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0xa14)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x4)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_FIELD                      _MK_FIELD_CONST(0x3, MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_SHIFT)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_RANGE                      1:0
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_WOFFSET                    0x0
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HOST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_FIELD                        _MK_FIELD_CONST(0x1, MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_SHIFT)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_RANGE                        2:2
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_WOFFSET                      0x0
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_INIT_ENUM                    ENABLE
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_DISABLE                      _MK_ENUM_CONST(0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_HOST_ENABLE                       _MK_ENUM_CONST(1)

#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_FIELD                  _MK_FIELD_CONST(0x1, MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_SHIFT)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_RANGE                  3:3
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_WOFFSET                        0x0
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_INIT_ENUM                      DISABLE
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_DISABLE                        _MK_ENUM_CONST(0)
#define MC_HOST_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_HOST_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SAX_EXTRA_SNAP_LEVELS_0
#define MC_SAX_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2c0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_FIELD                        _MK_FIELD_CONST(0x3, MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SHIFT)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_RANGE                        1:0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_WOFFSET                      0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_FIELD                  _MK_FIELD_CONST(0x1, MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_SHIFT)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_RANGE                  2:2
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_WOFFSET                        0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_INIT_ENUM                      ENABLE
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SAX_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_FIELD                    _MK_FIELD_CONST(0x1, MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_SHIFT)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_RANGE                    3:3
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_WOFFSET                  0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_INIT_ENUM                        DISABLE
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SAX_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_STOP_EXTRA_SNAP_LEVELS_0
#define MC_STOP_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x29c)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x4)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_FIELD                      _MK_FIELD_CONST(0x3, MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SHIFT)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_RANGE                      1:0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_WOFFSET                    0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_FIELD                        _MK_FIELD_CONST(0x1, MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_SHIFT)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_RANGE                        2:2
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_WOFFSET                      0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_INIT_ENUM                    ENABLE
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_STOP_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_FIELD                  _MK_FIELD_CONST(0x1, MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_SHIFT)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_RANGE                  3:3
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_WOFFSET                        0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_INIT_ENUM                      DISABLE
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_STOP_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_DIS_EXTRA_SNAP_LEVELS_0
#define MC_DIS_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2ac)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xb)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xb)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xb)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_FIELD                        _MK_FIELD_CONST(0x3, MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_RANGE                        1:0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_WOFFSET                      0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_FIELD                    _MK_FIELD_CONST(0x1, MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_SHIFT)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_RANGE                    3:3
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_WOFFSET                  0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_INIT_ENUM                        DISABLE
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_DISABLE                  _MK_ENUM_CONST(0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_DIS_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_VICPC_EXTRA_SNAP_LEVELS_0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0                    _MK_ADDR_CONST(0xa1c)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SECURE                     0x0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WORD_COUNT                         0x1
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RESET_VAL                  _MK_MASK_CONST(0x4)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_FIELD                    _MK_FIELD_CONST(0x3, MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_SHIFT)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_RANGE                    1:0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_WOFFSET                  0x0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VICPC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_FIELD                      _MK_FIELD_CONST(0x1, MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_SHIFT)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_RANGE                      2:2
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_WOFFSET                    0x0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_INIT_ENUM                  ENABLE
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VICPC_ENABLE                     _MK_ENUM_CONST(1)

#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_FIELD                        _MK_FIELD_CONST(0x1, MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_SHIFT)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_RANGE                        3:3
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_WOFFSET                      0x0
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_INIT_ENUM                    DISABLE
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VICPC_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VICPC_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_AVP_EXTRA_SNAP_LEVELS_0
#define MC_AVP_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a8)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_FIELD                        _MK_FIELD_CONST(0x3, MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_RANGE                        1:0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_WOFFSET                      0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_FIELD                  _MK_FIELD_CONST(0x1, MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_SHIFT)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_RANGE                  2:2
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_WOFFSET                        0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_INIT_ENUM                      ENABLE
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_DISABLE                        _MK_ENUM_CONST(0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_AVP_ENABLE                 _MK_ENUM_CONST(1)

#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_FIELD                    _MK_FIELD_CONST(0x1, MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_SHIFT)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_RANGE                    3:3
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_WOFFSET                  0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_INIT_ENUM                        DISABLE
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_DISABLE                  _MK_ENUM_CONST(0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_AVP_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_USBX_EXTRA_SNAP_LEVELS_0
#define MC_USBX_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x404)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x4)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_FIELD                      _MK_FIELD_CONST(0x3, MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SHIFT)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_RANGE                      1:0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_WOFFSET                    0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_FIELD                        _MK_FIELD_CONST(0x1, MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_SHIFT)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_RANGE                        2:2
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_WOFFSET                      0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_INIT_ENUM                    ENABLE
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_DISABLE                      _MK_ENUM_CONST(0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_USBX_ENABLE                       _MK_ENUM_CONST(1)

#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_FIELD                  _MK_FIELD_CONST(0x1, MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_SHIFT)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_RANGE                  3:3
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_WOFFSET                        0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_INIT_ENUM                      DISABLE
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_DISABLE                        _MK_ENUM_CONST(0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_USBX_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_PCX_EXTRA_SNAP_LEVELS_0
#define MC_PCX_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2b8)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_FIELD                        _MK_FIELD_CONST(0x3, MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SHIFT)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_RANGE                        1:0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_WOFFSET                      0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_FIELD                  _MK_FIELD_CONST(0x1, MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_SHIFT)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_RANGE                  2:2
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_WOFFSET                        0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_INIT_ENUM                      ENABLE
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_DISABLE                        _MK_ENUM_CONST(0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_PCX_ENABLE                 _MK_ENUM_CONST(1)

#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_FIELD                    _MK_FIELD_CONST(0x1, MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_SHIFT)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_RANGE                    3:3
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_WOFFSET                  0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_INIT_ENUM                        DISABLE
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_DISABLE                  _MK_ENUM_CONST(0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_PCX_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_VD_EXTRA_SNAP_LEVELS_0
#define MC_VD_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d4)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_FIELD                  _MK_FIELD_CONST(0x3, MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_RANGE                  1:0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_WOFFSET                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_FIELD                    _MK_FIELD_CONST(0x1, MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_SHIFT)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_RANGE                    2:2
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_WOFFSET                  0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_INIT_ENUM                        ENABLE
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_FIELD                      _MK_FIELD_CONST(0x1, MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_SHIFT)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_RANGE                      3:3
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_WOFFSET                    0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_INIT_ENUM                  DISABLE
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VD_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SD_EXTRA_SNAP_LEVELS_0
#define MC_SD_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0xa04)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_SD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_SD_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_FIELD                  _MK_FIELD_CONST(0x3, MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_SHIFT)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_RANGE                  1:0
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_WOFFSET                        0x0
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_FIELD                    _MK_FIELD_CONST(0x1, MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_SHIFT)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_RANGE                    2:2
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_WOFFSET                  0x0
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_INIT_ENUM                        ENABLE
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_SD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_FIELD                      _MK_FIELD_CONST(0x1, MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_SHIFT)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_RANGE                      3:3
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_WOFFSET                    0x0
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_INIT_ENUM                  DISABLE
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SD_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_SD_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_VE_EXTRA_SNAP_LEVELS_0
#define MC_VE_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d8)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_FIELD                  _MK_FIELD_CONST(0x3, MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_RANGE                  1:0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_WOFFSET                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_FIELD                    _MK_FIELD_CONST(0x1, MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_SHIFT)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_RANGE                    2:2
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_WOFFSET                  0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_INIT_ENUM                        ENABLE
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_FIELD                      _MK_FIELD_CONST(0x1, MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_SHIFT)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_RANGE                      3:3
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_WOFFSET                    0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_INIT_ENUM                  DISABLE
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_GK_EXTRA_SNAP_LEVELS_0
#define MC_GK_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0xa00)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_GK_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_GK_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_FIELD                  _MK_FIELD_CONST(0x3, MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_SHIFT)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_RANGE                  1:0
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_WOFFSET                        0x0
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_FIELD                    _MK_FIELD_CONST(0x1, MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_SHIFT)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_RANGE                    2:2
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_WOFFSET                  0x0
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_INIT_ENUM                        ENABLE
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_DISABLE                  _MK_ENUM_CONST(0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_GK_ENABLE                   _MK_ENUM_CONST(1)

#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_FIELD                      _MK_FIELD_CONST(0x1, MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_SHIFT)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_RANGE                      3:3
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_WOFFSET                    0x0
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_INIT_ENUM                  DISABLE
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_DISABLE                    _MK_ENUM_CONST(0)
#define MC_GK_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_GK_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_VE2_EXTRA_SNAP_LEVELS_0
#define MC_VE2_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x410)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x4)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_FIELD                        _MK_FIELD_CONST(0x3, MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_SHIFT)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_RANGE                        1:0
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_WOFFSET                      0x0
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_FIELD                  _MK_FIELD_CONST(0x1, MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_SHIFT)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_RANGE                  2:2
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_WOFFSET                        0x0
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_INIT_ENUM                      ENABLE
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_WRSP_EARLY_WAKEUP_VE2_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_SHIFT                    _MK_SHIFT_CONST(3)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_FIELD                    _MK_FIELD_CONST(0x1, MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_SHIFT)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_RANGE                    3:3
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_WOFFSET                  0x0
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_INIT_ENUM                        DISABLE
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_DISABLE                  _MK_ENUM_CONST(0)
#define MC_VE2_EXTRA_SNAP_LEVELS_0_RCLKEN_OVERRIDE_VE2_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_DISPLAY_SNAP_RING_0
#define MC_DISPLAY_SNAP_RING_0                  _MK_ADDR_CONST(0x608)
#define MC_DISPLAY_SNAP_RING_0_SECURE                   0x0
#define MC_DISPLAY_SNAP_RING_0_WORD_COUNT                       0x1
#define MC_DISPLAY_SNAP_RING_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define MC_DISPLAY_SNAP_RING_0_RESET_MASK                       _MK_MASK_CONST(0x80000003)
#define MC_DISPLAY_SNAP_RING_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_READ_MASK                        _MK_MASK_CONST(0x80000003)
#define MC_DISPLAY_SNAP_RING_0_WRITE_MASK                       _MK_MASK_CONST(0x80000003)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_FIELD                      _MK_FIELD_CONST(0x1, MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SHIFT)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RANGE                      0:0
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_WOFFSET                    0x0
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_INIT_ENUM                  RING1
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RING0                      _MK_ENUM_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RING1                      _MK_ENUM_CONST(1)

#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SHIFT                     _MK_SHIFT_CONST(1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_FIELD                     _MK_FIELD_CONST(0x1, MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SHIFT)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RANGE                     1:1
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_WOFFSET                   0x0
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_INIT_ENUM                 RING1
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RING0                     _MK_ENUM_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RING1                     _MK_ENUM_CONST(1)

#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_FIELD                     _MK_FIELD_CONST(0x1, MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_SHIFT)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_RANGE                     31:31
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_WOFFSET                   0x0
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_INIT_ENUM                 ENABLED
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_ENABLED                   _MK_ENUM_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DISPLAY_SNAP_RING_WRITE_ACCESS_DISABLED                  _MK_ENUM_CONST(1)


// Reserved address 1548 [0x60c]

// Reserved address 1552 [0x610]

// Reserved address 1556 [0x614]

// Reserved address 1560 [0x618]

// Reserved address 1564 [0x61c]

// Reserved address 1568 [0x620]

// Reserved address 1572 [0x624]

// Reserved address 1576 [0x628]

// Reserved address 1580 [0x62c]

// Reserved address 1584 [0x630]

// Reserved address 1588 [0x634]

// Reserved address 1592 [0x638]

// Reserved address 1596 [0x63c]

// Reserved address 1600 [0x640]

// Reserved address 1604 [0x644]

// Register MC_VIDEO_PROTECT_BOM_0
#define MC_VIDEO_PROTECT_BOM_0                  _MK_ADDR_CONST(0x648)
#define MC_VIDEO_PROTECT_BOM_0_SECURE                   0x0
#define MC_VIDEO_PROTECT_BOM_0_WORD_COUNT                       0x1
#define MC_VIDEO_PROTECT_BOM_0_RESET_VAL                        _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_RESET_MASK                       _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_READ_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_WRITE_MASK                       _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SHIFT                  _MK_SHIFT_CONST(20)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_FIELD                  _MK_FIELD_CONST(0xfff, MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SHIFT)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE                  31:20
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_DEFAULT                        _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_SIZE_MB_0
#define MC_VIDEO_PROTECT_SIZE_MB_0                      _MK_ADDR_CONST(0x64c)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SECURE                       0x0
#define MC_VIDEO_PROTECT_SIZE_MB_0_WORD_COUNT                   0x1
#define MC_VIDEO_PROTECT_SIZE_MB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_FIELD                  _MK_FIELD_CONST(0xfff, MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SHIFT)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE                  11:0
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_BOM_ADR_HI_0
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0                   _MK_ADDR_CONST(0x978)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_SECURE                    0x0
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_WORD_COUNT                        0x1
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_FIELD                    _MK_FIELD_CONST(0x3, MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_SHIFT)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_RANGE                    1:0
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_REG_CTRL_0
#define MC_VIDEO_PROTECT_REG_CTRL_0                     _MK_ADDR_CONST(0x650)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SECURE                      0x0
#define MC_VIDEO_PROTECT_REG_CTRL_0_WORD_COUNT                  0x1
#define MC_VIDEO_PROTECT_REG_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_REG_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_FIELD                    _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SHIFT)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_RANGE                    0:0
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_INIT_ENUM                        ENABLED
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_ENABLED                  _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DISABLED                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_SHIFT)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_RANGE                   1:1
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_INIT_ENUM                       DISABLED
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_DISABLED                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_ALLOW_TZ_WRITE_ACCESS_ENABLED                 _MK_ENUM_CONST(1)


// Register MC_ERR_VPR_STATUS_0
#define MC_ERR_VPR_STATUS_0                     _MK_ADDR_CONST(0x654)
#define MC_ERR_VPR_STATUS_0_SECURE                      0x0
#define MC_ERR_VPR_STATUS_0_WORD_COUNT                  0x1
#define MC_ERR_VPR_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x37707f)
#define MC_ERR_VPR_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_RANGE                    6:0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_WOFFSET                  0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_RANGE                  14:12
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_WOFFSET                        0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_RANGE                    16:16
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_WOFFSET                  0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_RANGE                      17:17
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_WOFFSET                    0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_FIELD                  _MK_FIELD_CONST(0x1, MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_RANGE                  18:18
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_WOFFSET                        0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SWAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_FIELD                        _MK_FIELD_CONST(0x3, MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_RANGE                        21:20
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_WOFFSET                      0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ADR_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ERR_VPR_ADR_0
#define MC_ERR_VPR_ADR_0                        _MK_ADDR_CONST(0x658)
#define MC_ERR_VPR_ADR_0_SECURE                         0x0
#define MC_ERR_VPR_ADR_0_WORD_COUNT                     0x1
#define MC_ERR_VPR_ADR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_ERR_VPR_ADR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SHIFT)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_RANGE                      31:0
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_WOFFSET                    0x0
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_VPR_OVERRIDE_0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0                 _MK_ADDR_CONST(0x418)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SECURE                  0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_WORD_COUNT                      0x1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_RESET_VAL                       _MK_MASK_CONST(0xe4bac743)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_RESET_MASK                      _MK_MASK_CONST(0xe4ffcfcf)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_READ_MASK                       _MK_MASK_CONST(0xe4ffcfcf)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_WRITE_MASK                      _MK_MASK_CONST(0xe4ffcfcf)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_RANGE                  0:0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_INIT_ENUM                      ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AFI_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_RANGE                 1:1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_RANGE                   2:2
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_RANGE                  3:3
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_RANGE                   6:6
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_INIT_ENUM                       ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_RANGE                  7:7
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(8)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_RANGE                 8:8
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP2_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(9)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_RANGE                       9:9
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_WOFFSET                     0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_INIT_ENUM                   ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(10)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_RANGE                     10:10
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_WOFFSET                   0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_INIT_ENUM                 ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_RANGE                        11:11
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_RANGE                 14:14
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_RANGE                 15:15
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SATA_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_RANGE                  16:16
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_RANGE                   17:17
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_INIT_ENUM                       ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_RANGE                  18:18
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VIC_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_RANGE                    19:19
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_INIT_ENUM                        ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(20)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_RANGE                     20:20
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_WOFFSET                   0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_INIT_ENUM                 ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(21)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_RANGE                        21:21
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_INIT_ENUM                    ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_A9AVP_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_RANGE                 22:22
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_RANGE                        23:23
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_INIT_ENUM                    ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(26)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_RANGE                  26:26
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_INIT_ENUM                      ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC1_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(29)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_RANGE                      29:29
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_WOFFSET                    0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_INIT_ENUM                  ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC1A_VPR_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(30)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_RANGE                      30:30
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_WOFFSET                    0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_INIT_ENUM                  ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC2A_VPR_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_RANGE                      31:31
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_WOFFSET                    0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_INIT_ENUM                  ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SDMMC3A_VPR_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_VIDEO_PROTECT_VPR_OVERRIDE1_0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0                        _MK_ADDR_CONST(0x590)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SECURE                         0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_WORD_COUNT                     0x1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_RESET_VAL                      _MK_MASK_CONST(0x13)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_RANGE                     0:0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_WOFFSET                   0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_INIT_ENUM                 ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_RANGE                       1:1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_WOFFSET                     0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_INIT_ENUM                   ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_ISP2B_VPR_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_RANGE                 2:2
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPU_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_RANGE                        3:3
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_GPUB_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_RANGE                       4:4
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_WOFFSET                     0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_INIT_ENUM                   ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_PPCS2_VPR_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_IRAM_BOM_0
#define MC_IRAM_BOM_0                   _MK_ADDR_CONST(0x65c)
#define MC_IRAM_BOM_0_SECURE                    0x0
#define MC_IRAM_BOM_0_WORD_COUNT                        0x1
#define MC_IRAM_BOM_0_RESET_VAL                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_RESET_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_READ_MASK                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_IRAM_BOM_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_IRAM_BOM_0_IRAM_BOM_FIELD                    _MK_FIELD_CONST(0xfffff, MC_IRAM_BOM_0_IRAM_BOM_SHIFT)
#define MC_IRAM_BOM_0_IRAM_BOM_RANGE                    31:12
#define MC_IRAM_BOM_0_IRAM_BOM_WOFFSET                  0x0
#define MC_IRAM_BOM_0_IRAM_BOM_DEFAULT                  _MK_MASK_CONST(0xfffff)
#define MC_IRAM_BOM_0_IRAM_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define MC_IRAM_BOM_0_IRAM_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_IRAM_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_IRAM_TOM_0
#define MC_IRAM_TOM_0                   _MK_ADDR_CONST(0x660)
#define MC_IRAM_TOM_0_SECURE                    0x0
#define MC_IRAM_TOM_0_WORD_COUNT                        0x1
#define MC_IRAM_TOM_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_RESET_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_READ_MASK                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_IRAM_TOM_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_IRAM_TOM_0_IRAM_TOM_FIELD                    _MK_FIELD_CONST(0xfffff, MC_IRAM_TOM_0_IRAM_TOM_SHIFT)
#define MC_IRAM_TOM_0_IRAM_TOM_RANGE                    31:12
#define MC_IRAM_TOM_0_IRAM_TOM_WOFFSET                  0x0
#define MC_IRAM_TOM_0_IRAM_TOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_IRAM_TOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define MC_IRAM_TOM_0_IRAM_TOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_IRAM_TOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_IRAM_ADR_HI_0
#define MC_IRAM_ADR_HI_0                        _MK_ADDR_CONST(0x980)
#define MC_IRAM_ADR_HI_0_SECURE                         0x0
#define MC_IRAM_ADR_HI_0_WORD_COUNT                     0x1
#define MC_IRAM_ADR_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_RESET_MASK                     _MK_MASK_CONST(0x303)
#define MC_IRAM_ADR_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_READ_MASK                      _MK_MASK_CONST(0x303)
#define MC_IRAM_ADR_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x303)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_FIELD                      _MK_FIELD_CONST(0x3, MC_IRAM_ADR_HI_0_IRAM_BOM_HI_SHIFT)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_RANGE                      1:0
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_WOFFSET                    0x0
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_IRAM_BOM_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_FIELD                      _MK_FIELD_CONST(0x3, MC_IRAM_ADR_HI_0_IRAM_TOM_HI_SHIFT)
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_RANGE                      9:8
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_WOFFSET                    0x0
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_IRAM_ADR_HI_0_IRAM_TOM_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_IRAM_REG_CTRL_0
#define MC_IRAM_REG_CTRL_0                      _MK_ADDR_CONST(0x964)
#define MC_IRAM_REG_CTRL_0_SECURE                       0x0
#define MC_IRAM_REG_CTRL_0_WORD_COUNT                   0x1
#define MC_IRAM_REG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_FIELD                  _MK_FIELD_CONST(0x1, MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SHIFT)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_RANGE                  0:0
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_WOFFSET                        0x0
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_INIT_ENUM                      ENABLED
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_ENABLED                        _MK_ENUM_CONST(0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DISABLED                       _MK_ENUM_CONST(1)


// Register MC_EMEM_CFG_ACCESS_CTRL_0
#define MC_EMEM_CFG_ACCESS_CTRL_0                       _MK_ADDR_CONST(0x664)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SECURE                        0x0
#define MC_EMEM_CFG_ACCESS_CTRL_0_WORD_COUNT                    0x1
#define MC_EMEM_CFG_ACCESS_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SHIFT)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_RANGE                   0:0
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_WOFFSET                 0x0
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_INIT_ENUM                       ENABLED
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_ENABLED                 _MK_ENUM_CONST(0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DISABLED                        _MK_ENUM_CONST(1)


// Register MC_TZ_SECURITY_CTRL_0
#define MC_TZ_SECURITY_CTRL_0                   _MK_ADDR_CONST(0x668)
#define MC_TZ_SECURITY_CTRL_0_SECURE                    0x0
#define MC_TZ_SECURITY_CTRL_0_WORD_COUNT                        0x1
#define MC_TZ_SECURITY_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_FIELD                        _MK_FIELD_CONST(0x1, MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SHIFT)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_RANGE                        0:0
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_WOFFSET                      0x0
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_INIT_ENUM                    DISABLED
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DISABLED                     _MK_ENUM_CONST(0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_ENABLED                      _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0                     _MK_ADDR_CONST(0x66c)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SECURE                      0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_RESET_VAL                   _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_RESET_MASK                  _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_READ_MASK                   _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_WRITE_MASK                  _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_FIELD                     _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_RANGE                     8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_WOFFSET                   0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SW_DEFAULT                        _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_FIELD                   _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_RANGE                   24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SHIFT                   _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_RANGE                   30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_RANGE                       31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_INIT_ENUM                   ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0                      _MK_ADDR_CONST(0x6b4)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_SECURE                       0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_RESET_VAL                    _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_RESET_MASK                   _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_READ_MASK                    _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_WRITE_MASK                   _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_RANGE                       8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_SW_DEFAULT                  _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_FIELD                     _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_RANGE                     24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_WOFFSET                   0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_OUTSTANDING_COUNT_NISO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_RANGE                     30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_WOFFSET                   0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_DURING_HOLDOFF_OVERRIDE_NISO_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_RANGE                 31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_WOFFSET                       0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_INIT_ENUM                     ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_LIMIT_OUTSTANDING_NISO_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_RING0_THROTTLE_MASK_0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0                       _MK_ADDR_CONST(0x6bc)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_SECURE                        0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RESET_VAL                     _MK_MASK_CONST(0x80008031)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RESET_MASK                    _MK_MASK_CONST(0x8000803f)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x80008031)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x8000803f)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_READ_MASK                     _MK_MASK_CONST(0x8000803f)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_WRITE_MASK                    _MK_MASK_CONST(0x8000803f)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_RANGE                     0:0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_WOFFSET                   0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_INIT_ENUM                 ENABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MPCORER_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_RANGE                 1:1
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_WOFFSET                       0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MMU_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_RANGE                 2:2
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_WOFFSET                       0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_PTC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_RANGE                 3:3
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_WOFFSET                       0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_MEM_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_RANGE                      4:4
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_WOFFSET                    0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_INIT_ENUM                  ENABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DIS_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_SHIFT                     _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_RANGE                     5:5
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_WOFFSET                   0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_INIT_ENUM                 ENABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_R0_DISB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_SHIFT                        _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_RANGE                        15:15
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_WOFFSET                      0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_INIT_ENUM                    ENABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_RING0_THROTTLE_MASK_RING1_OUTPUT_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_SHIFT)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_RANGE                        31:31
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_WOFFSET                      0x0
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_INIT_ENUM                    ENABLE
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_RING0_THROTTLE_MASK_0_ARB_OUTSTANDING_COUNT_ABOVE_SMMU_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_NISO_THROTTLE_MASK_0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0                        _MK_ADDR_CONST(0x6b8)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_SECURE                         0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_RESET_MASK                     _MK_MASK_CONST(0x3cca438e)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_READ_MASK                      _MK_MASK_CONST(0x3cca438e)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_WRITE_MASK                     _MK_MASK_CONST(0x3cca438e)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_RANGE                   1:1
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AHB_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_SHIFT                   _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_RANGE                   2:2
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_RANGE                   3:3
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AVP_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_RANGE                   7:7
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_PCX_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_RANGE                  8:8
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_WOFFSET                        0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_INIT_ENUM                      DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_DISABLED                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_FTOP_ENABLED                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_RANGE                   9:9
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SAX_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_RANGE                    14:14
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_WOFFSET                  0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_INIT_ENUM                        DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_DISABLED                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VD_ENABLED                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_SHIFT                  _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_RANGE                  17:17
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_WOFFSET                        0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_INIT_ENUM                      DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_DISABLED                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBX_ENABLED                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_RANGE                   19:19
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_MSE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_SHIFT                    _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_RANGE                    22:22
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_WOFFSET                  0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_INIT_ENUM                        DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_DISABLED                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_GK_ENABLED                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_RANGE                    23:23
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_WOFFSET                  0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_INIT_ENUM                        DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_DISABLED                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_SD_ENABLED                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_SHIFT                   _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_RANGE                   26:26
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_WOFFSET                 0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_INIT_ENUM                       DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_DISABLED                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_AUD_ENABLED                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_SHIFT                  _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_RANGE                  27:27
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_WOFFSET                        0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_INIT_ENUM                      DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_DISABLED                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_HOST_ENABLED                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_RANGE                  28:28
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_WOFFSET                        0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_INIT_ENUM                      DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_DISABLED                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_USBD_ENABLED                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_SHIFT                 _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_SHIFT)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_RANGE                 29:29
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_WOFFSET                       0x0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_INIT_ENUM                     DISABLED
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_DISABLED                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_VICPC_ENABLED                       _MK_ENUM_CONST(1)


// Register MC_SEC_CARVEOUT_BOM_0
#define MC_SEC_CARVEOUT_BOM_0                   _MK_ADDR_CONST(0x670)
#define MC_SEC_CARVEOUT_BOM_0_SECURE                    0x0
#define MC_SEC_CARVEOUT_BOM_0_WORD_COUNT                        0x1
#define MC_SEC_CARVEOUT_BOM_0_RESET_VAL                         _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_RESET_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_READ_MASK                         _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_FIELD                    _MK_FIELD_CONST(0xfff, MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SHIFT)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE                    31:20
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_WOFFSET                  0x0
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_DEFAULT                  _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SEC_CARVEOUT_SIZE_MB_0
#define MC_SEC_CARVEOUT_SIZE_MB_0                       _MK_ADDR_CONST(0x674)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SECURE                        0x0
#define MC_SEC_CARVEOUT_SIZE_MB_0_WORD_COUNT                    0x1
#define MC_SEC_CARVEOUT_SIZE_MB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_FIELD                    _MK_FIELD_CONST(0xfff, MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SHIFT)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE                    11:0
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_WOFFSET                  0x0
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SEC_CARVEOUT_ADR_HI_0
#define MC_SEC_CARVEOUT_ADR_HI_0                        _MK_ADDR_CONST(0x9d4)
#define MC_SEC_CARVEOUT_ADR_HI_0_SECURE                         0x0
#define MC_SEC_CARVEOUT_ADR_HI_0_WORD_COUNT                     0x1
#define MC_SEC_CARVEOUT_ADR_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_ADR_HI_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define MC_SEC_CARVEOUT_ADR_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_ADR_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_ADR_HI_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define MC_SEC_CARVEOUT_ADR_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_FIELD                      _MK_FIELD_CONST(0x3, MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_SHIFT)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_RANGE                      1:0
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_WOFFSET                    0x0
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_SEC_CARVEOUT_REG_CTRL_0
#define MC_SEC_CARVEOUT_REG_CTRL_0                      _MK_ADDR_CONST(0x678)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SECURE                       0x0
#define MC_SEC_CARVEOUT_REG_CTRL_0_WORD_COUNT                   0x1
#define MC_SEC_CARVEOUT_REG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_FIELD                      _MK_FIELD_CONST(0x1, MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SHIFT)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE                      0:0
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_WOFFSET                    0x0
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_INIT_ENUM                  ENABLED
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_ENABLED                    _MK_ENUM_CONST(0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DISABLED                   _MK_ENUM_CONST(1)


// Register MC_ERR_SEC_STATUS_0
#define MC_ERR_SEC_STATUS_0                     _MK_ADDR_CONST(0x67c)
#define MC_ERR_SEC_STATUS_0_SECURE                      0x0
#define MC_ERR_SEC_STATUS_0_WORD_COUNT                  0x1
#define MC_ERR_SEC_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x37707f)
#define MC_ERR_SEC_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_RANGE                    6:0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_WOFFSET                  0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_RANGE                  14:12
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_WOFFSET                        0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_RANGE                    16:16
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_WOFFSET                  0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_RANGE                      17:17
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_WOFFSET                    0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_FIELD                  _MK_FIELD_CONST(0x1, MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_RANGE                  18:18
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_WOFFSET                        0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SWAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_FIELD                        _MK_FIELD_CONST(0x3, MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_RANGE                        21:20
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_WOFFSET                      0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ADR_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ERR_SEC_ADR_0
#define MC_ERR_SEC_ADR_0                        _MK_ADDR_CONST(0x680)
#define MC_ERR_SEC_ADR_0_SECURE                         0x0
#define MC_ERR_SEC_ADR_0_WORD_COUNT                     0x1
#define MC_ERR_SEC_ADR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_ERR_SEC_ADR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SHIFT)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_RANGE                      31:0
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_WOFFSET                    0x0
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_PC_IDLE_CLOCK_GATE_CONFIG_0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0                  _MK_ADDR_CONST(0x684)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SECURE                   0x0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_WORD_COUNT                       0x1
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_RESET_VAL                        _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_WRITE_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_FIELD                      _MK_FIELD_CONST(0x1f, MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_RANGE                      4:0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_WOFFSET                    0x0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_PC_IDLE_CLOCK_GATE_0
#define MC_PC_IDLE_CLOCK_GATE_0                 _MK_ADDR_CONST(0x954)
#define MC_PC_IDLE_CLOCK_GATE_0_SECURE                  0x0
#define MC_PC_IDLE_CLOCK_GATE_0_WORD_COUNT                      0x1
#define MC_PC_IDLE_CLOCK_GATE_0_RESET_VAL                       _MK_MASK_CONST(0x3dfec29e)
#define MC_PC_IDLE_CLOCK_GATE_0_RESET_MASK                      _MK_MASK_CONST(0x3dfec39e)
#define MC_PC_IDLE_CLOCK_GATE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_READ_MASK                       _MK_MASK_CONST(0x3dfec39e)
#define MC_PC_IDLE_CLOCK_GATE_0_WRITE_MASK                      _MK_MASK_CONST(0x3dfec39e)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_RANGE                        1:1
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_RANGE                        2:2
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_RANGE                        3:3
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_RANGE                        4:4
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_RANGE                        7:7
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_PCX_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_RANGE                       8:8
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   NOT_GATED
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(9)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_RANGE                        9:9
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_SAX_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_RANGE                 14:14
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_RANGE                 15:15
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(17)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_RANGE                       17:17
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_RANGE                       18:18
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_RANGE                        19:19
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_MSE_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_RANGE                        20:20
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE2_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_RANGE                    21:21
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_WOFFSET                  0x0
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                        GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                        _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_A9AVPPC_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                    _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_RANGE                 22:22
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_GK_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_RANGE                 23:23
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_SD_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(24)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_RANGE                        24:24
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_ISP_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(26)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_RANGE                        26:26
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_AUD_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_RANGE                       27:27
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_HOST_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_RANGE                       28:28
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBD_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_SHIFT                      _MK_SHIFT_CONST(29)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_RANGE                      29:29
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_WOFFSET                    0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                  GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                  _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VICPC_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                      _MK_ENUM_CONST(1)


// Register MC_STUTTER_CONTROL_0
#define MC_STUTTER_CONTROL_0                    _MK_ADDR_CONST(0x688)
#define MC_STUTTER_CONTROL_0_SECURE                     0x0
#define MC_STUTTER_CONTROL_0_WORD_COUNT                         0x1
#define MC_STUTTER_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_FIELD                       _MK_FIELD_CONST(0x1, MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SHIFT)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_RANGE                       0:0
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_WOFFSET                     0x0
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DISABLED                    _MK_ENUM_CONST(0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_ENABLED                     _MK_ENUM_CONST(1)


// Register MC_RESERVED_RSV_1_0
#define MC_RESERVED_RSV_1_0                     _MK_ADDR_CONST(0x958)
#define MC_RESERVED_RSV_1_0_SECURE                      0x0
#define MC_RESERVED_RSV_1_0_WORD_COUNT                  0x1
#define MC_RESERVED_RSV_1_0_RESET_VAL                   _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_RANGE                      7:0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_RANGE                      15:8
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_RANGE                      23:16
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_RANGE                      31:24
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)


// Register MC_DVFS_PIPE_SELECT_0
#define MC_DVFS_PIPE_SELECT_0                   _MK_ADDR_CONST(0x95c)
#define MC_DVFS_PIPE_SELECT_0_SECURE                    0x0
#define MC_DVFS_PIPE_SELECT_0_WORD_COUNT                        0x1
#define MC_DVFS_PIPE_SELECT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_RANGE                   0:0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_RANGE                   1:1
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SHIFT                   _MK_SHIFT_CONST(2)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_RANGE                   2:2
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_RANGE                   3:3
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_RANGE                   4:4
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_RANGE                   5:5
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_RANGE                   6:6
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_RANGE                   7:7
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_AUD_PTSA_MIN_0
#define MC_AUD_PTSA_MIN_0                       _MK_ADDR_CONST(0x54c)
#define MC_AUD_PTSA_MIN_0_SECURE                        0x0
#define MC_AUD_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_AUD_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_FIELD                    _MK_FIELD_CONST(0x3f, MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_SHIFT)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_RANGE                    5:0
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_WOFFSET                  0x0
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MIN_0_PTSA_MIN_AUD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AHB_PTSA_MIN_0
#define MC_AHB_PTSA_MIN_0                       _MK_ADDR_CONST(0x4e0)
#define MC_AHB_PTSA_MIN_0_SECURE                        0x0
#define MC_AHB_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_AHB_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_FIELD                    _MK_FIELD_CONST(0x3f, MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_SHIFT)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_RANGE                    5:0
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_WOFFSET                  0x0
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MIN_0_PTSA_MIN_AHB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_RATE_0
#define MC_MLL_MPCORER_PTSA_RATE_0                      _MK_ADDR_CONST(0x44c)
#define MC_MLL_MPCORER_PTSA_RATE_0_SECURE                       0x0
#define MC_MLL_MPCORER_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_MLL_MPCORER_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_FIELD                  _MK_FIELD_CONST(0xff, MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_RANGE                  7:0
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_WOFFSET                        0x0
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_RATE_0
#define MC_RING2_PTSA_RATE_0                    _MK_ADDR_CONST(0x440)
#define MC_RING2_PTSA_RATE_0_SECURE                     0x0
#define MC_RING2_PTSA_RATE_0_WORD_COUNT                         0x1
#define MC_RING2_PTSA_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_FIELD                      _MK_FIELD_CONST(0xff, MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SHIFT)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_RANGE                      7:0
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_WOFFSET                    0x0
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_USBD_PTSA_RATE_0
#define MC_USBD_PTSA_RATE_0                     _MK_ADDR_CONST(0x530)
#define MC_USBD_PTSA_RATE_0_SECURE                      0x0
#define MC_USBD_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_USBD_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_USBD_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_USBD_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_FIELD                        _MK_FIELD_CONST(0xff, MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_SHIFT)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_RANGE                        7:0
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_WOFFSET                      0x0
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_RATE_0_PTSA_RATE_USBD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_USBX_PTSA_MIN_0
#define MC_USBX_PTSA_MIN_0                      _MK_ADDR_CONST(0x528)
#define MC_USBX_PTSA_MIN_0_SECURE                       0x0
#define MC_USBX_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_USBX_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_FIELD                  _MK_FIELD_CONST(0x3f, MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_SHIFT)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_RANGE                  5:0
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_WOFFSET                        0x0
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MIN_0_PTSA_MIN_USBX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_USBD_PTSA_MIN_0
#define MC_USBD_PTSA_MIN_0                      _MK_ADDR_CONST(0x534)
#define MC_USBD_PTSA_MIN_0_SECURE                       0x0
#define MC_USBD_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_USBD_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_FIELD                  _MK_FIELD_CONST(0x3f, MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_SHIFT)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_RANGE                  5:0
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_WOFFSET                        0x0
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MIN_0_PTSA_MIN_USBD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_APB_PTSA_MAX_0
#define MC_APB_PTSA_MAX_0                       _MK_ADDR_CONST(0x4f0)
#define MC_APB_PTSA_MAX_0_SECURE                        0x0
#define MC_APB_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_APB_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_FIELD                    _MK_FIELD_CONST(0x3f, MC_APB_PTSA_MAX_0_PTSA_MAX_APB_SHIFT)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_RANGE                    5:0
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_WOFFSET                  0x0
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MAX_0_PTSA_MAX_APB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_MAX_0
#define MC_R0_DIS_PTSA_MAX_0                    _MK_ADDR_CONST(0x46c)
#define MC_R0_DIS_PTSA_MAX_0_SECURE                     0x0
#define MC_R0_DIS_PTSA_MAX_0_WORD_COUNT                         0x1
#define MC_R0_DIS_PTSA_MAX_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_FIELD                      _MK_FIELD_CONST(0x3f, MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_RANGE                      5:0
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_WOFFSET                    0x0
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_MAX_0
#define MC_R0_DISB_PTSA_MAX_0                   _MK_ADDR_CONST(0x478)
#define MC_R0_DISB_PTSA_MAX_0_SECURE                    0x0
#define MC_R0_DISB_PTSA_MAX_0_WORD_COUNT                        0x1
#define MC_R0_DISB_PTSA_MAX_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_FIELD                    _MK_FIELD_CONST(0x3f, MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_RANGE                    5:0
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_WOFFSET                  0x0
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_DIS_PTSA_MIN_0
#define MC_DIS_PTSA_MIN_0                       _MK_ADDR_CONST(0x420)
#define MC_DIS_PTSA_MIN_0_SECURE                        0x0
#define MC_DIS_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_DIS_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_FIELD                    _MK_FIELD_CONST(0x3f, MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SHIFT)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_RANGE                    5:0
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_WOFFSET                  0x0
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AVP_PTSA_MAX_0
#define MC_AVP_PTSA_MAX_0                       _MK_ADDR_CONST(0x4fc)
#define MC_AVP_PTSA_MAX_0_SECURE                        0x0
#define MC_AVP_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_AVP_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_FIELD                    _MK_FIELD_CONST(0x3f, MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_SHIFT)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_RANGE                    5:0
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_WOFFSET                  0x0
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MAX_0_PTSA_MAX_AVP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AVP_PTSA_RATE_0
#define MC_AVP_PTSA_RATE_0                      _MK_ADDR_CONST(0x4f4)
#define MC_AVP_PTSA_RATE_0_SECURE                       0x0
#define MC_AVP_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_AVP_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_AVP_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_AVP_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_FIELD                  _MK_FIELD_CONST(0xff, MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_SHIFT)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_RANGE                  7:0
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_WOFFSET                        0x0
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_RATE_0_PTSA_RATE_AVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_MIN_0
#define MC_RING1_PTSA_MIN_0                     _MK_ADDR_CONST(0x480)
#define MC_RING1_PTSA_MIN_0_SECURE                      0x0
#define MC_RING1_PTSA_MIN_0_WORD_COUNT                  0x1
#define MC_RING1_PTSA_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SHIFT)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_RANGE                        5:0
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_WOFFSET                      0x0
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_DIS_PTSA_MAX_0
#define MC_DIS_PTSA_MAX_0                       _MK_ADDR_CONST(0x424)
#define MC_DIS_PTSA_MAX_0_SECURE                        0x0
#define MC_DIS_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_DIS_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_FIELD                    _MK_FIELD_CONST(0x3f, MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SHIFT)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_RANGE                    5:0
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_WOFFSET                  0x0
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SD_PTSA_MAX_0
#define MC_SD_PTSA_MAX_0                        _MK_ADDR_CONST(0x4d8)
#define MC_SD_PTSA_MAX_0_SECURE                         0x0
#define MC_SD_PTSA_MAX_0_WORD_COUNT                     0x1
#define MC_SD_PTSA_MAX_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MAX_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MAX_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_FIELD                      _MK_FIELD_CONST(0x3f, MC_SD_PTSA_MAX_0_PTSA_MAX_SD_SHIFT)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_RANGE                      5:0
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_WOFFSET                    0x0
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MAX_0_PTSA_MAX_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_MSE_PTSA_RATE_0
#define MC_MSE_PTSA_RATE_0                      _MK_ADDR_CONST(0x4c4)
#define MC_MSE_PTSA_RATE_0_SECURE                       0x0
#define MC_MSE_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_MSE_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_MSE_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_MSE_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_FIELD                  _MK_FIELD_CONST(0xff, MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_SHIFT)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_RANGE                  7:0
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_WOFFSET                        0x0
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_RATE_0_PTSA_RATE_MSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VICPC_PTSA_MIN_0
#define MC_VICPC_PTSA_MIN_0                     _MK_ADDR_CONST(0x558)
#define MC_VICPC_PTSA_MIN_0_SECURE                      0x0
#define MC_VICPC_PTSA_MIN_0_WORD_COUNT                  0x1
#define MC_VICPC_PTSA_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MIN_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_FIELD                        _MK_FIELD_CONST(0x3f, MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_SHIFT)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_RANGE                        5:0
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_WOFFSET                      0x0
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MIN_0_PTSA_MIN_VICPC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_PCX_PTSA_MAX_0
#define MC_PCX_PTSA_MAX_0                       _MK_ADDR_CONST(0x4b4)
#define MC_PCX_PTSA_MAX_0_SECURE                        0x0
#define MC_PCX_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_PCX_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_FIELD                    _MK_FIELD_CONST(0x3f, MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_SHIFT)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_RANGE                    5:0
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_WOFFSET                  0x0
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MAX_0_PTSA_MAX_PCX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_ISP_PTSA_RATE_0
#define MC_ISP_PTSA_RATE_0                      _MK_ADDR_CONST(0x4a0)
#define MC_ISP_PTSA_RATE_0_SECURE                       0x0
#define MC_ISP_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_ISP_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_ISP_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_ISP_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_FIELD                  _MK_FIELD_CONST(0xff, MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_SHIFT)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_RANGE                  7:0
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_WOFFSET                        0x0
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_RATE_0_PTSA_RATE_ISP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_A9AVPPC_PTSA_MIN_0
#define MC_A9AVPPC_PTSA_MIN_0                   _MK_ADDR_CONST(0x48c)
#define MC_A9AVPPC_PTSA_MIN_0_SECURE                    0x0
#define MC_A9AVPPC_PTSA_MIN_0_WORD_COUNT                        0x1
#define MC_A9AVPPC_PTSA_MIN_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MIN_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_FIELD                    _MK_FIELD_CONST(0x3f, MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_SHIFT)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_RANGE                    5:0
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_WOFFSET                  0x0
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MIN_0_PTSA_MIN_A9AVPPC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_MAX_0
#define MC_RING2_PTSA_MAX_0                     _MK_ADDR_CONST(0x448)
#define MC_RING2_PTSA_MAX_0_SECURE                      0x0
#define MC_RING2_PTSA_MAX_0_WORD_COUNT                  0x1
#define MC_RING2_PTSA_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SHIFT)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_RANGE                        5:0
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_WOFFSET                      0x0
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_AUD_PTSA_RATE_0
#define MC_AUD_PTSA_RATE_0                      _MK_ADDR_CONST(0x548)
#define MC_AUD_PTSA_RATE_0_SECURE                       0x0
#define MC_AUD_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_AUD_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_AUD_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_AUD_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_FIELD                  _MK_FIELD_CONST(0xff, MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_SHIFT)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_RANGE                  7:0
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_WOFFSET                        0x0
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_RATE_0_PTSA_RATE_AUD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_HOST_PTSA_MIN_0
#define MC_HOST_PTSA_MIN_0                      _MK_ADDR_CONST(0x51c)
#define MC_HOST_PTSA_MIN_0_SECURE                       0x0
#define MC_HOST_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_HOST_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_FIELD                  _MK_FIELD_CONST(0x3f, MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_SHIFT)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_RANGE                  5:0
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_WOFFSET                        0x0
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MIN_0_PTSA_MIN_HOST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_MAX_0
#define MC_MLL_MPCORER_PTSA_MAX_0                       _MK_ADDR_CONST(0x454)
#define MC_MLL_MPCORER_PTSA_MAX_0_SECURE                        0x0
#define MC_MLL_MPCORER_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_MLL_MPCORER_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_FIELD                    _MK_FIELD_CONST(0x3f, MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_RANGE                    5:0
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_WOFFSET                  0x0
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SD_PTSA_MIN_0
#define MC_SD_PTSA_MIN_0                        _MK_ADDR_CONST(0x4d4)
#define MC_SD_PTSA_MIN_0_SECURE                         0x0
#define MC_SD_PTSA_MIN_0_WORD_COUNT                     0x1
#define MC_SD_PTSA_MIN_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MIN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MIN_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_FIELD                      _MK_FIELD_CONST(0x3f, MC_SD_PTSA_MIN_0_PTSA_MIN_SD_SHIFT)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_RANGE                      5:0
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_WOFFSET                    0x0
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_MIN_0_PTSA_MIN_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_RATE_0
#define MC_RING1_PTSA_RATE_0                    _MK_ADDR_CONST(0x47c)
#define MC_RING1_PTSA_RATE_0_SECURE                     0x0
#define MC_RING1_PTSA_RATE_0_WORD_COUNT                         0x1
#define MC_RING1_PTSA_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_FIELD                      _MK_FIELD_CONST(0xff, MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SHIFT)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_RANGE                      7:0
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_WOFFSET                    0x0
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_MIN_0
#define MC_R0_DIS_PTSA_MIN_0                    _MK_ADDR_CONST(0x468)
#define MC_R0_DIS_PTSA_MIN_0_SECURE                     0x0
#define MC_R0_DIS_PTSA_MIN_0_WORD_COUNT                         0x1
#define MC_R0_DIS_PTSA_MIN_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_FIELD                      _MK_FIELD_CONST(0x3f, MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_RANGE                      5:0
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_WOFFSET                    0x0
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VD_PTSA_RATE_0
#define MC_VD_PTSA_RATE_0                       _MK_ADDR_CONST(0x500)
#define MC_VD_PTSA_RATE_0_SECURE                        0x0
#define MC_VD_PTSA_RATE_0_WORD_COUNT                    0x1
#define MC_VD_PTSA_RATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_RATE_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MC_VD_PTSA_RATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_RATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_RATE_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MC_VD_PTSA_RATE_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_FIELD                    _MK_FIELD_CONST(0xff, MC_VD_PTSA_RATE_0_PTSA_RATE_VD_SHIFT)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_RANGE                    7:0
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_WOFFSET                  0x0
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_RATE_0_PTSA_RATE_VD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AVP_PTSA_MIN_0
#define MC_AVP_PTSA_MIN_0                       _MK_ADDR_CONST(0x4f8)
#define MC_AVP_PTSA_MIN_0_SECURE                        0x0
#define MC_AVP_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_AVP_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_FIELD                    _MK_FIELD_CONST(0x3f, MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_SHIFT)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_RANGE                    5:0
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_WOFFSET                  0x0
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AVP_PTSA_MIN_0_PTSA_MIN_AVP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_MAX_0
#define MC_VE_PTSA_MAX_0                        _MK_ADDR_CONST(0x43c)
#define MC_VE_PTSA_MAX_0_SECURE                         0x0
#define MC_VE_PTSA_MAX_0_WORD_COUNT                     0x1
#define MC_VE_PTSA_MAX_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_FIELD                      _MK_FIELD_CONST(0x3f, MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SHIFT)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_RANGE                      5:0
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_WOFFSET                    0x0
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VICPC_PTSA_RATE_0
#define MC_VICPC_PTSA_RATE_0                    _MK_ADDR_CONST(0x554)
#define MC_VICPC_PTSA_RATE_0_SECURE                     0x0
#define MC_VICPC_PTSA_RATE_0_WORD_COUNT                         0x1
#define MC_VICPC_PTSA_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_VICPC_PTSA_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_RATE_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_VICPC_PTSA_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_FIELD                      _MK_FIELD_CONST(0xff, MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_SHIFT)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_RANGE                      7:0
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_WOFFSET                    0x0
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_RATE_0_PTSA_RATE_VICPC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_GK_PTSA_MAX_0
#define MC_GK_PTSA_MAX_0                        _MK_ADDR_CONST(0x544)
#define MC_GK_PTSA_MAX_0_SECURE                         0x0
#define MC_GK_PTSA_MAX_0_WORD_COUNT                     0x1
#define MC_GK_PTSA_MAX_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MAX_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MAX_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_FIELD                      _MK_FIELD_CONST(0x3f, MC_GK_PTSA_MAX_0_PTSA_MAX_GK_SHIFT)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_RANGE                      5:0
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_WOFFSET                    0x0
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MAX_0_PTSA_MAX_GK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_MIN_0
#define MC_R0_DISB_PTSA_MIN_0                   _MK_ADDR_CONST(0x474)
#define MC_R0_DISB_PTSA_MIN_0_SECURE                    0x0
#define MC_R0_DISB_PTSA_MIN_0_WORD_COUNT                        0x1
#define MC_R0_DISB_PTSA_MIN_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_FIELD                    _MK_FIELD_CONST(0x3f, MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_RANGE                    5:0
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_WOFFSET                  0x0
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VICPC_PTSA_MAX_0
#define MC_VICPC_PTSA_MAX_0                     _MK_ADDR_CONST(0x55c)
#define MC_VICPC_PTSA_MAX_0_SECURE                      0x0
#define MC_VICPC_PTSA_MAX_0_WORD_COUNT                  0x1
#define MC_VICPC_PTSA_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MAX_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_FIELD                        _MK_FIELD_CONST(0x3f, MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_SHIFT)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_RANGE                        5:0
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_WOFFSET                      0x0
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VICPC_PTSA_MAX_0_PTSA_MAX_VICPC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_SAX_PTSA_RATE_0
#define MC_SAX_PTSA_RATE_0                      _MK_ADDR_CONST(0x4b8)
#define MC_SAX_PTSA_RATE_0_SECURE                       0x0
#define MC_SAX_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_SAX_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_SAX_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_SAX_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_FIELD                  _MK_FIELD_CONST(0xff, MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_SHIFT)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_RANGE                  7:0
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_WOFFSET                        0x0
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_RATE_0_PTSA_RATE_SAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_PCX_PTSA_MIN_0
#define MC_PCX_PTSA_MIN_0                       _MK_ADDR_CONST(0x4b0)
#define MC_PCX_PTSA_MIN_0_SECURE                        0x0
#define MC_PCX_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_PCX_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_FIELD                    _MK_FIELD_CONST(0x3f, MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_SHIFT)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_RANGE                    5:0
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_WOFFSET                  0x0
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_MIN_0_PTSA_MIN_PCX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_APB_PTSA_MIN_0
#define MC_APB_PTSA_MIN_0                       _MK_ADDR_CONST(0x4ec)
#define MC_APB_PTSA_MIN_0_SECURE                        0x0
#define MC_APB_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_APB_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_FIELD                    _MK_FIELD_CONST(0x3f, MC_APB_PTSA_MIN_0_PTSA_MIN_APB_SHIFT)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_RANGE                    5:0
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_WOFFSET                  0x0
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_MIN_0_PTSA_MIN_APB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_PCX_PTSA_RATE_0
#define MC_PCX_PTSA_RATE_0                      _MK_ADDR_CONST(0x4ac)
#define MC_PCX_PTSA_RATE_0_SECURE                       0x0
#define MC_PCX_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_PCX_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_PCX_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_PCX_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_FIELD                  _MK_FIELD_CONST(0xff, MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_SHIFT)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_RANGE                  7:0
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_WOFFSET                        0x0
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PCX_PTSA_RATE_0_PTSA_RATE_PCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_MAX_0
#define MC_RING1_PTSA_MAX_0                     _MK_ADDR_CONST(0x484)
#define MC_RING1_PTSA_MAX_0_SECURE                      0x0
#define MC_RING1_PTSA_MAX_0_WORD_COUNT                  0x1
#define MC_RING1_PTSA_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SHIFT)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_RANGE                        5:0
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_WOFFSET                      0x0
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_MIN_0
#define MC_MLL_MPCORER_PTSA_MIN_0                       _MK_ADDR_CONST(0x450)
#define MC_MLL_MPCORER_PTSA_MIN_0_SECURE                        0x0
#define MC_MLL_MPCORER_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_MLL_MPCORER_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_FIELD                    _MK_FIELD_CONST(0x3f, MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_RANGE                    5:0
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_WOFFSET                  0x0
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AUD_PTSA_MAX_0
#define MC_AUD_PTSA_MAX_0                       _MK_ADDR_CONST(0x550)
#define MC_AUD_PTSA_MAX_0_SECURE                        0x0
#define MC_AUD_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_AUD_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_FIELD                    _MK_FIELD_CONST(0x3f, MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_SHIFT)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_RANGE                    5:0
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_WOFFSET                  0x0
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AUD_PTSA_MAX_0_PTSA_MAX_AUD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_ISP_PTSA_MAX_0
#define MC_ISP_PTSA_MAX_0                       _MK_ADDR_CONST(0x4a8)
#define MC_ISP_PTSA_MAX_0_SECURE                        0x0
#define MC_ISP_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_ISP_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_FIELD                    _MK_FIELD_CONST(0x3f, MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_SHIFT)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_RANGE                    5:0
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_WOFFSET                  0x0
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MAX_0_PTSA_MAX_ISP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_RATE_0
#define MC_DISB_PTSA_RATE_0                     _MK_ADDR_CONST(0x428)
#define MC_DISB_PTSA_RATE_0_SECURE                      0x0
#define MC_DISB_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_DISB_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_FIELD                        _MK_FIELD_CONST(0xff, MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SHIFT)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_RANGE                        7:0
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_WOFFSET                      0x0
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_VE2_PTSA_MAX_0
#define MC_VE2_PTSA_MAX_0                       _MK_ADDR_CONST(0x49c)
#define MC_VE2_PTSA_MAX_0_SECURE                        0x0
#define MC_VE2_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_VE2_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_FIELD                    _MK_FIELD_CONST(0x3f, MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_SHIFT)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_RANGE                    5:0
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_WOFFSET                  0x0
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MAX_0_PTSA_MAX_VE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_FTOP_PTSA_RATE_0
#define MC_FTOP_PTSA_RATE_0                     _MK_ADDR_CONST(0x50c)
#define MC_FTOP_PTSA_RATE_0_SECURE                      0x0
#define MC_FTOP_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_FTOP_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_FTOP_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_FTOP_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_FIELD                        _MK_FIELD_CONST(0xff, MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_SHIFT)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_RANGE                        7:0
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_WOFFSET                      0x0
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_RATE_0_PTSA_RATE_FTOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_RATE_0
#define MC_R0_DIS_PTSA_RATE_0                   _MK_ADDR_CONST(0x464)
#define MC_R0_DIS_PTSA_RATE_0_SECURE                    0x0
#define MC_R0_DIS_PTSA_RATE_0_WORD_COUNT                        0x1
#define MC_R0_DIS_PTSA_RATE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_FIELD                    _MK_FIELD_CONST(0xff, MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_RANGE                    7:0
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_WOFFSET                  0x0
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_A9AVPPC_PTSA_RATE_0
#define MC_A9AVPPC_PTSA_RATE_0                  _MK_ADDR_CONST(0x488)
#define MC_A9AVPPC_PTSA_RATE_0_SECURE                   0x0
#define MC_A9AVPPC_PTSA_RATE_0_WORD_COUNT                       0x1
#define MC_A9AVPPC_PTSA_RATE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_RATE_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define MC_A9AVPPC_PTSA_RATE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_RATE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_RATE_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define MC_A9AVPPC_PTSA_RATE_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_FIELD                  _MK_FIELD_CONST(0xff, MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_SHIFT)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_RANGE                  7:0
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_WOFFSET                        0x0
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_RATE_0_PTSA_RATE_A9AVPPC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VE2_PTSA_MIN_0
#define MC_VE2_PTSA_MIN_0                       _MK_ADDR_CONST(0x498)
#define MC_VE2_PTSA_MIN_0_SECURE                        0x0
#define MC_VE2_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_VE2_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_FIELD                    _MK_FIELD_CONST(0x3f, MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_SHIFT)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_RANGE                    5:0
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_WOFFSET                  0x0
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_MIN_0_PTSA_MIN_VE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_USBX_PTSA_MAX_0
#define MC_USBX_PTSA_MAX_0                      _MK_ADDR_CONST(0x52c)
#define MC_USBX_PTSA_MAX_0_SECURE                       0x0
#define MC_USBX_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_USBX_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_FIELD                  _MK_FIELD_CONST(0x3f, MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_SHIFT)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_RANGE                  5:0
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_WOFFSET                        0x0
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_MAX_0_PTSA_MAX_USBX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_DIS_PTSA_RATE_0
#define MC_DIS_PTSA_RATE_0                      _MK_ADDR_CONST(0x41c)
#define MC_DIS_PTSA_RATE_0_SECURE                       0x0
#define MC_DIS_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_DIS_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_FIELD                  _MK_FIELD_CONST(0xff, MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SHIFT)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_RANGE                  7:0
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_WOFFSET                        0x0
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_USBD_PTSA_MAX_0
#define MC_USBD_PTSA_MAX_0                      _MK_ADDR_CONST(0x538)
#define MC_USBD_PTSA_MAX_0_SECURE                       0x0
#define MC_USBD_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_USBD_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_FIELD                  _MK_FIELD_CONST(0x3f, MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_SHIFT)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_RANGE                  5:0
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_WOFFSET                        0x0
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_USBD_PTSA_MAX_0_PTSA_MAX_USBD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_A9AVPPC_PTSA_MAX_0
#define MC_A9AVPPC_PTSA_MAX_0                   _MK_ADDR_CONST(0x490)
#define MC_A9AVPPC_PTSA_MAX_0_SECURE                    0x0
#define MC_A9AVPPC_PTSA_MAX_0_WORD_COUNT                        0x1
#define MC_A9AVPPC_PTSA_MAX_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MAX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MAX_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_FIELD                    _MK_FIELD_CONST(0x3f, MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_SHIFT)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_RANGE                    5:0
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_WOFFSET                  0x0
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_A9AVPPC_PTSA_MAX_0_PTSA_MAX_A9AVPPC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_USBX_PTSA_RATE_0
#define MC_USBX_PTSA_RATE_0                     _MK_ADDR_CONST(0x524)
#define MC_USBX_PTSA_RATE_0_SECURE                      0x0
#define MC_USBX_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_USBX_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_USBX_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_USBX_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_FIELD                        _MK_FIELD_CONST(0xff, MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_SHIFT)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_RANGE                        7:0
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_WOFFSET                      0x0
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_USBX_PTSA_RATE_0_PTSA_RATE_USBX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_FTOP_PTSA_MAX_0
#define MC_FTOP_PTSA_MAX_0                      _MK_ADDR_CONST(0x514)
#define MC_FTOP_PTSA_MAX_0_SECURE                       0x0
#define MC_FTOP_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_FTOP_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_FIELD                  _MK_FIELD_CONST(0x3f, MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_SHIFT)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_RANGE                  5:0
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_WOFFSET                        0x0
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MAX_0_PTSA_MAX_FTOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_SD_PTSA_RATE_0
#define MC_SD_PTSA_RATE_0                       _MK_ADDR_CONST(0x4d0)
#define MC_SD_PTSA_RATE_0_SECURE                        0x0
#define MC_SD_PTSA_RATE_0_WORD_COUNT                    0x1
#define MC_SD_PTSA_RATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_RATE_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MC_SD_PTSA_RATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_RATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_RATE_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MC_SD_PTSA_RATE_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_FIELD                    _MK_FIELD_CONST(0xff, MC_SD_PTSA_RATE_0_PTSA_RATE_SD_SHIFT)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_RANGE                    7:0
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_WOFFSET                  0x0
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SD_PTSA_RATE_0_PTSA_RATE_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AHB_PTSA_RATE_0
#define MC_AHB_PTSA_RATE_0                      _MK_ADDR_CONST(0x4dc)
#define MC_AHB_PTSA_RATE_0_SECURE                       0x0
#define MC_AHB_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_AHB_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_AHB_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_AHB_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_FIELD                  _MK_FIELD_CONST(0xff, MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_SHIFT)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_RANGE                  7:0
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_WOFFSET                        0x0
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_RATE_0_PTSA_RATE_AHB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_FTOP_PTSA_MIN_0
#define MC_FTOP_PTSA_MIN_0                      _MK_ADDR_CONST(0x510)
#define MC_FTOP_PTSA_MIN_0_SECURE                       0x0
#define MC_FTOP_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_FTOP_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_FIELD                  _MK_FIELD_CONST(0x3f, MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_SHIFT)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_RANGE                  5:0
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_WOFFSET                        0x0
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_FTOP_PTSA_MIN_0_PTSA_MIN_FTOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_MAX_0
#define MC_SMMU_SMMU_PTSA_MAX_0                 _MK_ADDR_CONST(0x460)
#define MC_SMMU_SMMU_PTSA_MAX_0_SECURE                  0x0
#define MC_SMMU_SMMU_PTSA_MAX_0_WORD_COUNT                      0x1
#define MC_SMMU_SMMU_PTSA_MAX_0_RESET_VAL                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_RANGE                        5:0
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_WOFFSET                      0x0
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_MIN_0
#define MC_RING2_PTSA_MIN_0                     _MK_ADDR_CONST(0x444)
#define MC_RING2_PTSA_MIN_0_SECURE                      0x0
#define MC_RING2_PTSA_MIN_0_WORD_COUNT                  0x1
#define MC_RING2_PTSA_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SHIFT)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_RANGE                        5:0
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_WOFFSET                      0x0
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_APB_PTSA_RATE_0
#define MC_APB_PTSA_RATE_0                      _MK_ADDR_CONST(0x4e8)
#define MC_APB_PTSA_RATE_0_SECURE                       0x0
#define MC_APB_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_APB_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_APB_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_APB_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_FIELD                  _MK_FIELD_CONST(0xff, MC_APB_PTSA_RATE_0_PTSA_RATE_APB_SHIFT)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_RANGE                  7:0
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_WOFFSET                        0x0
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_APB_PTSA_RATE_0_PTSA_RATE_APB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_MSE_PTSA_MIN_0
#define MC_MSE_PTSA_MIN_0                       _MK_ADDR_CONST(0x4c8)
#define MC_MSE_PTSA_MIN_0_SECURE                        0x0
#define MC_MSE_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_MSE_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_FIELD                    _MK_FIELD_CONST(0x3f, MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_SHIFT)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_RANGE                    5:0
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_WOFFSET                  0x0
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MIN_0_PTSA_MIN_MSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_HOST_PTSA_RATE_0
#define MC_HOST_PTSA_RATE_0                     _MK_ADDR_CONST(0x518)
#define MC_HOST_PTSA_RATE_0_SECURE                      0x0
#define MC_HOST_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_HOST_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_HOST_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_HOST_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_FIELD                        _MK_FIELD_CONST(0xff, MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_SHIFT)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_RANGE                        7:0
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_WOFFSET                      0x0
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_RATE_0_PTSA_RATE_HOST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_RATE_0
#define MC_VE_PTSA_RATE_0                       _MK_ADDR_CONST(0x434)
#define MC_VE_PTSA_RATE_0_SECURE                        0x0
#define MC_VE_PTSA_RATE_0_WORD_COUNT                    0x1
#define MC_VE_PTSA_RATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_FIELD                    _MK_FIELD_CONST(0xff, MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SHIFT)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_RANGE                    7:0
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_WOFFSET                  0x0
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_AHB_PTSA_MAX_0
#define MC_AHB_PTSA_MAX_0                       _MK_ADDR_CONST(0x4e4)
#define MC_AHB_PTSA_MAX_0_SECURE                        0x0
#define MC_AHB_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_AHB_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_FIELD                    _MK_FIELD_CONST(0x3f, MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_SHIFT)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_RANGE                    5:0
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_WOFFSET                  0x0
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_AHB_PTSA_MAX_0_PTSA_MAX_AHB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SAX_PTSA_MIN_0
#define MC_SAX_PTSA_MIN_0                       _MK_ADDR_CONST(0x4bc)
#define MC_SAX_PTSA_MIN_0_SECURE                        0x0
#define MC_SAX_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_SAX_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_FIELD                    _MK_FIELD_CONST(0x3f, MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_SHIFT)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_RANGE                    5:0
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_WOFFSET                  0x0
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MIN_0_PTSA_MIN_SAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_MIN_0
#define MC_SMMU_SMMU_PTSA_MIN_0                 _MK_ADDR_CONST(0x45c)
#define MC_SMMU_SMMU_PTSA_MIN_0_SECURE                  0x0
#define MC_SMMU_SMMU_PTSA_MIN_0_WORD_COUNT                      0x1
#define MC_SMMU_SMMU_PTSA_MIN_0_RESET_VAL                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_RANGE                        5:0
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_WOFFSET                      0x0
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ISP_PTSA_MIN_0
#define MC_ISP_PTSA_MIN_0                       _MK_ADDR_CONST(0x4a4)
#define MC_ISP_PTSA_MIN_0_SECURE                        0x0
#define MC_ISP_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_ISP_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_FIELD                    _MK_FIELD_CONST(0x3f, MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_SHIFT)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_RANGE                    5:0
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_WOFFSET                  0x0
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ISP_PTSA_MIN_0_PTSA_MIN_ISP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_HOST_PTSA_MAX_0
#define MC_HOST_PTSA_MAX_0                      _MK_ADDR_CONST(0x520)
#define MC_HOST_PTSA_MAX_0_SECURE                       0x0
#define MC_HOST_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_HOST_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_FIELD                  _MK_FIELD_CONST(0x3f, MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_SHIFT)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_RANGE                  5:0
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_WOFFSET                        0x0
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_HOST_PTSA_MAX_0_PTSA_MAX_HOST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_RATE_0
#define MC_R0_DISB_PTSA_RATE_0                  _MK_ADDR_CONST(0x470)
#define MC_R0_DISB_PTSA_RATE_0_SECURE                   0x0
#define MC_R0_DISB_PTSA_RATE_0_WORD_COUNT                       0x1
#define MC_R0_DISB_PTSA_RATE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_FIELD                  _MK_FIELD_CONST(0xff, MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_RANGE                  7:0
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_WOFFSET                        0x0
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_SAX_PTSA_MAX_0
#define MC_SAX_PTSA_MAX_0                       _MK_ADDR_CONST(0x4c0)
#define MC_SAX_PTSA_MAX_0_SECURE                        0x0
#define MC_SAX_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_SAX_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_FIELD                    _MK_FIELD_CONST(0x3f, MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_SHIFT)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_RANGE                    5:0
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_WOFFSET                  0x0
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SAX_PTSA_MAX_0_PTSA_MAX_SAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_MIN_0
#define MC_VE_PTSA_MIN_0                        _MK_ADDR_CONST(0x438)
#define MC_VE_PTSA_MIN_0_SECURE                         0x0
#define MC_VE_PTSA_MIN_0_WORD_COUNT                     0x1
#define MC_VE_PTSA_MIN_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_FIELD                      _MK_FIELD_CONST(0x3f, MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SHIFT)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_RANGE                      5:0
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_WOFFSET                    0x0
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_GK_PTSA_MIN_0
#define MC_GK_PTSA_MIN_0                        _MK_ADDR_CONST(0x540)
#define MC_GK_PTSA_MIN_0_SECURE                         0x0
#define MC_GK_PTSA_MIN_0_WORD_COUNT                     0x1
#define MC_GK_PTSA_MIN_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MIN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MIN_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_FIELD                      _MK_FIELD_CONST(0x3f, MC_GK_PTSA_MIN_0_PTSA_MIN_GK_SHIFT)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_RANGE                      5:0
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_WOFFSET                    0x0
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_MIN_0_PTSA_MIN_GK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_MSE_PTSA_MAX_0
#define MC_MSE_PTSA_MAX_0                       _MK_ADDR_CONST(0x4cc)
#define MC_MSE_PTSA_MAX_0_SECURE                        0x0
#define MC_MSE_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_MSE_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_FIELD                    _MK_FIELD_CONST(0x3f, MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_SHIFT)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_RANGE                    5:0
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_WOFFSET                  0x0
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MSE_PTSA_MAX_0_PTSA_MAX_MSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_MAX_0
#define MC_DISB_PTSA_MAX_0                      _MK_ADDR_CONST(0x430)
#define MC_DISB_PTSA_MAX_0_SECURE                       0x0
#define MC_DISB_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_DISB_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_FIELD                  _MK_FIELD_CONST(0x3f, MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SHIFT)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_RANGE                  5:0
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_WOFFSET                        0x0
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_MIN_0
#define MC_DISB_PTSA_MIN_0                      _MK_ADDR_CONST(0x42c)
#define MC_DISB_PTSA_MIN_0_SECURE                       0x0
#define MC_DISB_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_DISB_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_FIELD                  _MK_FIELD_CONST(0x3f, MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SHIFT)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_RANGE                  5:0
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_WOFFSET                        0x0
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_RATE_0
#define MC_SMMU_SMMU_PTSA_RATE_0                        _MK_ADDR_CONST(0x458)
#define MC_SMMU_SMMU_PTSA_RATE_0_SECURE                         0x0
#define MC_SMMU_SMMU_PTSA_RATE_0_WORD_COUNT                     0x1
#define MC_SMMU_SMMU_PTSA_RATE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_FIELD                      _MK_FIELD_CONST(0xff, MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_RANGE                      7:0
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_WOFFSET                    0x0
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VE2_PTSA_RATE_0
#define MC_VE2_PTSA_RATE_0                      _MK_ADDR_CONST(0x494)
#define MC_VE2_PTSA_RATE_0_SECURE                       0x0
#define MC_VE2_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_VE2_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_VE2_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_VE2_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_FIELD                  _MK_FIELD_CONST(0xff, MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_SHIFT)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_RANGE                  7:0
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_WOFFSET                        0x0
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VE2_PTSA_RATE_0_PTSA_RATE_VE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VD_PTSA_MIN_0
#define MC_VD_PTSA_MIN_0                        _MK_ADDR_CONST(0x504)
#define MC_VD_PTSA_MIN_0_SECURE                         0x0
#define MC_VD_PTSA_MIN_0_WORD_COUNT                     0x1
#define MC_VD_PTSA_MIN_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MIN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MIN_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_FIELD                      _MK_FIELD_CONST(0x3f, MC_VD_PTSA_MIN_0_PTSA_MIN_VD_SHIFT)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_RANGE                      5:0
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_WOFFSET                    0x0
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MIN_0_PTSA_MIN_VD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VD_PTSA_MAX_0
#define MC_VD_PTSA_MAX_0                        _MK_ADDR_CONST(0x508)
#define MC_VD_PTSA_MAX_0_SECURE                         0x0
#define MC_VD_PTSA_MAX_0_WORD_COUNT                     0x1
#define MC_VD_PTSA_MAX_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MAX_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MAX_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_FIELD                      _MK_FIELD_CONST(0x3f, MC_VD_PTSA_MAX_0_PTSA_MAX_VD_SHIFT)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_RANGE                      5:0
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_WOFFSET                    0x0
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VD_PTSA_MAX_0_PTSA_MAX_VD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_GK_PTSA_RATE_0
#define MC_GK_PTSA_RATE_0                       _MK_ADDR_CONST(0x53c)
#define MC_GK_PTSA_RATE_0_SECURE                        0x0
#define MC_GK_PTSA_RATE_0_WORD_COUNT                    0x1
#define MC_GK_PTSA_RATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_RATE_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MC_GK_PTSA_RATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_RATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_RATE_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MC_GK_PTSA_RATE_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_FIELD                    _MK_FIELD_CONST(0xff, MC_GK_PTSA_RATE_0_PTSA_RATE_GK_SHIFT)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_RANGE                    7:0
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_WOFFSET                  0x0
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_GK_PTSA_RATE_0_PTSA_RATE_GK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_PTSA_GRANT_DECREMENT_0
#define MC_PTSA_GRANT_DECREMENT_0                       _MK_ADDR_CONST(0x960)
#define MC_PTSA_GRANT_DECREMENT_0_SECURE                        0x0
#define MC_PTSA_GRANT_DECREMENT_0_WORD_COUNT                    0x1
#define MC_PTSA_GRANT_DECREMENT_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define MC_PTSA_GRANT_DECREMENT_0_RESET_MASK                    _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x100)
#define MC_PTSA_GRANT_DECREMENT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_WRITE_MASK                    _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_FIELD                        _MK_FIELD_CONST(0x1, MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SHIFT)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_RANGE                        8:8
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_WOFFSET                      0x0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_FIELD                       _MK_FIELD_CONST(0xff, MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SHIFT)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_RANGE                       7:0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_WOFFSET                     0x0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)


// Register MC_LATENCY_ALLOWANCE_AVPC_0_0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0                   _MK_ADDR_CONST(0x2e4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_VAL                         _MK_MASK_CONST(0x800004)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_XUSB_1_0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0                   _MK_ADDR_CONST(0x380)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_RESET_VAL                         _MK_MASK_CONST(0x800039)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0x39)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP2B_0_0
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0                  _MK_ADDR_CONST(0x384)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_DEFAULT                 _MK_MASK_CONST(0x18)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_0_0_ALLOWANCE_ISPRAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SDMMCAA_0_0
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0                        _MK_ADDR_CONST(0x3bc)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_SECURE                         0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_WORD_COUNT                     0x1
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_RESET_VAL                      _MK_MASK_CONST(0x800049)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_DEFAULT                     _MK_MASK_CONST(0x49)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCRAA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAA_0_0_ALLOWANCE_SDMMCWAA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORELP_0_0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0                       _MK_ADDR_CONST(0x324)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SECURE                        0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WORD_COUNT                    0x1
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_VAL                     _MK_MASK_CONST(0x800004)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_READ_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WRITE_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT                   _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SDMMCA_0_0
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0                 _MK_ADDR_CONST(0x3b8)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_SECURE                  0x0
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_WORD_COUNT                      0x1
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_RESET_VAL                       _MK_MASK_CONST(0x800049)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_DEFAULT                       _MK_MASK_CONST(0x49)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCRA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCA_0_0_ALLOWANCE_SDMMCWA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP2_0_0
#define MC_LATENCY_ALLOWANCE_ISP2_0_0                   _MK_ADDR_CONST(0x370)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_RESET_VAL                         _MK_MASK_CONST(0x18)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_DEFAULT                   _MK_MASK_CONST(0x18)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_0_0_ALLOWANCE_ISPRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP2_1_0
#define MC_LATENCY_ALLOWANCE_ISP2_1_0                   _MK_ADDR_CONST(0x374)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_RESET_VAL                         _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2_1_0_ALLOWANCE_ISPWB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_0_0
#define MC_LATENCY_ALLOWANCE_DC_0_0                     _MK_ADDR_CONST(0x2e8)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_VAL                   _MK_MASK_CONST(0x1e001e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VIC_0_0
#define MC_LATENCY_ALLOWANCE_VIC_0_0                    _MK_ADDR_CONST(0x394)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VIC_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VIC_0_0_RESET_VAL                  _MK_MASK_CONST(0x80001a)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_DEFAULT                   _MK_MASK_CONST(0x1a)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VIC_0_0_ALLOWANCE_VICSWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_3_0
#define MC_LATENCY_ALLOWANCE_VDE_3_0                    _MK_ADDR_CONST(0x360)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_VAL                  _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT                  _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT                  _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_1_0
#define MC_LATENCY_ALLOWANCE_DCB_1_0                    _MK_ADDR_CONST(0x2f8)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_VAL                  _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_2_0
#define MC_LATENCY_ALLOWANCE_DCB_2_0                    _MK_ADDR_CONST(0x2fc)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_VAL                  _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_TSEC_0_0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0                   _MK_ADDR_CONST(0x390)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_RESET_VAL                         _MK_MASK_CONST(0x80009b)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x9b)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_2_0
#define MC_LATENCY_ALLOWANCE_DC_2_0                     _MK_ADDR_CONST(0x2f0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_VAL                   _MK_MASK_CONST(0x1e001e)
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_DEFAULT                  _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0                        _MK_ADDR_CONST(0x694)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_RESET_VAL                      _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_2_0
#define MC_LATENCY_ALLOWANCE_VDE_2_0                    _MK_ADDR_CONST(0x35c)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_VAL                  _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT                 _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT                  _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_1_0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0                   _MK_ADDR_CONST(0x348)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_VAL                         _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_XUSB_0_0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0                   _MK_ADDR_CONST(0x37c)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_RESET_VAL                         _MK_MASK_CONST(0x800039)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0x39)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MSENC_0_0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0                  _MK_ADDR_CONST(0x328)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_RESET_VAL                        _MK_MASK_CONST(0x800023)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_DEFAULT                       _MK_MASK_CONST(0x23)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_0_0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0                   _MK_ADDR_CONST(0x344)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_VAL                         _MK_MASK_CONST(0x1a0049)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x49)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x1a)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_AFI_0_0
#define MC_LATENCY_ALLOWANCE_AFI_0_0                    _MK_ADDR_CONST(0x2e0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_AFI_0_0_RESET_VAL                  _MK_MASK_CONST(0x800013)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SHIFT)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_DEFAULT                     _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SHIFT)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0                 _MK_ADDR_CONST(0x698)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_RESET_VAL                       _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_0_0
#define MC_LATENCY_ALLOWANCE_VDE_0_0                    _MK_ADDR_CONST(0x354)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_VAL                  _MK_MASK_CONST(0x3d004f)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT                 _MK_MASK_CONST(0x4f)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT                  _MK_MASK_CONST(0x3d)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_1_0
#define MC_LATENCY_ALLOWANCE_DC_1_0                     _MK_ADDR_CONST(0x2ec)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_VAL                   _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0                 _MK_ADDR_CONST(0x6a0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_RESET_VAL                       _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_1_0
#define MC_LATENCY_ALLOWANCE_VDE_1_0                    _MK_ADDR_CONST(0x358)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_VAL                  _MK_MASK_CONST(0xa50066)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT                  _MK_MASK_CONST(0x66)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT                  _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_A9AVP_0_0
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0                  _MK_ADDR_CONST(0x3a4)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_RESET_VAL                        _MK_MASK_CONST(0x800004)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_SHIFT)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_SHIFT)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_A9AVP_0_0_ALLOWANCE_A9AVPSCW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SDMMC_0_0
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0                  _MK_ADDR_CONST(0x3c0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_RESET_VAL                        _MK_MASK_CONST(0x800049)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_DEFAULT                 _MK_MASK_CONST(0x49)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_DEFAULT                 _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMC_0_0_ALLOWANCE_SDMMCW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_0_0
#define MC_LATENCY_ALLOWANCE_DCB_0_0                    _MK_ADDR_CONST(0x2f4)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_VAL                  _MK_MASK_CONST(0x1e001e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_1_0
#define MC_LATENCY_ALLOWANCE_HC_1_0                     _MK_ADDR_CONST(0x314)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_VAL                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PTC_0_0
#define MC_LATENCY_ALLOWANCE_PTC_0_0                    _MK_ADDR_CONST(0x34c)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORE_0_0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0                 _MK_ADDR_CONST(0x320)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SECURE                  0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WORD_COUNT                      0x1
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_VAL                       _MK_MASK_CONST(0x800004)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI2_0_0
#define MC_LATENCY_ALLOWANCE_VI2_0_0                    _MK_ADDR_CONST(0x398)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VI2_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VI2_0_0_RESET_VAL                  _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_DEFAULT                      _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI2_0_0_ALLOWANCE_VIW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0                        _MK_ADDR_CONST(0x69c)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_RESET_VAL                      _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0                        _MK_ADDR_CONST(0x6a4)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_RESET_VAL                      _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SATA_0_0
#define MC_LATENCY_ALLOWANCE_SATA_0_0                   _MK_ADDR_CONST(0x350)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_SATA_0_0_RESET_VAL                         _MK_MASK_CONST(0x800065)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_DEFAULT                   _MK_MASK_CONST(0x65)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0                 _MK_ADDR_CONST(0x690)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_RESET_VAL                       _MK_MASK_CONST(0x1e001e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x1e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_0_0
#define MC_LATENCY_ALLOWANCE_HC_0_0                     _MK_ADDR_CONST(0x310)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_VAL                   _MK_MASK_CONST(0x50001e)
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT                        _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT                   _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_3_0
#define MC_LATENCY_ALLOWANCE_DC_3_0                     _MK_ADDR_CONST(0x3c8)
#define MC_LATENCY_ALLOWANCE_DC_3_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_3_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_3_0_RESET_VAL                   _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_3_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_3_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_3_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_DEFAULT                  _MK_MASK_CONST(0x1e)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_3_0_ALLOWANCE_DISPLAYD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_GPU_0_0
#define MC_LATENCY_ALLOWANCE_GPU_0_0                    _MK_ADDR_CONST(0x3ac)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_GPU_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_GPU_0_0_RESET_VAL                  _MK_MASK_CONST(0x80001a)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_DEFAULT                   _MK_MASK_CONST(0x1a)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_GPU_0_0_ALLOWANCE_GPUSWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SDMMCAB_0_0
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0                        _MK_ADDR_CONST(0x3c4)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_SECURE                         0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_WORD_COUNT                     0x1
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_RESET_VAL                      _MK_MASK_CONST(0x800049)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_DEFAULT                     _MK_MASK_CONST(0x49)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCRAB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_SHIFT)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SDMMCAB_0_0_ALLOWANCE_SDMMCWAB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP2B_1_0
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0                  _MK_ADDR_CONST(0x388)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_RESET_VAL                        _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_DEFAULT                 _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_DEFAULT                 _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP2B_1_0_ALLOWANCE_ISPWBB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HDA_0_0
#define MC_LATENCY_ALLOWANCE_HDA_0_0                    _MK_ADDR_CONST(0x318)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_VAL                  _MK_MASK_CONST(0x800024)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT                     _MK_MASK_CONST(0x24)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT                     _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_MIN_LENGTH_DCB_2_0
#define MC_MIN_LENGTH_DCB_2_0                   _MK_ADDR_CONST(0x8a8)
#define MC_MIN_LENGTH_DCB_2_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_2_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SHIFT)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_A9AVP_0_0
#define MC_MIN_LENGTH_A9AVP_0_0                 _MK_ADDR_CONST(0x950)
#define MC_MIN_LENGTH_A9AVP_0_0_SECURE                  0x0
#define MC_MIN_LENGTH_A9AVP_0_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_A9AVP_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_A9AVP_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_A9AVP_0_0_WRITE_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_SHIFT)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_RANGE                       1:0
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_WOFFSET                     0x0
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_SHIFT)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_RANGE                       17:16
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_WOFFSET                     0x0
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_A9AVP_0_0_MIN_LENGTH_A9AVPSCW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_TSEC_0_0
#define MC_MIN_LENGTH_TSEC_0_0                  _MK_ADDR_CONST(0x93c)
#define MC_MIN_LENGTH_TSEC_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_TSEC_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_TSEC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SHIFT)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_RANGE                 1:0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_WOFFSET                       0x0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SHIFT)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_RANGE                 17:16
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_WOFFSET                       0x0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_1_0
#define MC_MIN_LENGTH_DC_1_0                    _MK_ADDR_CONST(0x898)
#define MC_MIN_LENGTH_DC_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SHIFT)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_RANGE                 1:0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_ISP2B_0_0
#define MC_MIN_LENGTH_ISP2B_0_0                 _MK_ADDR_CONST(0x930)
#define MC_MIN_LENGTH_ISP2B_0_0_SECURE                  0x0
#define MC_MIN_LENGTH_ISP2B_0_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_ISP2B_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_0_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_SHIFT)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_RANGE                 1:0
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_WOFFSET                       0x0
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2B_0_0_MIN_LENGTH_ISPRAB_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VI2_0_0
#define MC_MIN_LENGTH_VI2_0_0                   _MK_ADDR_CONST(0x944)
#define MC_MIN_LENGTH_VI2_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_VI2_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VI2_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI2_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI2_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_SHIFT)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_RANGE                      1:0
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_WOFFSET                    0x0
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VI2_0_0_MIN_LENGTH_VIW_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_3_0
#define MC_MIN_LENGTH_VDE_3_0                   _MK_ADDR_CONST(0x90c)
#define MC_MIN_LENGTH_VDE_3_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_3_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SHIFT)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_RANGE                  1:0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SHIFT)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DCB_0_0
#define MC_MIN_LENGTH_DCB_0_0                   _MK_ADDR_CONST(0x8a0)
#define MC_MIN_LENGTH_DCB_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SHIFT)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SHIFT)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_RANGE                       17:16
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DCB_1_0
#define MC_MIN_LENGTH_DCB_1_0                   _MK_ADDR_CONST(0x8a4)
#define MC_MIN_LENGTH_DCB_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SHIFT)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PPCS_1_0
#define MC_MIN_LENGTH_PPCS_1_0                  _MK_ADDR_CONST(0x8f4)
#define MC_MIN_LENGTH_PPCS_1_0_SECURE                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_PPCS_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SHIFT)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_RANGE                     1:0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SHIFT)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_RANGE                     17:16
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MPCORELP_0_0
#define MC_MIN_LENGTH_MPCORELP_0_0                      _MK_ADDR_CONST(0x8d0)
#define MC_MIN_LENGTH_MPCORELP_0_0_SECURE                       0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_WORD_COUNT                   0x1
#define MC_MIN_LENGTH_MPCORELP_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_RESET_MASK                   _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_READ_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_WRITE_MASK                   _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SHIFT)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_RANGE                   1:0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_WOFFSET                 0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SHIFT)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_RANGE                   17:16
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_WOFFSET                 0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HDA_0_0
#define MC_MIN_LENGTH_HDA_0_0                   _MK_ADDR_CONST(0x8c4)
#define MC_MIN_LENGTH_HDA_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_HDA_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_HDA_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SHIFT)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_RANGE                     1:0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_WOFFSET                   0x0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SHIFT)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_RANGE                     17:16
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_WOFFSET                   0x0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_SDMMC_0_0
#define MC_MIN_LENGTH_SDMMC_0_0                 _MK_ADDR_CONST(0xb18)
#define MC_MIN_LENGTH_SDMMC_0_0_SECURE                  0x0
#define MC_MIN_LENGTH_SDMMC_0_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_SDMMC_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMC_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMC_0_0_WRITE_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_SHIFT)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_RANGE                 1:0
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_WOFFSET                       0x0
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCR_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_SHIFT)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_RANGE                 17:16
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_WOFFSET                       0x0
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMC_0_0_MIN_LENGTH_SDMMCW_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_ISP2B_1_0
#define MC_MIN_LENGTH_ISP2B_1_0                 _MK_ADDR_CONST(0x934)
#define MC_MIN_LENGTH_ISP2B_1_0_SECURE                  0x0
#define MC_MIN_LENGTH_ISP2B_1_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_ISP2B_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2B_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2B_1_0_WRITE_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_SHIFT)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_RANGE                 1:0
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_WOFFSET                       0x0
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWAB_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_SHIFT)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_RANGE                 17:16
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_WOFFSET                       0x0
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2B_1_0_MIN_LENGTH_ISPWBB_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HC_1_0
#define MC_MIN_LENGTH_HC_1_0                    _MK_ADDR_CONST(0x8c0)
#define MC_MIN_LENGTH_HC_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_HC_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_HC_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SHIFT)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_RANGE                   1:0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_WOFFSET                 0x0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_3_0
#define MC_MIN_LENGTH_DC_3_0                    _MK_ADDR_CONST(0xb20)
#define MC_MIN_LENGTH_DC_3_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_3_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_3_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_SHIFT)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_RANGE                  1:0
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_WOFFSET                        0x0
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_3_0_MIN_LENGTH_DISPLAYD_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_AVPC_0_0
#define MC_MIN_LENGTH_AVPC_0_0                  _MK_ADDR_CONST(0x890)
#define MC_MIN_LENGTH_AVPC_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_AVPC_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_AVPC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SHIFT)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_RANGE                       1:0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_WOFFSET                     0x0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SHIFT)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_RANGE                       17:16
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_WOFFSET                     0x0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VIC_0_0
#define MC_MIN_LENGTH_VIC_0_0                   _MK_ADDR_CONST(0x940)
#define MC_MIN_LENGTH_VIC_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_VIC_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VIC_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VIC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VIC_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_SHIFT)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_RANGE                   1:0
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_WOFFSET                 0x0
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSRD_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_SHIFT)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_RANGE                   17:16
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_WOFFSET                 0x0
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VIC_0_0_MIN_LENGTH_VICSWR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_ISP2_0_0
#define MC_MIN_LENGTH_ISP2_0_0                  _MK_ADDR_CONST(0x91c)
#define MC_MIN_LENGTH_ISP2_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_ISP2_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_ISP2_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_0_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_SHIFT)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_RANGE                   1:0
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_WOFFSET                 0x0
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2_0_0_MIN_LENGTH_ISPRA_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HC_0_0
#define MC_MIN_LENGTH_HC_0_0                    _MK_ADDR_CONST(0x8bc)
#define MC_MIN_LENGTH_HC_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_HC_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_HC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SHIFT)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_RANGE                        1:0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_WOFFSET                      0x0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_INIT_ENUM                    MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_0                 _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_2                 _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_4                 _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_8                 _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SHIFT)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_RANGE                   17:16
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_WOFFSET                 0x0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_SATA_0_0
#define MC_MIN_LENGTH_SATA_0_0                  _MK_ADDR_CONST(0x8fc)
#define MC_MIN_LENGTH_SATA_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_SATA_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_SATA_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SATA_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SATA_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_SHIFT)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_RANGE                   1:0
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_WOFFSET                 0x0
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_SHIFT)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_RANGE                   17:16
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_WOFFSET                 0x0
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SATA_0_0_MIN_LENGTH_SATAW_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_2_0
#define MC_MIN_LENGTH_VDE_2_0                   _MK_ADDR_CONST(0x908)
#define MC_MIN_LENGTH_VDE_2_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_2_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SHIFT)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_RANGE                 1:0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_WOFFSET                       0x0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SHIFT)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_0_0
#define MC_MIN_LENGTH_DC_0_0                    _MK_ADDR_CONST(0x894)
#define MC_MIN_LENGTH_DC_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SHIFT)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_RANGE                 1:0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SHIFT)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_RANGE                 17:16
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_XUSB_1_0
#define MC_MIN_LENGTH_XUSB_1_0                  _MK_ADDR_CONST(0x92c)
#define MC_MIN_LENGTH_XUSB_1_0_SECURE                   0x0
#define MC_MIN_LENGTH_XUSB_1_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_XUSB_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SHIFT)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_RANGE                       1:0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_WOFFSET                     0x0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SHIFT)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_RANGE                       17:16
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_WOFFSET                     0x0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_2_0
#define MC_MIN_LENGTH_DC_2_0                    _MK_ADDR_CONST(0x89c)
#define MC_MIN_LENGTH_DC_2_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_2_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_2_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SHIFT)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_RANGE                 1:0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_SHIFT)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_RANGE                  17:16
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_WOFFSET                        0x0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYT_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_SDMMCAA_0_0
#define MC_MIN_LENGTH_SDMMCAA_0_0                       _MK_ADDR_CONST(0xb14)
#define MC_MIN_LENGTH_SDMMCAA_0_0_SECURE                        0x0
#define MC_MIN_LENGTH_SDMMCAA_0_0_WORD_COUNT                    0x1
#define MC_MIN_LENGTH_SDMMCAA_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAA_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAA_0_0_WRITE_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_SHIFT)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_RANGE                     1:0
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_WOFFSET                   0x0
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCRAA_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_SHIFT)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_RANGE                     17:16
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_WOFFSET                   0x0
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCAA_0_0_MIN_LENGTH_SDMMCWAA_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_GPU_0_0
#define MC_MIN_LENGTH_GPU_0_0                   _MK_ADDR_CONST(0xb04)
#define MC_MIN_LENGTH_GPU_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_GPU_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_GPU_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_GPU_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_GPU_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_SHIFT)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_RANGE                   1:0
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_WOFFSET                 0x0
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSRD_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_SHIFT)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_RANGE                   17:16
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_WOFFSET                 0x0
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_GPU_0_0_MIN_LENGTH_GPUSWR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_AFI_0_0
#define MC_MIN_LENGTH_AFI_0_0                   _MK_ADDR_CONST(0x88c)
#define MC_MIN_LENGTH_AFI_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_AFI_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_AFI_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AFI_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AFI_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_SHIFT)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_RANGE                     1:0
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_WOFFSET                   0x0
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_SHIFT)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_RANGE                     17:16
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_WOFFSET                   0x0
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AFI_0_0_MIN_LENGTH_AFIW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PPCS_0_0
#define MC_MIN_LENGTH_PPCS_0_0                  _MK_ADDR_CONST(0x8f0)
#define MC_MIN_LENGTH_PPCS_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_PPCS_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SHIFT)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_RANGE                     1:0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SHIFT)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_RANGE                     17:16
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_ISP2_1_0
#define MC_MIN_LENGTH_ISP2_1_0                  _MK_ADDR_CONST(0x920)
#define MC_MIN_LENGTH_ISP2_1_0_SECURE                   0x0
#define MC_MIN_LENGTH_ISP2_1_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_ISP2_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2_1_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_SHIFT)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_RANGE                   1:0
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_WOFFSET                 0x0
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWA_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_SHIFT)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_RANGE                   17:16
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_WOFFSET                 0x0
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP2_1_0_MIN_LENGTH_ISPWB_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_XUSB_0_0
#define MC_MIN_LENGTH_XUSB_0_0                  _MK_ADDR_CONST(0x928)
#define MC_MIN_LENGTH_XUSB_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_XUSB_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_XUSB_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SHIFT)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_RANGE                      1:0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_WOFFSET                    0x0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_8                       _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SHIFT)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_RANGE                      17:16
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_WOFFSET                    0x0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MPCORE_0_0
#define MC_MIN_LENGTH_MPCORE_0_0                        _MK_ADDR_CONST(0x8cc)
#define MC_MIN_LENGTH_MPCORE_0_0_SECURE                         0x0
#define MC_MIN_LENGTH_MPCORE_0_0_WORD_COUNT                     0x1
#define MC_MIN_LENGTH_MPCORE_0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_RESET_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_READ_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_WRITE_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SHIFT)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_RANGE                       1:0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_WOFFSET                     0x0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SHIFT)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_RANGE                       17:16
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_WOFFSET                     0x0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_1_0
#define MC_MIN_LENGTH_VDE_1_0                   _MK_ADDR_CONST(0x904)
#define MC_MIN_LENGTH_VDE_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SHIFT)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_RANGE                  1:0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SHIFT)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_SDMMCA_0_0
#define MC_MIN_LENGTH_SDMMCA_0_0                        _MK_ADDR_CONST(0xb10)
#define MC_MIN_LENGTH_SDMMCA_0_0_SECURE                         0x0
#define MC_MIN_LENGTH_SDMMCA_0_0_WORD_COUNT                     0x1
#define MC_MIN_LENGTH_SDMMCA_0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_RESET_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCA_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_READ_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCA_0_0_WRITE_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_SHIFT)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_RANGE                       1:0
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_WOFFSET                     0x0
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCRA_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_SHIFT)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_RANGE                       17:16
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_WOFFSET                     0x0
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCA_0_0_MIN_LENGTH_SDMMCWA_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MSENC_0_0
#define MC_MIN_LENGTH_MSENC_0_0                 _MK_ADDR_CONST(0x8d4)
#define MC_MIN_LENGTH_MSENC_0_0_SECURE                  0x0
#define MC_MIN_LENGTH_MSENC_0_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_MSENC_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_WRITE_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SHIFT)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_RANGE                       1:0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_WOFFSET                     0x0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SHIFT)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_RANGE                       17:16
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_WOFFSET                     0x0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_SDMMCAB_0_0
#define MC_MIN_LENGTH_SDMMCAB_0_0                       _MK_ADDR_CONST(0xb1c)
#define MC_MIN_LENGTH_SDMMCAB_0_0_SECURE                        0x0
#define MC_MIN_LENGTH_SDMMCAB_0_0_WORD_COUNT                    0x1
#define MC_MIN_LENGTH_SDMMCAB_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAB_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAB_0_0_WRITE_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_SHIFT)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_RANGE                     1:0
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_WOFFSET                   0x0
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCRAB_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_SHIFT)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_RANGE                     17:16
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_WOFFSET                   0x0
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_SDMMCAB_0_0_MIN_LENGTH_SDMMCWAB_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PTC_0_0
#define MC_MIN_LENGTH_PTC_0_0                   _MK_ADDR_CONST(0x8f8)
#define MC_MIN_LENGTH_PTC_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_PTC_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_PTC_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SHIFT)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_RANGE                     1:0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_0_0
#define MC_MIN_LENGTH_VDE_0_0                   _MK_ADDR_CONST(0x900)
#define MC_MIN_LENGTH_VDE_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SHIFT)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_RANGE                 1:0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_WOFFSET                       0x0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SHIFT)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_EMEM_ARB_OVERRIDE_1_0
#define MC_EMEM_ARB_OVERRIDE_1_0                        _MK_ADDR_CONST(0x968)
#define MC_EMEM_ARB_OVERRIDE_1_0_SECURE                         0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_OVERRIDE_1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffbf)
#define MC_EMEM_ARB_OVERRIDE_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x23)
#define MC_EMEM_ARB_OVERRIDE_1_0_READ_MASK                      _MK_MASK_CONST(0xffffffbf)
#define MC_EMEM_ARB_OVERRIDE_1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffbf)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_FIELD                       _MK_FIELD_CONST(0x3, MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_RANGE                       1:0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_ENABLE_ALL                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_ENABLE_EACK_HINT                    _MK_ENUM_CONST(2)

#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_FIELD                        _MK_FIELD_CONST(0x7, MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_RANGE                        4:2
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_ALL                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_EACK_ACTIVE                   _MK_ENUM_CONST(2)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_EARLY_ACK_ENABLE                      _MK_ENUM_CONST(3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_PO_HINT                       _MK_ENUM_CONST(4)

#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_RANGE                  5:5
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SHIFT                       _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_FIELD                       _MK_FIELD_CONST(0x1ffffff, MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_RANGE                       31:7
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_DEFAULT_MASK                        _MK_MASK_CONST(0x1ffffff)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0                       _MK_ADDR_CONST(0x984)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_SECURE                        0x0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_WORD_COUNT                    0x1
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_SHIFT)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_RANGE                    31:0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)


// Register MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0                       _MK_ADDR_CONST(0x988)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_SECURE                        0x0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_WORD_COUNT                    0x1
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_FIELD                    _MK_FIELD_CONST(0xffff, MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_SHIFT)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_RANGE                    15:0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)


// Register MC_EMEM_ARB_STATS_0_0
#define MC_EMEM_ARB_STATS_0_0                   _MK_ADDR_CONST(0x990)
#define MC_EMEM_ARB_STATS_0_0_SECURE                    0x0
#define MC_EMEM_ARB_STATS_0_0_WORD_COUNT                        0x1
#define MC_EMEM_ARB_STATS_0_0_RESET_VAL                         _MK_MASK_CONST(0x3f0004)
#define MC_EMEM_ARB_STATS_0_0_RESET_MASK                        _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x3f0004)
#define MC_EMEM_ARB_STATS_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_0_0_READ_MASK                         _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_FIELD                       _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_SHIFT)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_RANGE                       5:0
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_WOFFSET                     0x0
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_DEFAULT                     _MK_MASK_CONST(0x4)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x4)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)

#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_SHIFT)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_RANGE                      21:16
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_WOFFSET                    0x0
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_0_0_PM_ACCESS_PER_ACT_HIGH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_STATS_1_0
#define MC_EMEM_ARB_STATS_1_0                   _MK_ADDR_CONST(0x994)
#define MC_EMEM_ARB_STATS_1_0_SECURE                    0x0
#define MC_EMEM_ARB_STATS_1_0_WORD_COUNT                        0x1
#define MC_EMEM_ARB_STATS_1_0_RESET_VAL                         _MK_MASK_CONST(0x3f0004)
#define MC_EMEM_ARB_STATS_1_0_RESET_MASK                        _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x3f0004)
#define MC_EMEM_ARB_STATS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_1_0_READ_MASK                         _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_1_0_WRITE_MASK                        _MK_MASK_CONST(0x3f003f)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_FIELD                     _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_SHIFT)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_RANGE                     5:0
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_WOFFSET                   0x0
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_DEFAULT                   _MK_MASK_CONST(0x4)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)

#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_FIELD                    _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_SHIFT)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_RANGE                    21:16
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_WOFFSET                  0x0
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_STATS_1_0_PM_NUM_ACTIVE_LISTS_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)


// Register MC_MTS_CARVEOUT_BOM_0
#define MC_MTS_CARVEOUT_BOM_0                   _MK_ADDR_CONST(0x9a0)
#define MC_MTS_CARVEOUT_BOM_0_SECURE                    0x0
#define MC_MTS_CARVEOUT_BOM_0_WORD_COUNT                        0x1
#define MC_MTS_CARVEOUT_BOM_0_RESET_VAL                         _MK_MASK_CONST(0xfff00000)
#define MC_MTS_CARVEOUT_BOM_0_RESET_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_MTS_CARVEOUT_BOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_BOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_BOM_0_READ_MASK                         _MK_MASK_CONST(0xfff00000)
#define MC_MTS_CARVEOUT_BOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_FIELD                    _MK_FIELD_CONST(0xfff, MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_SHIFT)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_RANGE                    31:20
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_WOFFSET                  0x0
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_DEFAULT                  _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_MTS_CARVEOUT_SIZE_MB_0
#define MC_MTS_CARVEOUT_SIZE_MB_0                       _MK_ADDR_CONST(0x9a4)
#define MC_MTS_CARVEOUT_SIZE_MB_0_SECURE                        0x0
#define MC_MTS_CARVEOUT_SIZE_MB_0_WORD_COUNT                    0x1
#define MC_MTS_CARVEOUT_SIZE_MB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_SIZE_MB_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_SIZE_MB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_SIZE_MB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_SIZE_MB_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_SIZE_MB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_FIELD                    _MK_FIELD_CONST(0xfff, MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_SHIFT)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_RANGE                    11:0
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_WOFFSET                  0x0
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)


// Register MC_MTS_CARVEOUT_ADR_HI_0
#define MC_MTS_CARVEOUT_ADR_HI_0                        _MK_ADDR_CONST(0x9a8)
#define MC_MTS_CARVEOUT_ADR_HI_0_SECURE                         0x0
#define MC_MTS_CARVEOUT_ADR_HI_0_WORD_COUNT                     0x1
#define MC_MTS_CARVEOUT_ADR_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_ADR_HI_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define MC_MTS_CARVEOUT_ADR_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_ADR_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_ADR_HI_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define MC_MTS_CARVEOUT_ADR_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_FIELD                      _MK_FIELD_CONST(0x3, MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_SHIFT)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_RANGE                      1:0
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_WOFFSET                    0x0
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_MTS_CARVEOUT_REG_CTRL_0
#define MC_MTS_CARVEOUT_REG_CTRL_0                      _MK_ADDR_CONST(0x9ac)
#define MC_MTS_CARVEOUT_REG_CTRL_0_SECURE                       0x0
#define MC_MTS_CARVEOUT_REG_CTRL_0_WORD_COUNT                   0x1
#define MC_MTS_CARVEOUT_REG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MC_MTS_CARVEOUT_REG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MC_MTS_CARVEOUT_REG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_FIELD                      _MK_FIELD_CONST(0x1, MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_SHIFT)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_RANGE                      0:0
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_WOFFSET                    0x0
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_INIT_ENUM                  ENABLED
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_ENABLED                    _MK_ENUM_CONST(0)
#define MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_DISABLED                   _MK_ENUM_CONST(1)


// Register MC_ERR_MTS_STATUS_0
#define MC_ERR_MTS_STATUS_0                     _MK_ADDR_CONST(0x9b0)
#define MC_ERR_MTS_STATUS_0_SECURE                      0x0
#define MC_ERR_MTS_STATUS_0_WORD_COUNT                  0x1
#define MC_ERR_MTS_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x37707f)
#define MC_ERR_MTS_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_MTS_STATUS_0_ERR_MTS_ID_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_RANGE                    6:0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_WOFFSET                  0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_RANGE                  14:12
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_WOFFSET                        0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_MTS_STATUS_0_ERR_MTS_RW_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_RANGE                    16:16
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_WOFFSET                  0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_RANGE                      17:17
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_WOFFSET                    0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_FIELD                  _MK_FIELD_CONST(0x1, MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_RANGE                  18:18
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_WOFFSET                        0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_SWAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_FIELD                        _MK_FIELD_CONST(0x3, MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_SHIFT)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_RANGE                        21:20
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_WOFFSET                      0x0
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_STATUS_0_ERR_MTS_ADR_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ERR_MTS_ADR_0
#define MC_ERR_MTS_ADR_0                        _MK_ADDR_CONST(0x9b4)
#define MC_ERR_MTS_ADR_0_SECURE                         0x0
#define MC_ERR_MTS_ADR_0_WORD_COUNT                     0x1
#define MC_ERR_MTS_ADR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_ERR_MTS_ADR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_MTS_ADR_0_ERR_MTS_ADR_SHIFT)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_RANGE                      31:0
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_WOFFSET                    0x0
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_MTS_ADR_0_ERR_MTS_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define NV_MC_EMEM_DFIFO_DEPTH  3
#define NV_MC_IMEM_DFIFO_DEPTH  5
#define NV_MC_EMEM_APFIFO_DEPTH 4
#define NV_MC_ARB_EMEM_REGLEVEL 3
#define NV_MC_EMEM_REQ_ID_WIDEREQ       7
#define NV_MC_EMEM_RDI_ID_WIDERDI       7
#define NV_MC_EMEM_REQ_ID_ILLEGALACC    6
#define NV_MC_EMEM_RDI_ID_ILLEGALACC    6
#define NV_MC_EMEM_REQ_ID_LLRAWDECR     5
#define NV_MC_EMEM_RDI_ID_LLRAWDECR     5
#define NV_MC_EMEM_REQ_ID_APCIGNORE     4
#define NV_MC_EMEM_RDI_ID_APCIGNORE     4

// Packet MC2EMC
#define MC2EMC_SIZE 370

#define MC2EMC_WDO_SHIFT                        _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_SHIFT)
#define MC2EMC_WDO_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_ROW                  0

#define MC2EMC_WDO_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_0_SHIFT)
#define MC2EMC_WDO_0_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_ROW                        0

#define MC2EMC_WDO_1_SHIFT                      _MK_SHIFT_CONST(64)
#define MC2EMC_WDO_1_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_1_SHIFT)
#define MC2EMC_WDO_1_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(64)
#define MC2EMC_WDO_1_ROW                        0

#define MC2EMC_WDO_2_SHIFT                      _MK_SHIFT_CONST(128)
#define MC2EMC_WDO_2_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_2_SHIFT)
#define MC2EMC_WDO_2_RANGE                      _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(128)
#define MC2EMC_WDO_2_ROW                        0

#define MC2EMC_WDO_3_SHIFT                      _MK_SHIFT_CONST(192)
#define MC2EMC_WDO_3_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_3_SHIFT)
#define MC2EMC_WDO_3_RANGE                      _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(192)
#define MC2EMC_WDO_3_ROW                        0

#define MC2EMC_BE_SHIFT                 _MK_SHIFT_CONST(256)
#define MC2EMC_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, MC2EMC_BE_SHIFT)
#define MC2EMC_BE_RANGE                 _MK_SHIFT_CONST(287):_MK_SHIFT_CONST(256)
#define MC2EMC_BE_ROW                   0

#define MC2EMC_DEV_SHIFT                        _MK_SHIFT_CONST(320)
#define MC2EMC_DEV_FIELD                        _MK_FIELD_CONST(0x1, MC2EMC_DEV_SHIFT)
#define MC2EMC_DEV_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define MC2EMC_DEV_ROW                  0

#define MC2EMC_BANK_SHIFT                       _MK_SHIFT_CONST(321)
#define MC2EMC_BANK_FIELD                       _MK_FIELD_CONST(0x7, MC2EMC_BANK_SHIFT)
#define MC2EMC_BANK_RANGE                       _MK_SHIFT_CONST(323):_MK_SHIFT_CONST(321)
#define MC2EMC_BANK_ROW                 0

#define MC2EMC_ROW_SHIFT                        _MK_SHIFT_CONST(324)
#define MC2EMC_ROW_FIELD                        _MK_FIELD_CONST(0xffff, MC2EMC_ROW_SHIFT)
#define MC2EMC_ROW_RANGE                        _MK_SHIFT_CONST(339):_MK_SHIFT_CONST(324)
#define MC2EMC_ROW_ROW                  0

#define MC2EMC_COL_SHIFT                        _MK_SHIFT_CONST(340)
#define MC2EMC_COL_FIELD                        _MK_FIELD_CONST(0xfff, MC2EMC_COL_SHIFT)
#define MC2EMC_COL_RANGE                        _MK_SHIFT_CONST(351):_MK_SHIFT_CONST(340)
#define MC2EMC_COL_ROW                  0

#define MC2EMC_REQ_ID_SHIFT                     _MK_SHIFT_CONST(352)
#define MC2EMC_REQ_ID_FIELD                     _MK_FIELD_CONST(0xff, MC2EMC_REQ_ID_SHIFT)
#define MC2EMC_REQ_ID_RANGE                     _MK_SHIFT_CONST(359):_MK_SHIFT_CONST(352)
#define MC2EMC_REQ_ID_ROW                       0

#define MC2EMC_AP_SHIFT                 _MK_SHIFT_CONST(360)
#define MC2EMC_AP_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_AP_SHIFT)
#define MC2EMC_AP_RANGE                 _MK_SHIFT_CONST(360):_MK_SHIFT_CONST(360)
#define MC2EMC_AP_ROW                   0

#define MC2EMC_WE_SHIFT                 _MK_SHIFT_CONST(361)
#define MC2EMC_WE_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_WE_SHIFT)
#define MC2EMC_WE_RANGE                 _MK_SHIFT_CONST(361):_MK_SHIFT_CONST(361)
#define MC2EMC_WE_ROW                   0

#define MC2EMC_TAG_SHIFT                        _MK_SHIFT_CONST(362)
#define MC2EMC_TAG_FIELD                        _MK_FIELD_CONST(0xff, MC2EMC_TAG_SHIFT)
#define MC2EMC_TAG_RANGE                        _MK_SHIFT_CONST(369):_MK_SHIFT_CONST(362)
#define MC2EMC_TAG_ROW                  0


// Packet EMC2MC
#define EMC2MC_SIZE 264

#define EMC2MC_RDI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_SHIFT)
#define EMC2MC_RDI_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_ROW                  0

#define EMC2MC_RDI_0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_0_SHIFT)
#define EMC2MC_RDI_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_ROW                        0

#define EMC2MC_RDI_1_SHIFT                      _MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_1_SHIFT)
#define EMC2MC_RDI_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_ROW                        0

#define EMC2MC_RDI_2_SHIFT                      _MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_2_SHIFT)
#define EMC2MC_RDI_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_ROW                        0

#define EMC2MC_RDI_3_SHIFT                      _MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_3_SHIFT)
#define EMC2MC_RDI_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_ROW                        0

#define EMC2MC_RDI_ID_SHIFT                     _MK_SHIFT_CONST(256)
#define EMC2MC_RDI_ID_FIELD                     _MK_FIELD_CONST(0xff, EMC2MC_RDI_ID_SHIFT)
#define EMC2MC_RDI_ID_RANGE                     _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(256)
#define EMC2MC_RDI_ID_ROW                       0


// Packet MC2EMC_LL
#define MC2EMC_LL_SIZE 41

#define MC2EMC_LL_DEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_FIELD                     _MK_FIELD_CONST(0x1, MC2EMC_LL_DEV_SHIFT)
#define MC2EMC_LL_DEV_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_ROW                       0

#define MC2EMC_LL_BANK_SHIFT                    _MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_FIELD                    _MK_FIELD_CONST(0x7, MC2EMC_LL_BANK_SHIFT)
#define MC2EMC_LL_BANK_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_ROW                      0

#define MC2EMC_LL_ROW_SHIFT                     _MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_FIELD                     _MK_FIELD_CONST(0xffff, MC2EMC_LL_ROW_SHIFT)
#define MC2EMC_LL_ROW_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_ROW                       0

#define MC2EMC_LL_COL_SHIFT                     _MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_FIELD                     _MK_FIELD_CONST(0xfff, MC2EMC_LL_COL_SHIFT)
#define MC2EMC_LL_COL_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_ROW                       0

#define MC2EMC_LL_TAG_SHIFT                     _MK_SHIFT_CONST(32)
#define MC2EMC_LL_TAG_FIELD                     _MK_FIELD_CONST(0xff, MC2EMC_LL_TAG_SHIFT)
#define MC2EMC_LL_TAG_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define MC2EMC_LL_TAG_ROW                       0

#define MC2EMC_LL_DOUBLEREQ_SHIFT                       _MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_FIELD                       _MK_FIELD_CONST(0x1, MC2EMC_LL_DOUBLEREQ_SHIFT)
#define MC2EMC_LL_DOUBLEREQ_RANGE                       _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_ROW                 0


// Packet EMC2MC_LL
#define EMC2MC_LL_SIZE 256

#define EMC2MC_LL_RDI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC2MC_LL_RDI_SHIFT)
#define EMC2MC_LL_RDI_RANGE                     _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_ROW                       0


// Packet CMC2MC_AXI_A
#define CMC2MC_AXI_A_SIZE 63

#define CMC2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_A_AADDR_SHIFT)
#define CMC2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_ROW                  0

#define CMC2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_A_AID_SHIFT)
#define CMC2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_ROW                    0

#define CMC2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ALEN_SHIFT)
#define CMC2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_ROW                   0
#define CMC2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define CMC2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define CMC2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define CMC2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define CMC2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_ASIZE_SHIFT)
#define CMC2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_ROW                  0
#define CMC2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define CMC2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ABURST_SHIFT)
#define CMC2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_ROW                 0
#define CMC2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ALOCK_SHIFT)
#define CMC2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_ROW                  0
#define CMC2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ACACHE_SHIFT)
#define CMC2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_ROW                 0
#define CMC2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_APROT_SHIFT)
#define CMC2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_ROW                  0
#define CMC2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet CMC2MC_AXI_W
#define CMC2MC_AXI_W_SIZE 86

#define CMC2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_W_WDATA_SHIFT)
#define CMC2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_ROW                  0

#define CMC2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_W_WID_SHIFT)
#define CMC2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_ROW                    0

#define CMC2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xff, CMC2MC_AXI_W_WSTRB_SHIFT)
#define CMC2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_ROW                  0

#define CMC2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_W_WLAST_SHIFT)
#define CMC2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_ROW                  0
#define CMC2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet CMC2MC_AXI_B
#define CMC2MC_AXI_B_SIZE 15

#define CMC2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_B_BID_SHIFT)
#define CMC2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_ROW                    0

#define CMC2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_B_BRESP_SHIFT)
#define CMC2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_ROW                  0
#define CMC2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet CMC2MC_AXI_R
#define CMC2MC_AXI_R_SIZE 80

#define CMC2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_R_RDATA_SHIFT)
#define CMC2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_ROW                  0

#define CMC2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_R_RID_SHIFT)
#define CMC2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_ROW                    0

#define CMC2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_R_RRESP_SHIFT)
#define CMC2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_ROW                  0
#define CMC2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define CMC2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_R_RLAST_SHIFT)
#define CMC2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_ROW                  0
#define CMC2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_A
#define MSELECT2MC_AXI_A_SIZE 63

#define MSELECT2MC_AXI_A_AADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_A_AADDR_SHIFT)
#define MSELECT2MC_AXI_A_AADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_ROW                      0

#define MSELECT2MC_AXI_A_AID_SHIFT                      _MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_A_AID_SHIFT)
#define MSELECT2MC_AXI_A_AID_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_ROW                        0

#define MSELECT2MC_AXI_A_ALEN_SHIFT                     _MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ALEN_SHIFT)
#define MSELECT2MC_AXI_A_ALEN_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_ROW                       0
#define MSELECT2MC_AXI_A_ALEN_ONEDATA                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALEN_TWODATA                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALEN_THREEDATA                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALEN_FOURDATA                  _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ALEN_FIVEDATA                  _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ALEN_SIXDATA                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ALEN_SEVENDATA                 _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ALEN_EIGHTDATA                 _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ALEN_NINEDATA                  _MK_ENUM_CONST(8)
#define MSELECT2MC_AXI_A_ALEN_TENDATA                   _MK_ENUM_CONST(9)
#define MSELECT2MC_AXI_A_ALEN_ELEVENDATA                        _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ALEN_TWELVEDATA                        _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ALEN_THIRTEENDATA                      _MK_ENUM_CONST(12)
#define MSELECT2MC_AXI_A_ALEN_FOURTEENDATA                      _MK_ENUM_CONST(13)
#define MSELECT2MC_AXI_A_ALEN_FIFTHTEENDATA                     _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ALEN_SIXTEENDATA                       _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_ASIZE_SHIFT                    _MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_ASIZE_SHIFT)
#define MSELECT2MC_AXI_A_ASIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_ROW                      0
#define MSELECT2MC_AXI_A_ASIZE_ONEBYTE                  _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ASIZE_TWOBYTES                 _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ASIZE_FOURBYTES                        _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ASIZE_EIGHTBYTES                       _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ASIZE_SIXTEENBYTES                     _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ASIZE_THIRTYTWOBYTES                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ASIZE_SIXTYFOURBYTES                   _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                       _MK_ENUM_CONST(7)

#define MSELECT2MC_AXI_A_ABURST_SHIFT                   _MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_FIELD                   _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ABURST_SHIFT)
#define MSELECT2MC_AXI_A_ABURST_RANGE                   _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_ROW                     0
#define MSELECT2MC_AXI_A_ABURST_FIXED                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ABURST_INCR                    _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ABURST_WRAP                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ABURST_RSVD                    _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ALOCK_SHIFT                    _MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ALOCK_SHIFT)
#define MSELECT2MC_AXI_A_ALOCK_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_ROW                      0
#define MSELECT2MC_AXI_A_ALOCK_NORMAL                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALOCK_EXCLUSIVE                        _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALOCK_LOCKED                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALOCK_RSVD                     _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ACACHE_SHIFT                   _MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_FIELD                   _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ACACHE_SHIFT)
#define MSELECT2MC_AXI_A_ACACHE_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_ROW                     0
#define MSELECT2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                      _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ACACHE_BUFFERABLE                      _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                      _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                       _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                   _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                      _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                       _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                  _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_APROT_SHIFT                    _MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_APROT_SHIFT)
#define MSELECT2MC_AXI_A_APROT_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_ROW                      0
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_NORMAL                       _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_NORMAL                       _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(7)


// Packet MSELECT2MC_AXI_W
#define MSELECT2MC_AXI_W_SIZE 86

#define MSELECT2MC_AXI_W_WDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_W_WDATA_SHIFT)
#define MSELECT2MC_AXI_W_WDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_ROW                      0

#define MSELECT2MC_AXI_W_WID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_W_WID_SHIFT)
#define MSELECT2MC_AXI_W_WID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_ROW                        0

#define MSELECT2MC_AXI_W_WSTRB_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_FIELD                    _MK_FIELD_CONST(0xff, MSELECT2MC_AXI_W_WSTRB_SHIFT)
#define MSELECT2MC_AXI_W_WSTRB_RANGE                    _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_ROW                      0

#define MSELECT2MC_AXI_W_WLAST_SHIFT                    _MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_W_WLAST_SHIFT)
#define MSELECT2MC_AXI_W_WLAST_RANGE                    _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_ROW                      0
#define MSELECT2MC_AXI_W_WLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_W_WLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_B
#define MSELECT2MC_AXI_B_SIZE 15

#define MSELECT2MC_AXI_B_BID_SHIFT                      _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_B_BID_SHIFT)
#define MSELECT2MC_AXI_B_BID_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_ROW                        0

#define MSELECT2MC_AXI_B_BRESP_SHIFT                    _MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_B_BRESP_SHIFT)
#define MSELECT2MC_AXI_B_BRESP_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_ROW                      0
#define MSELECT2MC_AXI_B_BRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_B_BRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_B_BRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_B_BRESP_DECERR                   _MK_ENUM_CONST(3)


// Packet MSELECT2MC_AXI_R
#define MSELECT2MC_AXI_R_SIZE 80

#define MSELECT2MC_AXI_R_RDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_R_RDATA_SHIFT)
#define MSELECT2MC_AXI_R_RDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_ROW                      0

#define MSELECT2MC_AXI_R_RID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_R_RID_SHIFT)
#define MSELECT2MC_AXI_R_RID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_ROW                        0

#define MSELECT2MC_AXI_R_RRESP_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_R_RRESP_SHIFT)
#define MSELECT2MC_AXI_R_RRESP_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_ROW                      0
#define MSELECT2MC_AXI_R_RRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_R_RRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_R_RRESP_DECERR                   _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_R_RLAST_SHIFT                    _MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_R_RLAST_SHIFT)
#define MSELECT2MC_AXI_R_RLAST_RANGE                    _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_ROW                      0
#define MSELECT2MC_AXI_R_RLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_A
#define AXI2MC_AXI_A_SIZE 63

#define AXI2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_A_AADDR_SHIFT)
#define AXI2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_ROW                  0

#define AXI2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_A_AID_SHIFT)
#define AXI2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_ROW                    0

#define AXI2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ALEN_SHIFT)
#define AXI2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_ROW                   0
#define AXI2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define AXI2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define AXI2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define AXI2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define AXI2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_ASIZE_SHIFT)
#define AXI2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_ROW                  0
#define AXI2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define AXI2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ABURST_SHIFT)
#define AXI2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_ROW                 0
#define AXI2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ALOCK_SHIFT)
#define AXI2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_ROW                  0
#define AXI2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ACACHE_SHIFT)
#define AXI2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_ROW                 0
#define AXI2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_APROT_SHIFT)
#define AXI2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_ROW                  0
#define AXI2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet AXI2MC_AXI_W
#define AXI2MC_AXI_W_SIZE 302

#define AXI2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WDATA_SHIFT)
#define AXI2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_ROW                  0

#define AXI2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_W_WID_SHIFT)
#define AXI2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_ROW                    0

#define AXI2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WSTRB_SHIFT)
#define AXI2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(300):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_ROW                  0

#define AXI2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_W_WLAST_SHIFT)
#define AXI2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(301):_MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_ROW                  0
#define AXI2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_B
#define AXI2MC_AXI_B_SIZE 15

#define AXI2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_B_BID_SHIFT)
#define AXI2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_ROW                    0

#define AXI2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_B_BRESP_SHIFT)
#define AXI2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_ROW                  0
#define AXI2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet AXI2MC_AXI_R
#define AXI2MC_AXI_R_SIZE 272

#define AXI2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_R_RDATA_SHIFT)
#define AXI2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_ROW                  0

#define AXI2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_R_RID_SHIFT)
#define AXI2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_ROW                    0

#define AXI2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_R_RRESP_SHIFT)
#define AXI2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(270):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_ROW                  0
#define AXI2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define AXI2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_R_RLAST_SHIFT)
#define AXI2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_ROW                  0
#define AXI2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MC_AXI_RWREQ
#define MC_AXI_RWREQ_SIZE 115

#define MC_AXI_RWREQ_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_AADDR_SHIFT)
#define MC_AXI_RWREQ_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_ROW                  0

#define MC_AXI_RWREQ_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_FIELD                  _MK_FIELD_CONST(0x1fff, MC_AXI_RWREQ_AID_SHIFT)
#define MC_AXI_RWREQ_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_ROW                    0

#define MC_AXI_RWREQ_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_FIELD                 _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ALEN_SHIFT)
#define MC_AXI_RWREQ_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_ROW                   0

#define MC_AXI_RWREQ_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_ROW                  2

#define MC_AXI_RWREQ_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_FIELD                       _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ABURST_SHIFT)
#define MC_AXI_RWREQ_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_ROW                 0
#define MC_AXI_RWREQ_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define MC_AXI_RWREQ_ABURST_INCR                        _MK_ENUM_CONST(1)
#define MC_AXI_RWREQ_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define MC_AXI_RWREQ_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define MC_AXI_RWREQ_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ALOCK_SHIFT)
#define MC_AXI_RWREQ_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_ROW                  0

#define MC_AXI_RWREQ_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACACHE_SHIFT)
#define MC_AXI_RWREQ_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_ROW                 0

#define MC_AXI_RWREQ_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_APROT_SHIFT)
#define MC_AXI_RWREQ_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_ROW                  0

#define MC_AXI_RWREQ_ASB_SHIFT                  _MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_FIELD                  _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ASB_SHIFT)
#define MC_AXI_RWREQ_ASB_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_ROW                    0

#define MC_AXI_RWREQ_ARW_SHIFT                  _MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_FIELD                  _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ARW_SHIFT)
#define MC_AXI_RWREQ_ARW_RANGE                  _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_ROW                    0

#define MC_AXI_RWREQ_ACT_AADDR_SHIFT                    _MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_ACT_AADDR_SHIFT)
#define MC_AXI_RWREQ_ACT_AADDR_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_ROW                      0

#define MC_AXI_RWREQ_ACT_ALEN_SHIFT                     _MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACT_ALEN_SHIFT)
#define MC_AXI_RWREQ_ACT_ALEN_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_ROW                       0

#define MC_AXI_RWREQ_ACT_ASIZE_SHIFT                    _MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ACT_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ACT_ASIZE_RANGE                    _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_ROW                      0

#define MC_AXI_RWREQ_DOUBLEREQ_SHIFT                    _MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_FIELD                    _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_DOUBLEREQ_SHIFT)
#define MC_AXI_RWREQ_DOUBLEREQ_RANGE                    _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_ROW                      0

#define MC_AXI_RWREQ_ILLEGALACC_SHIFT                   _MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_FIELD                   _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ILLEGALACC_SHIFT)
#define MC_AXI_RWREQ_ILLEGALACC_RANGE                   _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_ROW                     0

#define MC_AXI_RWREQ_TAG_SHIFT                  _MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_FIELD                  _MK_FIELD_CONST(0xff, MC_AXI_RWREQ_TAG_SHIFT)
#define MC_AXI_RWREQ_TAG_RANGE                  _MK_SHIFT_CONST(114):_MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_ROW                    0


// Packet CSR_C2MC_CLKEN
#define CSR_C2MC_CLKEN_SIZE 1

#define CSR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSR_C2MC_CLKEN_CLKEN_SHIFT)
#define CSR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSR_C2MC_RESET
#define CSR_C2MC_RESET_SIZE 1

#define CSR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_RESET_RSTN_SHIFT)
#define CSR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_ROW                 0


// Packet CSR_C2MC_REQ
#define CSR_C2MC_REQ_SIZE 34

#define CSR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ_ADR_SHIFT)
#define CSR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_ROW                    0

#define CSR_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_SWID_SHIFT)
#define CSR_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_ROW                   0

#define CSR_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_VPR_SHIFT)
#define CSR_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_ROW                    0


// Packet CSR_C2MC_REQ2
#define CSR_C2MC_REQ2_SIZE 42

#define CSR_C2MC_REQ2_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ2_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ2_ADR_SHIFT)
#define CSR_C2MC_REQ2_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ2_ADR_ROW                   0

#define CSR_C2MC_REQ2_ADRH_SHIFT                        _MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ2_ADRH_FIELD                        _MK_FIELD_CONST(0x3, CSR_C2MC_REQ2_ADRH_SHIFT)
#define CSR_C2MC_REQ2_ADRH_RANGE                        _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ2_ADRH_ROW                  0

#define CSR_C2MC_REQ2_CSIZE_SHIFT                       _MK_SHIFT_CONST(34)
#define CSR_C2MC_REQ2_CSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSR_C2MC_REQ2_CSIZE_SHIFT)
#define CSR_C2MC_REQ2_CSIZE_RANGE                       _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(34)
#define CSR_C2MC_REQ2_CSIZE_ROW                 0

#define CSR_C2MC_REQ2_ADR1_SHIFT                        _MK_SHIFT_CONST(36)
#define CSR_C2MC_REQ2_ADR1_FIELD                        _MK_FIELD_CONST(0x7, CSR_C2MC_REQ2_ADR1_SHIFT)
#define CSR_C2MC_REQ2_ADR1_RANGE                        _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(36)
#define CSR_C2MC_REQ2_ADR1_ROW                  0

#define CSR_C2MC_REQ2_SWID_SHIFT                        _MK_SHIFT_CONST(39)
#define CSR_C2MC_REQ2_SWID_FIELD                        _MK_FIELD_CONST(0x3, CSR_C2MC_REQ2_SWID_SHIFT)
#define CSR_C2MC_REQ2_SWID_RANGE                        _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(39)
#define CSR_C2MC_REQ2_SWID_ROW                  0

#define CSR_C2MC_REQ2_VPR_SHIFT                 _MK_SHIFT_CONST(41)
#define CSR_C2MC_REQ2_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_VPR_SHIFT)
#define CSR_C2MC_REQ2_VPR_RANGE                 _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(41)
#define CSR_C2MC_REQ2_VPR_ROW                   0


// Packet CSR_C2MC_SIZE
#define CSR_C2MC_SIZE_SIZE 1

#define CSR_C2MC_SIZE_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_SIZE_SIZE_SHIFT)
#define CSR_C2MC_SIZE_SIZE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_ROW                  0


// Packet CSR_C2MC_SECURE
#define CSR_C2MC_SECURE_SIZE 1

#define CSR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSR_C2MC_SECURE_SECURE_SHIFT)
#define CSR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_ROW                      0


// Packet CSR_C2MC_TAG
#define CSR_C2MC_TAG_SIZE 8

#define CSR_C2MC_TAG_TAG_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_FIELD                  _MK_FIELD_CONST(0xff, CSR_C2MC_TAG_TAG_SHIFT)
#define CSR_C2MC_TAG_TAG_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_ROW                    0


// Packet CSR_C2MC_BP_REQ
#define CSR_C2MC_BP_REQ_SIZE 50

#define CSR_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0x3, CSR_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSR_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSR_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(34)
#define CSR_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSR_C2MC_BP_REQ_PITCH_SHIFT)
#define CSR_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(34)
#define CSR_C2MC_BP_REQ_PITCH_ROW                       0


// Packet CSR_C2MC_ADRXY
#define CSR_C2MC_ADRXY_SIZE 30

#define CSR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSR_C2MC_ADRXY_OFFX_SHIFT)
#define CSR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_ROW                 0

#define CSR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSR_C2MC_ADRXY_OFFY_SHIFT)
#define CSR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSR_C2MC_TILE
#define CSR_C2MC_TILE_SIZE 36

#define CSR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CSR_C2MC_TILE_LINADR_SHIFT)
#define CSR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_ROW                        0

#define CSR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CSR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_TMODE_SHIFT)
#define CSR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CSR_C2MC_TILE_TMODE_ROW                 0
#define CSR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CSR_C2MC_TILE_VPR_SHIFT                 _MK_SHIFT_CONST(35)
#define CSR_C2MC_TILE_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_VPR_SHIFT)
#define CSR_C2MC_TILE_VPR_RANGE                 _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define CSR_C2MC_TILE_VPR_ROW                   0


// Packet CSR_C2MC_RDI
#define CSR_C2MC_RDI_SIZE 257

#define CSR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI_RDI_SHIFT)
#define CSR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_ROW                    0

#define CSR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_RDI_RVPR_SHIFT)
#define CSR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_ROW                   0


// Packet CSR_C2MC_RDI2
#define CSR_C2MC_RDI2_SIZE 259

#define CSR_C2MC_RDI2_RDI_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI2_RDI_FIELD                 _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI2_RDI_SHIFT)
#define CSR_C2MC_RDI2_RDI_RANGE                 _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI2_RDI_ROW                   0

#define CSR_C2MC_RDI2_RSIZE_SHIFT                       _MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI2_RSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSR_C2MC_RDI2_RSIZE_SHIFT)
#define CSR_C2MC_RDI2_RSIZE_RANGE                       _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI2_RSIZE_ROW                 0

#define CSR_C2MC_RDI2_RVPR_SHIFT                        _MK_SHIFT_CONST(258)
#define CSR_C2MC_RDI2_RVPR_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_RDI2_RVPR_SHIFT)
#define CSR_C2MC_RDI2_RVPR_RANGE                        _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CSR_C2MC_RDI2_RVPR_ROW                  0


// Packet CSR_C2MC_HP
#define CSR_C2MC_HP_SIZE 38

#define CSR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_HP_HPTH_SHIFT)
#define CSR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_ROW                    0

#define CSR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CSR_C2MC_HP_HPTM_SHIFT)
#define CSR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_ROW                    0


// Packet CSR_C2MC_HYST
#define CSR_C2MC_HYST_SIZE 32

#define CSR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CSR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TM_SHIFT)
#define CSR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_ROW                      0

#define CSR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TH_SHIFT)
#define CSR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_ROW                      0

#define CSR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CSR_C2MC_HYST_HYST_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_ROW                       0

#define CSR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CSR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CSR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_HYST_HYST_EN_SHIFT)
#define CSR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CSW_C2MC_CLKEN
#define CSW_C2MC_CLKEN_SIZE 1

#define CSW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSW_C2MC_CLKEN_CLKEN_SHIFT)
#define CSW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSW_C2MC_RESET
#define CSW_C2MC_RESET_SIZE 1

#define CSW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_RESET_RSTN_SHIFT)
#define CSW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_ROW                 0


// Packet CSW_C2MC_REQ
#define CSW_C2MC_REQ_SIZE 323

#define CSW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_ADR_SHIFT)
#define CSW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_ROW                    0

#define CSW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_BE_SHIFT)
#define CSW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_ROW                     0

#define CSW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_WDO_SHIFT)
#define CSW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_ROW                    0

#define CSW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_TAG_SHIFT)
#define CSW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_ROW                    0

#define CSW_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_SWID_SHIFT)
#define CSW_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_ROW                   0

#define CSW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_VPR_SHIFT)
#define CSW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(322):_MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_ROW                    0


// Packet CSW_C2MC_REQ2
#define CSW_C2MC_REQ2_SIZE 619

#define CSW_C2MC_REQ2_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ2_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_ADR_SHIFT)
#define CSW_C2MC_REQ2_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ2_ADR_ROW                   0

#define CSW_C2MC_REQ2_ADRH_SHIFT                        _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ2_ADRH_FIELD                        _MK_FIELD_CONST(0x3, CSW_C2MC_REQ2_ADRH_SHIFT)
#define CSW_C2MC_REQ2_ADRH_RANGE                        _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ2_ADRH_ROW                  0

#define CSW_C2MC_REQ2_BEL_SHIFT                 _MK_SHIFT_CONST(34)
#define CSW_C2MC_REQ2_BEL_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_BEL_SHIFT)
#define CSW_C2MC_REQ2_BEL_RANGE                 _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(34)
#define CSW_C2MC_REQ2_BEL_ROW                   0

#define CSW_C2MC_REQ2_BEH_SHIFT                 _MK_SHIFT_CONST(66)
#define CSW_C2MC_REQ2_BEH_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_BEH_SHIFT)
#define CSW_C2MC_REQ2_BEH_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define CSW_C2MC_REQ2_BEH_ROW                   0

#define CSW_C2MC_REQ2_WDOL_SHIFT                        _MK_SHIFT_CONST(98)
#define CSW_C2MC_REQ2_WDOL_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_WDOL_SHIFT)
#define CSW_C2MC_REQ2_WDOL_RANGE                        _MK_SHIFT_CONST(353):_MK_SHIFT_CONST(98)
#define CSW_C2MC_REQ2_WDOL_ROW                  0

#define CSW_C2MC_REQ2_WDOH_SHIFT                        _MK_SHIFT_CONST(354)
#define CSW_C2MC_REQ2_WDOH_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_WDOH_SHIFT)
#define CSW_C2MC_REQ2_WDOH_RANGE                        _MK_SHIFT_CONST(609):_MK_SHIFT_CONST(354)
#define CSW_C2MC_REQ2_WDOH_ROW                  0

#define CSW_C2MC_REQ2_TAG_SHIFT                 _MK_SHIFT_CONST(610)
#define CSW_C2MC_REQ2_TAG_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_TAG_SHIFT)
#define CSW_C2MC_REQ2_TAG_RANGE                 _MK_SHIFT_CONST(610):_MK_SHIFT_CONST(610)
#define CSW_C2MC_REQ2_TAG_ROW                   0

#define CSW_C2MC_REQ2_CSIZE_SHIFT                       _MK_SHIFT_CONST(611)
#define CSW_C2MC_REQ2_CSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSW_C2MC_REQ2_CSIZE_SHIFT)
#define CSW_C2MC_REQ2_CSIZE_RANGE                       _MK_SHIFT_CONST(612):_MK_SHIFT_CONST(611)
#define CSW_C2MC_REQ2_CSIZE_ROW                 0

#define CSW_C2MC_REQ2_ADR1_SHIFT                        _MK_SHIFT_CONST(613)
#define CSW_C2MC_REQ2_ADR1_FIELD                        _MK_FIELD_CONST(0x7, CSW_C2MC_REQ2_ADR1_SHIFT)
#define CSW_C2MC_REQ2_ADR1_RANGE                        _MK_SHIFT_CONST(615):_MK_SHIFT_CONST(613)
#define CSW_C2MC_REQ2_ADR1_ROW                  0

#define CSW_C2MC_REQ2_SWID_SHIFT                        _MK_SHIFT_CONST(616)
#define CSW_C2MC_REQ2_SWID_FIELD                        _MK_FIELD_CONST(0x3, CSW_C2MC_REQ2_SWID_SHIFT)
#define CSW_C2MC_REQ2_SWID_RANGE                        _MK_SHIFT_CONST(617):_MK_SHIFT_CONST(616)
#define CSW_C2MC_REQ2_SWID_ROW                  0

#define CSW_C2MC_REQ2_VPR_SHIFT                 _MK_SHIFT_CONST(618)
#define CSW_C2MC_REQ2_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_VPR_SHIFT)
#define CSW_C2MC_REQ2_VPR_RANGE                 _MK_SHIFT_CONST(618):_MK_SHIFT_CONST(618)
#define CSW_C2MC_REQ2_VPR_ROW                   0


// Packet CSW_C2MC_SECURE
#define CSW_C2MC_SECURE_SIZE 1

#define CSW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSW_C2MC_SECURE_SECURE_SHIFT)
#define CSW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_ROW                      0


// Packet CSW_C2MC_BP_REQ
#define CSW_C2MC_BP_REQ_SIZE 339

#define CSW_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0x3, CSW_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSW_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSW_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(34)
#define CSW_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSW_C2MC_BP_REQ_PITCH_SHIFT)
#define CSW_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(34)
#define CSW_C2MC_BP_REQ_PITCH_ROW                       0

#define CSW_C2MC_BP_REQ_BE_SHIFT                        _MK_SHIFT_CONST(50)
#define CSW_C2MC_BP_REQ_BE_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BE_SHIFT)
#define CSW_C2MC_BP_REQ_BE_RANGE                        _MK_SHIFT_CONST(81):_MK_SHIFT_CONST(50)
#define CSW_C2MC_BP_REQ_BE_ROW                  0

#define CSW_C2MC_BP_REQ_WDO_SHIFT                       _MK_SHIFT_CONST(82)
#define CSW_C2MC_BP_REQ_WDO_FIELD                       _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_WDO_SHIFT)
#define CSW_C2MC_BP_REQ_WDO_RANGE                       _MK_SHIFT_CONST(337):_MK_SHIFT_CONST(82)
#define CSW_C2MC_BP_REQ_WDO_ROW                 0

#define CSW_C2MC_BP_REQ_TAG_SHIFT                       _MK_SHIFT_CONST(338)
#define CSW_C2MC_BP_REQ_TAG_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_BP_REQ_TAG_SHIFT)
#define CSW_C2MC_BP_REQ_TAG_RANGE                       _MK_SHIFT_CONST(338):_MK_SHIFT_CONST(338)
#define CSW_C2MC_BP_REQ_TAG_ROW                 0


// Packet CSW_C2MC_ADRXY
#define CSW_C2MC_ADRXY_SIZE 30

#define CSW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSW_C2MC_ADRXY_OFFX_SHIFT)
#define CSW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_ROW                 0

#define CSW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSW_C2MC_ADRXY_OFFY_SHIFT)
#define CSW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSW_C2MC_TILE
#define CSW_C2MC_TILE_SIZE 35

#define CSW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CSW_C2MC_TILE_LINADR_SHIFT)
#define CSW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_ROW                        0

#define CSW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CSW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_TILE_TMODE_SHIFT)
#define CSW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CSW_C2MC_TILE_TMODE_ROW                 0
#define CSW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSW_C2MC_XDI
#define CSW_C2MC_XDI_SIZE 32

#define CSW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_XDI_XDI_SHIFT)
#define CSW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_ROW                    0


// Packet CSW_C2MC_HP
#define CSW_C2MC_HP_SIZE 32

#define CSW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HP_HPTH_SHIFT)
#define CSW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_ROW                    0


// Packet CSW_C2MC_WCOAL
#define CSW_C2MC_WCOAL_SIZE 32

#define CSW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CSW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CSW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CSW_C2MC_HYST
#define CSW_C2MC_HYST_SIZE 32

#define CSW_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HYST_HYST_SHIFT)
#define CSW_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_ROW                  0


// Packet CBR_C2MC_CLKEN
#define CBR_C2MC_CLKEN_SIZE 1

#define CBR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBR_C2MC_CLKEN_CLKEN_SHIFT)
#define CBR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBR_C2MC_RESET
#define CBR_C2MC_RESET_SIZE 1

#define CBR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RESET_RSTN_SHIFT)
#define CBR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_ROW                 0


// Packet CBR_C2MC_REQP
#define CBR_C2MC_REQP_SIZE 264

#define CBR_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADR_SHIFT)
#define CBR_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_ROW                   0

#define CBR_C2MC_REQP_ADRU_SHIFT                        _MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRU_SHIFT)
#define CBR_C2MC_REQP_ADRU_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_ROW                  0

#define CBR_C2MC_REQP_ADRV_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRV_SHIFT)
#define CBR_C2MC_REQP_ADRV_RANGE                        _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_ROW                  0

#define CBR_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LS_SHIFT)
#define CBR_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_ROW                    0

#define CBR_C2MC_REQP_LSUV_SHIFT                        _MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LSUV_SHIFT)
#define CBR_C2MC_REQP_LSUV_RANGE                        _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_ROW                  0

#define CBR_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_HS_SHIFT)
#define CBR_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_ROW                    0

#define CBR_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_VS_SHIFT)
#define CBR_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_ROW                    0

#define CBR_C2MC_REQP_DL_SHIFT                  _MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_DL_SHIFT)
#define CBR_C2MC_REQP_DL_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_ROW                    0

#define CBR_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_HD_SHIFT)
#define CBR_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_ROW                    0

#define CBR_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VD_SHIFT)
#define CBR_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_ROW                    0

#define CBR_C2MC_REQP_VX2_SHIFT                 _MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VX2_SHIFT)
#define CBR_C2MC_REQP_VX2_RANGE                 _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_ROW                   0

#define CBR_C2MC_REQP_LP_SHIFT                  _MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_LP_SHIFT)
#define CBR_C2MC_REQP_LP_RANGE                  _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_ROW                    0

#define CBR_C2MC_REQP_YUV_SHIFT                 _MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_REQP_YUV_SHIFT)
#define CBR_C2MC_REQP_YUV_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_ROW                   0

#define CBR_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VPR_SHIFT)
#define CBR_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_ROW                   0


// Packet CBR_C2MC_SECURE
#define CBR_C2MC_SECURE_SIZE 1

#define CBR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_SECURE_SECURE_SHIFT)
#define CBR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_ROW                      0


// Packet CBR_C2MC_ADRXY
#define CBR_C2MC_ADRXY_SIZE 44

#define CBR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_ADRXY_OFFX_SHIFT)
#define CBR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_ROW                 0

#define CBR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFY_SHIFT)
#define CBR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_ROW                 0

#define CBR_C2MC_ADRXY_OFFYUV_SHIFT                     _MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_FIELD                     _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFYUV_SHIFT)
#define CBR_C2MC_ADRXY_OFFYUV_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_ROW                       0


// Packet CBR_C2MC_TILE
#define CBR_C2MC_TILE_SIZE 104

#define CBR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADR_SHIFT)
#define CBR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_ROW                        0

#define CBR_C2MC_TILE_LINADRU_SHIFT                     _MK_SHIFT_CONST(34)
#define CBR_C2MC_TILE_LINADRU_FIELD                     _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADRU_SHIFT)
#define CBR_C2MC_TILE_LINADRU_RANGE                     _MK_SHIFT_CONST(67):_MK_SHIFT_CONST(34)
#define CBR_C2MC_TILE_LINADRU_ROW                       0

#define CBR_C2MC_TILE_LINADRV_SHIFT                     _MK_SHIFT_CONST(68)
#define CBR_C2MC_TILE_LINADRV_FIELD                     _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADRV_SHIFT)
#define CBR_C2MC_TILE_LINADRV_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(68)
#define CBR_C2MC_TILE_LINADRV_ROW                       0

#define CBR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(102)
#define CBR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODE_SHIFT)
#define CBR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(102)
#define CBR_C2MC_TILE_TMODE_ROW                 0
#define CBR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CBR_C2MC_TILE_TMODEUV_SHIFT                     _MK_SHIFT_CONST(103)
#define CBR_C2MC_TILE_TMODEUV_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODEUV_SHIFT)
#define CBR_C2MC_TILE_TMODEUV_RANGE                     _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CBR_C2MC_TILE_TMODEUV_ROW                       0
#define CBR_C2MC_TILE_TMODEUV_LINEAR                    _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODEUV_TILED                     _MK_ENUM_CONST(1)


// Packet CBR_C2MC_RDYP
#define CBR_C2MC_RDYP_SIZE 1

#define CBR_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_RDYP_RDYP_SHIFT)
#define CBR_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_ROW                  0


// Packet CBR_C2MC_OUTSTD
#define CBR_C2MC_OUTSTD_SIZE 1

#define CBR_C2MC_OUTSTD_OUTSTD_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_OUTSTD_OUTSTD_SHIFT)
#define CBR_C2MC_OUTSTD_OUTSTD_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_ROW                      0


// Packet CBR_C2MC_STOP
#define CBR_C2MC_STOP_SIZE 1

#define CBR_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_STOP_STOP_SHIFT)
#define CBR_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_ROW                  0


// Packet CBR_C2MC_RDI
#define CBR_C2MC_RDI_SIZE 263

#define CBR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_RDI_RDI_SHIFT)
#define CBR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_ROW                    0

#define CBR_C2MC_RDI_RDILST_SHIFT                       _MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RDILST_SHIFT)
#define CBR_C2MC_RDI_RDILST_RANGE                       _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_ROW                 0

#define CBR_C2MC_RDI_RDINB_SHIFT                        _MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_FIELD                        _MK_FIELD_CONST(0x1f, CBR_C2MC_RDI_RDINB_SHIFT)
#define CBR_C2MC_RDI_RDINB_RANGE                        _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_ROW                  0

#define CBR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RVPR_SHIFT)
#define CBR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_ROW                   0


// Packet CBR_C2MC_DOREQ
#define CBR_C2MC_DOREQ_SIZE 65

#define CBR_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_ADR_SHIFT)
#define CBR_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_ROW                  0

#define CBR_C2MC_DOREQ_LS_SHIFT                 _MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_LS_SHIFT)
#define CBR_C2MC_DOREQ_LS_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_ROW                   0

#define CBR_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_DOREQ_VPR_SHIFT)
#define CBR_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_ROW                  0


// Packet CBR_C2MC_HP
#define CBR_C2MC_HP_SIZE 71

#define CBR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_HP_HPTH_SHIFT)
#define CBR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_ROW                    0

#define CBR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CBR_C2MC_HP_HPTM_SHIFT)
#define CBR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_ROW                    0

#define CBR_C2MC_HP_HPSOF_SHIFT                 _MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_HP_HPSOF_SHIFT)
#define CBR_C2MC_HP_HPSOF_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_ROW                   0

#define CBR_C2MC_HP_HPCPW_SHIFT                 _MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_FIELD                 _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCPW_SHIFT)
#define CBR_C2MC_HP_HPCPW_RANGE                 _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_ROW                   0

#define CBR_C2MC_HP_HPCBNPW_SHIFT                       _MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCBNPW_SHIFT)
#define CBR_C2MC_HP_HPCBNPW_RANGE                       _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_ROW                 0


// Packet CBR_C2MC_HYST
#define CBR_C2MC_HYST_SIZE 32

#define CBR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TM_SHIFT)
#define CBR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_ROW                      0

#define CBR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TH_SHIFT)
#define CBR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_ROW                      0

#define CBR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CBR_C2MC_HYST_HYST_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_ROW                       0

#define CBR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_HYST_HYST_EN_SHIFT)
#define CBR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CBW_C2MC_CLKEN
#define CBW_C2MC_CLKEN_SIZE 1

#define CBW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBW_C2MC_CLKEN_CLKEN_SHIFT)
#define CBW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBW_C2MC_RESET
#define CBW_C2MC_RESET_SIZE 1

#define CBW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_RESET_RSTN_SHIFT)
#define CBW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_ROW                 0


// Packet CBW_C2MC_REQP
#define CBW_C2MC_REQP_SIZE 135

#define CBW_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_ADR_SHIFT)
#define CBW_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_ROW                   0

#define CBW_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_LS_SHIFT)
#define CBW_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_ROW                    0

#define CBW_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_HS_SHIFT)
#define CBW_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_ROW                    0

#define CBW_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_VS_SHIFT)
#define CBW_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_ROW                    0

#define CBW_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_HD_SHIFT)
#define CBW_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(128):_MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_ROW                    0

#define CBW_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VD_SHIFT)
#define CBW_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_ROW                    0

#define CBW_C2MC_REQP_BPP_SHIFT                 _MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_FIELD                 _MK_FIELD_CONST(0x3, CBW_C2MC_REQP_BPP_SHIFT)
#define CBW_C2MC_REQP_BPP_RANGE                 _MK_SHIFT_CONST(131):_MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_ROW                   0

#define CBW_C2MC_REQP_XY_SHIFT                  _MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_XY_SHIFT)
#define CBW_C2MC_REQP_XY_RANGE                  _MK_SHIFT_CONST(132):_MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_ROW                    0

#define CBW_C2MC_REQP_PK_SHIFT                  _MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_PK_SHIFT)
#define CBW_C2MC_REQP_PK_RANGE                  _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_ROW                    0

#define CBW_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VPR_SHIFT)
#define CBW_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(134):_MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_ROW                   0


// Packet CBW_C2MC_SECURE
#define CBW_C2MC_SECURE_SIZE 1

#define CBW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBW_C2MC_SECURE_SECURE_SHIFT)
#define CBW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_ROW                      0


// Packet CBW_C2MC_ADRXY
#define CBW_C2MC_ADRXY_SIZE 30

#define CBW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBW_C2MC_ADRXY_OFFX_SHIFT)
#define CBW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_ROW                 0

#define CBW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBW_C2MC_ADRXY_OFFY_SHIFT)
#define CBW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CBW_C2MC_TILE
#define CBW_C2MC_TILE_SIZE 35

#define CBW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CBW_C2MC_TILE_LINADR_SHIFT)
#define CBW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_ROW                        0

#define CBW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CBW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_TILE_TMODE_SHIFT)
#define CBW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CBW_C2MC_TILE_TMODE_ROW                 0
#define CBW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CBW_C2MC_RDYP
#define CBW_C2MC_RDYP_SIZE 1

#define CBW_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_RDYP_RDYP_SHIFT)
#define CBW_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_ROW                  0


// Packet CBW_C2MC_STOP
#define CBW_C2MC_STOP_SIZE 1

#define CBW_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_STOP_STOP_SHIFT)
#define CBW_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_ROW                  0


// Packet CBW_C2MC_XDI
#define CBW_C2MC_XDI_SIZE 1

#define CBW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_XDI_XDI_SHIFT)
#define CBW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_ROW                    0


// Packet CBW_C2MC_DOREQ
#define CBW_C2MC_DOREQ_SIZE 322

#define CBW_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_ADR_SHIFT)
#define CBW_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_ROW                  0

#define CBW_C2MC_DOREQ_BE_SHIFT                 _MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_BE_SHIFT)
#define CBW_C2MC_DOREQ_BE_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_ROW                   0

#define CBW_C2MC_DOREQ_WDO_SHIFT                        _MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_WDO_SHIFT)
#define CBW_C2MC_DOREQ_WDO_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_ROW                  0

#define CBW_C2MC_DOREQ_TAG_SHIFT                        _MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_TAG_SHIFT)
#define CBW_C2MC_DOREQ_TAG_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_ROW                  0

#define CBW_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_VPR_SHIFT)
#define CBW_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_ROW                  0


// Packet CBW_C2MC_HP
#define CBW_C2MC_HP_SIZE 32

#define CBW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_HP_HPTH_SHIFT)
#define CBW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_ROW                    0


// Packet CBW_C2MC_WCOAL
#define CBW_C2MC_WCOAL_SIZE 32

#define CBW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CBW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CBW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CBW_C2MC_HYST
#define CBW_C2MC_HYST_SIZE 32

#define CBW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CBW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBW_C2MC_HYST_HYST_EN_SHIFT)
#define CBW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_ROW                       0


// Packet CCR_C2MC_CLKEN
#define CCR_C2MC_CLKEN_SIZE 1

#define CCR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCR_C2MC_CLKEN_CLKEN_SHIFT)
#define CCR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCR_C2MC_RESET
#define CCR_C2MC_RESET_SIZE 1

#define CCR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCR_C2MC_RESET_RSTN_SHIFT)
#define CCR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_ROW                 0


// Packet CCR_C2MC_REQ
#define CCR_C2MC_REQ_SIZE 101

#define CCR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_ADR_SHIFT)
#define CCR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_ROW                    0

#define CCR_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_LS_SHIFT)
#define CCR_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_ROW                     0

#define CCR_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_HINC_SHIFT)
#define CCR_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_ROW                   0

#define CCR_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCR_C2MC_REQ_ACMD_SHIFT)
#define CCR_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_ROW                   0

#define CCR_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_LN_SHIFT)
#define CCR_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_ROW                     0

#define CCR_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_HD_SHIFT)
#define CCR_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_ROW                     0

#define CCR_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_VD_SHIFT)
#define CCR_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_ROW                     0


// Packet CCR_C2MC_SECURE
#define CCR_C2MC_SECURE_SIZE 1

#define CCR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCR_C2MC_SECURE_SECURE_SHIFT)
#define CCR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_ROW                      0


// Packet CCR_C2MC_RDI
#define CCR_C2MC_RDI_SIZE 256

#define CCR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_RDI_RDI_SHIFT)
#define CCR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_ROW                    0


// Packet CCR_C2MC_HP
#define CCR_C2MC_HP_SIZE 38

#define CCR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HP_HPTH_SHIFT)
#define CCR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_ROW                    0

#define CCR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CCR_C2MC_HP_HPTM_SHIFT)
#define CCR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_ROW                    0


// Packet CCR_C2MC_HYST
#define CCR_C2MC_HYST_SIZE 32

#define CCR_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HYST_HYST_SHIFT)
#define CCR_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_ROW                  0


// Packet CCW_C2MC_CLKEN
#define CCW_C2MC_CLKEN_SIZE 1

#define CCW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCW_C2MC_CLKEN_CLKEN_SHIFT)
#define CCW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCW_C2MC_RESET
#define CCW_C2MC_RESET_SIZE 1

#define CCW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_RESET_RSTN_SHIFT)
#define CCW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_ROW                 0


// Packet CCW_C2MC_REQ
#define CCW_C2MC_REQ_SIZE 418

#define CCW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_ADR_SHIFT)
#define CCW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_ROW                    0

#define CCW_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_LS_SHIFT)
#define CCW_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_ROW                     0

#define CCW_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_HINC_SHIFT)
#define CCW_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_ROW                   0

#define CCW_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_ACMD_SHIFT)
#define CCW_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_ROW                   0

#define CCW_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_LN_SHIFT)
#define CCW_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_ROW                     0

#define CCW_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_HD_SHIFT)
#define CCW_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_ROW                     0

#define CCW_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VD_SHIFT)
#define CCW_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_ROW                     0

#define CCW_C2MC_REQ_BPP_SHIFT                  _MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_FIELD                  _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_BPP_SHIFT)
#define CCW_C2MC_REQ_BPP_RANGE                  _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_ROW                    0

#define CCW_C2MC_REQ_XY_SHIFT                   _MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_XY_SHIFT)
#define CCW_C2MC_REQ_XY_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_ROW                     0

#define CCW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_BE_SHIFT)
#define CCW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_ROW                     0

#define CCW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_WDO_SHIFT)
#define CCW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_ROW                    0

#define CCW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_TAG_SHIFT)
#define CCW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(416):_MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_ROW                    0

#define CCW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VPR_SHIFT)
#define CCW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(417):_MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_ROW                    0


// Packet CCW_C2MC_SECURE
#define CCW_C2MC_SECURE_SIZE 1

#define CCW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCW_C2MC_SECURE_SECURE_SHIFT)
#define CCW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_ROW                      0


// Packet CCW_C2MC_ADRXY
#define CCW_C2MC_ADRXY_SIZE 30

#define CCW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CCW_C2MC_ADRXY_OFFX_SHIFT)
#define CCW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_ROW                 0

#define CCW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CCW_C2MC_ADRXY_OFFY_SHIFT)
#define CCW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CCW_C2MC_TILE
#define CCW_C2MC_TILE_SIZE 35

#define CCW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CCW_C2MC_TILE_LINADR_SHIFT)
#define CCW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_ROW                        0

#define CCW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CCW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_TILE_TMODE_SHIFT)
#define CCW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CCW_C2MC_TILE_TMODE_ROW                 0
#define CCW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CCW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CCW_C2MC_XDI
#define CCW_C2MC_XDI_SIZE 1

#define CCW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_XDI_XDI_SHIFT)
#define CCW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_ROW                    0


// Packet CCW_C2MC_HP
#define CCW_C2MC_HP_SIZE 32

#define CCW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_HP_HPTH_SHIFT)
#define CCW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_ROW                    0


// Packet CCW_C2MC_WCOAL
#define CCW_C2MC_WCOAL_SIZE 32

#define CCW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CCW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CCW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CCW_C2MC_HYST
#define CCW_C2MC_HYST_SIZE 32

#define CCW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CCW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CCW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CCW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CCW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CCW_C2MC_HYST_HYST_EN_SHIFT)
#define CCW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_ROW                       0


// Packet SC_MCCIF_ASYNC
#define SC_MCCIF_ASYNC_SIZE 4

#define SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT                        _MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT                        _MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT                        _MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_ROW                  0

#define SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT                        _MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_ROW                  0


// Packet SMMU_PTE
#define SMMU_PTE_SIZE 32

#define SMMU_PTE_PA_SHIFT                       _MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_FIELD                       _MK_FIELD_CONST(0x3fffff, SMMU_PTE_PA_SHIFT)
#define SMMU_PTE_PA_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_ROW                 0

#define SMMU_PTE_RESERVED_SHIFT                 _MK_SHIFT_CONST(22)
#define SMMU_PTE_RESERVED_FIELD                 _MK_FIELD_CONST(0x3f, SMMU_PTE_RESERVED_SHIFT)
#define SMMU_PTE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define SMMU_PTE_RESERVED_ROW                   0

#define SMMU_PTE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PTE_NONSECURE_SHIFT)
#define SMMU_PTE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_ROW                  0

#define SMMU_PTE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_WRITABLE_SHIFT)
#define SMMU_PTE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_ROW                   0

#define SMMU_PTE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_READABLE_SHIFT)
#define SMMU_PTE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_ROW                   0


// Packet SMMU_PDE
#define SMMU_PDE_SIZE 32

#define SMMU_PDE_PTE_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_FIELD                 _MK_FIELD_CONST(0x3fffff, SMMU_PDE_PTE_BASE_SHIFT)
#define SMMU_PDE_PTE_BASE_RANGE                 _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_ROW                   0

#define SMMU_PDE_PA_SHIFT                       _MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_FIELD                       _MK_FIELD_CONST(0xfff, SMMU_PDE_PA_SHIFT)
#define SMMU_PDE_PA_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_ROW                 0

#define SMMU_PDE_RESERVED_SHIFT                 _MK_SHIFT_CONST(22)
#define SMMU_PDE_RESERVED_FIELD                 _MK_FIELD_CONST(0x3f, SMMU_PDE_RESERVED_SHIFT)
#define SMMU_PDE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define SMMU_PDE_RESERVED_ROW                   0

#define SMMU_PDE_NEXT_SHIFT                     _MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_FIELD                     _MK_FIELD_CONST(0x1, SMMU_PDE_NEXT_SHIFT)
#define SMMU_PDE_NEXT_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_ROW                       0

#define SMMU_PDE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PDE_NONSECURE_SHIFT)
#define SMMU_PDE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_ROW                  0

#define SMMU_PDE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_WRITABLE_SHIFT)
#define SMMU_PDE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_ROW                   0

#define SMMU_PDE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_READABLE_SHIFT)
#define SMMU_PDE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_ROW                   0


// Packet SMMU_HW_PTE
#define SMMU_HW_PTE_SIZE 25

#define SMMU_HW_PTE_PA_SHIFT                    _MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_FIELD                    _MK_FIELD_CONST(0x3fffff, SMMU_HW_PTE_PA_SHIFT)
#define SMMU_HW_PTE_PA_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_ROW                      0

#define SMMU_HW_PTE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PTE_NONSECURE_SHIFT)
#define SMMU_HW_PTE_NONSECURE_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_NONSECURE_ROW                       0

#define SMMU_HW_PTE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(23)
#define SMMU_HW_PTE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_WRITABLE_SHIFT)
#define SMMU_HW_PTE_WRITABLE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define SMMU_HW_PTE_WRITABLE_ROW                        0

#define SMMU_HW_PTE_READABLE_SHIFT                      _MK_SHIFT_CONST(24)
#define SMMU_HW_PTE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_READABLE_SHIFT)
#define SMMU_HW_PTE_READABLE_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define SMMU_HW_PTE_READABLE_ROW                        0


// Packet SMMU_HW_PDE
#define SMMU_HW_PDE_SIZE 26

#define SMMU_HW_PDE_PTE_BASE_SHIFT                      _MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_FIELD                      _MK_FIELD_CONST(0x3fffff, SMMU_HW_PDE_PTE_BASE_SHIFT)
#define SMMU_HW_PDE_PTE_BASE_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_ROW                        0

#define SMMU_HW_PDE_PA_SHIFT                    _MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_FIELD                    _MK_FIELD_CONST(0xfff, SMMU_HW_PDE_PA_SHIFT)
#define SMMU_HW_PDE_PA_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_ROW                      0

#define SMMU_HW_PDE_NEXT_SHIFT                  _MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_NEXT_FIELD                  _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NEXT_SHIFT)
#define SMMU_HW_PDE_NEXT_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_NEXT_ROW                    0

#define SMMU_HW_PDE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NONSECURE_SHIFT)
#define SMMU_HW_PDE_NONSECURE_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_NONSECURE_ROW                       0

#define SMMU_HW_PDE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(24)
#define SMMU_HW_PDE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_WRITABLE_SHIFT)
#define SMMU_HW_PDE_WRITABLE_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define SMMU_HW_PDE_WRITABLE_ROW                        0

#define SMMU_HW_PDE_READABLE_SHIFT                      _MK_SHIFT_CONST(25)
#define SMMU_HW_PDE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_READABLE_SHIFT)
#define SMMU_HW_PDE_READABLE_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define SMMU_HW_PDE_READABLE_ROW                        0


// Register MC_EMEM_BANK_SWIZZLE_CFG0_0
#define MC_EMEM_BANK_SWIZZLE_CFG0_0                     _MK_ADDR_CONST(0x9c0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_SECURE                      0x0
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_WORD_COUNT                  0x1
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_FIELD                       _MK_FIELD_CONST(0xffff, MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_SHIFT)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_RANGE                       15:0
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_WOFFSET                     0x0
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG0_0_EMEM_BANK_MASK0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)


// Register MC_EMEM_BANK_SWIZZLE_CFG1_0
#define MC_EMEM_BANK_SWIZZLE_CFG1_0                     _MK_ADDR_CONST(0x9c4)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_SECURE                      0x0
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_WORD_COUNT                  0x1
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_FIELD                       _MK_FIELD_CONST(0xffff, MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_SHIFT)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_RANGE                       15:0
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_WOFFSET                     0x0
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG1_0_EMEM_BANK_MASK1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)


// Register MC_EMEM_BANK_SWIZZLE_CFG2_0
#define MC_EMEM_BANK_SWIZZLE_CFG2_0                     _MK_ADDR_CONST(0x9c8)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_SECURE                      0x0
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_WORD_COUNT                  0x1
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_FIELD                       _MK_FIELD_CONST(0xffff, MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_SHIFT)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_RANGE                       15:0
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_WOFFSET                     0x0
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG2_0_EMEM_BANK_MASK2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)


// Register MC_EMEM_BANK_SWIZZLE_CFG3_0
#define MC_EMEM_BANK_SWIZZLE_CFG3_0                     _MK_ADDR_CONST(0x9cc)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_SECURE                      0x0
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_WORD_COUNT                  0x1
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_RESET_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_READ_MASK                   _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_WRITE_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_FIELD                     _MK_FIELD_CONST(0x7, MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_SHIFT)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_RANGE                     2:0
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_WOFFSET                   0x0
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_INIT_ENUM                 COL_NONE
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_COL_NONE                  _MK_ENUM_CONST(0)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_COL_1KB                   _MK_ENUM_CONST(1)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_COL_2KB                   _MK_ENUM_CONST(2)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_COL_2KB_OFFSET_2                  _MK_ENUM_CONST(3)
#define MC_EMEM_BANK_SWIZZLE_CFG3_0_EMEM_BANK_SWIZCOL_COL_2KB_OFFSET_4                  _MK_ENUM_CONST(4)


// Register MC_ERR_APB_ASID_UPDATE_STATUS_0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0                 _MK_ADDR_CONST(0x9d0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_SECURE                  0x0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_WORD_COUNT                      0x1
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x30000)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x30000)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x37f1f)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x30000)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_FIELD                  _MK_FIELD_CONST(0x1f, MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_SHIFT)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_RANGE                  4:0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_WOFFSET                        0x0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_SWID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_FIELD                  _MK_FIELD_CONST(0x7f, MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_SHIFT)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_RANGE                  14:8
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_WOFFSET                        0x0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_ASID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_SHIFT)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_RANGE                    16:16
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_WOFFSET                  0x0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_INIT_ENUM                        CLEAR
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_CLEAR                    _MK_ENUM_CONST(0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_CUR_SECURE_SET                      _MK_ENUM_CONST(1)

#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_SHIFT)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_RANGE                    17:17
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_WOFFSET                  0x0
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_INIT_ENUM                        CLEAR
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_CLEAR                    _MK_ENUM_CONST(0)
#define MC_ERR_APB_ASID_UPDATE_STATUS_0_ERR_APB_ASID_UPDATE_NXT_SECURE_SET                      _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARMC_REGS(_op_) \
_op_(MC_INTSTATUS_0) \
_op_(MC_INTMASK_0) \
_op_(MC_ERR_STATUS_0) \
_op_(MC_ERR_ADR_0) \
_op_(MC_SMMU_CONFIG_0) \
_op_(MC_SMMU_TLB_CONFIG_0) \
_op_(MC_SMMU_PTC_CONFIG_0) \
_op_(MC_SMMU_PTB_ASID_0) \
_op_(MC_SMMU_PTB_DATA_0) \
_op_(MC_SMMU_TLB_FLUSH_0) \
_op_(MC_SMMU_PTC_FLUSH_0) \
_op_(MC_SMMU_PTC_FLUSH_1_0) \
_op_(MC_SMMU_ASID_SECURITY_0) \
_op_(MC_SMMU_ASID_SECURITY_1_0) \
_op_(MC_SMMU_ASID_SECURITY_2_0) \
_op_(MC_SMMU_ASID_SECURITY_3_0) \
_op_(MC_SMMU_ASID_SECURITY_4_0) \
_op_(MC_SMMU_ASID_SECURITY_5_0) \
_op_(MC_SMMU_ASID_SECURITY_6_0) \
_op_(MC_SMMU_ASID_SECURITY_7_0) \
_op_(MC_SMMU_CLIENT_CONFIG0_0) \
_op_(MC_SMMU_CLIENT_CONFIG1_0) \
_op_(MC_SMMU_CLIENT_CONFIG2_0) \
_op_(MC_SMMU_CLIENT_CONFIG3_0) \
_op_(MC_EMEM_CFG_0) \
_op_(MC_EMEM_ADR_CFG_0) \
_op_(MC_EMEM_ADR_CFG_DEV0_0) \
_op_(MC_EMEM_ADR_CFG_DEV1_0) \
_op_(MC_SECURITY_CFG0_0) \
_op_(MC_SECURITY_CFG1_0) \
_op_(MC_SECURITY_CFG3_0) \
_op_(MC_SECURITY_RSV_0) \
_op_(MC_EMEM_ARB_CFG_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_0) \
_op_(MC_EMEM_ARB_TIMING_RCD_0) \
_op_(MC_EMEM_ARB_TIMING_RP_0) \
_op_(MC_EMEM_ARB_TIMING_RC_0) \
_op_(MC_EMEM_ARB_TIMING_RAS_0) \
_op_(MC_EMEM_ARB_TIMING_FAW_0) \
_op_(MC_EMEM_ARB_TIMING_RRD_0) \
_op_(MC_EMEM_ARB_TIMING_RAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_WAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_R2R_0) \
_op_(MC_EMEM_ARB_TIMING_W2W_0) \
_op_(MC_EMEM_ARB_TIMING_R2W_0) \
_op_(MC_EMEM_ARB_TIMING_W2R_0) \
_op_(MC_EMEM_ARB_DA_TURNS_0) \
_op_(MC_EMEM_ARB_DA_COVERS_0) \
_op_(MC_EMEM_ARB_MISC0_0) \
_op_(MC_EMEM_ARB_MISC1_0) \
_op_(MC_EMEM_ARB_RING1_THROTTLE_0) \
_op_(MC_EMEM_ARB_RING3_THROTTLE_0) \
_op_(MC_EMEM_ARB_NISO_THROTTLE_0) \
_op_(MC_EMEM_ARB_OVERRIDE_0) \
_op_(MC_EMEM_ARB_RSV_0) \
_op_(MC_CLKEN_OVERRIDE_0) \
_op_(MC_TIMING_CONTROL_DBG_0) \
_op_(MC_TIMING_CONTROL_0) \
_op_(MC_STAT_CONTROL_0) \
_op_(MC_STAT_STATUS_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_MSBS_0) \
_op_(MC_STAT_EMC_CLOCKS_0) \
_op_(MC_STAT_EMC_CLOCKS_MSBS_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0) \
_op_(MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0) \
_op_(MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ASID_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ASID_0) \
_op_(MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_2_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_2_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_3_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_3_0) \
_op_(MC_STAT_EMC_SET0_COUNT_0) \
_op_(MC_STAT_EMC_SET0_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_COUNT_0) \
_op_(MC_STAT_EMC_SET1_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0) \
_op_(MC_SMMU_STATS_TLB_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_TLB_MISS_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_MISS_COUNT_0) \
_op_(MC_CLIENT_HOTRESET_CTRL_0) \
_op_(MC_CLIENT_HOTRESET_CTRL_1_0) \
_op_(MC_CLIENT_HOTRESET_STATUS_0) \
_op_(MC_CLIENT_HOTRESET_STATUS_1_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_0_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_1_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_2_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_3_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_0_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_1_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_2_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_3_0) \
_op_(MC_RESERVED_RSV_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_0_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_1_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_2_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_3_0) \
_op_(MC_SMMU_VIC_ASID_0) \
_op_(MC_SMMU_SDMMC3A_ASID_0) \
_op_(MC_SMMU_SATA_ASID_0) \
_op_(MC_SMMU_DC_ASID_0) \
_op_(MC_SMMU_SDMMC4A_ASID_0) \
_op_(MC_SMMU_DCB_ASID_0) \
_op_(MC_SMMU_PPCS_ASID_0) \
_op_(MC_SMMU_VI_ASID_0) \
_op_(MC_SMMU_HC_ASID_0) \
_op_(MC_SMMU_ISP2_ASID_0) \
_op_(MC_SMMU_MSENC_ASID_0) \
_op_(MC_SMMU_PPCS2_ASID_0) \
_op_(MC_SMMU_AVPC_ASID_0) \
_op_(MC_SMMU_AFI_ASID_0) \
_op_(MC_SMMU_XUSB_DEV_ASID_0) \
_op_(MC_SMMU_DC1_ASID_0) \
_op_(MC_SMMU_PPCS1_ASID_0) \
_op_(MC_SMMU_GPUB_ASID_0) \
_op_(MC_SMMU_VDE_ASID_0) \
_op_(MC_SMMU_A9AVP_ASID_0) \
_op_(MC_SMMU_SDMMC1A_ASID_0) \
_op_(MC_SMMU_GPU_ASID_0) \
_op_(MC_SMMU_HDA_ASID_0) \
_op_(MC_SMMU_TSEC_ASID_0) \
_op_(MC_SMMU_ISP2B_ASID_0) \
_op_(MC_SMMU_SDMMC2A_ASID_0) \
_op_(MC_SMMU_XUSB_HOST_ASID_0) \
_op_(MC_SMMU_TLB_SET_SELECTION_MASK_0_0) \
_op_(MC_DISB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_APB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AHB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_USBD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_ISP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AUD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_MSE_EXTRA_SNAP_LEVELS_0) \
_op_(MC_A9AVPPC_EXTRA_SNAP_LEVELS_0) \
_op_(MC_FTOP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_HOST_EXTRA_SNAP_LEVELS_0) \
_op_(MC_SAX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_STOP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_DIS_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VICPC_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AVP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_USBX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_PCX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_SD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VE_EXTRA_SNAP_LEVELS_0) \
_op_(MC_GK_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VE2_EXTRA_SNAP_LEVELS_0) \
_op_(MC_DISPLAY_SNAP_RING_0) \
_op_(MC_VIDEO_PROTECT_BOM_0) \
_op_(MC_VIDEO_PROTECT_SIZE_MB_0) \
_op_(MC_VIDEO_PROTECT_BOM_ADR_HI_0) \
_op_(MC_VIDEO_PROTECT_REG_CTRL_0) \
_op_(MC_ERR_VPR_STATUS_0) \
_op_(MC_ERR_VPR_ADR_0) \
_op_(MC_VIDEO_PROTECT_VPR_OVERRIDE_0) \
_op_(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0) \
_op_(MC_IRAM_BOM_0) \
_op_(MC_IRAM_TOM_0) \
_op_(MC_IRAM_ADR_HI_0) \
_op_(MC_IRAM_REG_CTRL_0) \
_op_(MC_EMEM_CFG_ACCESS_CTRL_0) \
_op_(MC_TZ_SECURITY_CTRL_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0) \
_op_(MC_EMEM_ARB_RING0_THROTTLE_MASK_0) \
_op_(MC_EMEM_ARB_NISO_THROTTLE_MASK_0) \
_op_(MC_SEC_CARVEOUT_BOM_0) \
_op_(MC_SEC_CARVEOUT_SIZE_MB_0) \
_op_(MC_SEC_CARVEOUT_ADR_HI_0) \
_op_(MC_SEC_CARVEOUT_REG_CTRL_0) \
_op_(MC_ERR_SEC_STATUS_0) \
_op_(MC_ERR_SEC_ADR_0) \
_op_(MC_PC_IDLE_CLOCK_GATE_CONFIG_0) \
_op_(MC_PC_IDLE_CLOCK_GATE_0) \
_op_(MC_STUTTER_CONTROL_0) \
_op_(MC_RESERVED_RSV_1_0) \
_op_(MC_DVFS_PIPE_SELECT_0) \
_op_(MC_AUD_PTSA_MIN_0) \
_op_(MC_AHB_PTSA_MIN_0) \
_op_(MC_MLL_MPCORER_PTSA_RATE_0) \
_op_(MC_RING2_PTSA_RATE_0) \
_op_(MC_USBD_PTSA_RATE_0) \
_op_(MC_USBX_PTSA_MIN_0) \
_op_(MC_USBD_PTSA_MIN_0) \
_op_(MC_APB_PTSA_MAX_0) \
_op_(MC_R0_DIS_PTSA_MAX_0) \
_op_(MC_R0_DISB_PTSA_MAX_0) \
_op_(MC_DIS_PTSA_MIN_0) \
_op_(MC_AVP_PTSA_MAX_0) \
_op_(MC_AVP_PTSA_RATE_0) \
_op_(MC_RING1_PTSA_MIN_0) \
_op_(MC_DIS_PTSA_MAX_0) \
_op_(MC_SD_PTSA_MAX_0) \
_op_(MC_MSE_PTSA_RATE_0) \
_op_(MC_VICPC_PTSA_MIN_0) \
_op_(MC_PCX_PTSA_MAX_0) \
_op_(MC_ISP_PTSA_RATE_0) \
_op_(MC_A9AVPPC_PTSA_MIN_0) \
_op_(MC_RING2_PTSA_MAX_0) \
_op_(MC_AUD_PTSA_RATE_0) \
_op_(MC_HOST_PTSA_MIN_0) \
_op_(MC_MLL_MPCORER_PTSA_MAX_0) \
_op_(MC_SD_PTSA_MIN_0) \
_op_(MC_RING1_PTSA_RATE_0) \
_op_(MC_R0_DIS_PTSA_MIN_0) \
_op_(MC_VD_PTSA_RATE_0) \
_op_(MC_AVP_PTSA_MIN_0) \
_op_(MC_VE_PTSA_MAX_0) \
_op_(MC_VICPC_PTSA_RATE_0) \
_op_(MC_GK_PTSA_MAX_0) \
_op_(MC_R0_DISB_PTSA_MIN_0) \
_op_(MC_VICPC_PTSA_MAX_0) \
_op_(MC_SAX_PTSA_RATE_0) \
_op_(MC_PCX_PTSA_MIN_0) \
_op_(MC_APB_PTSA_MIN_0) \
_op_(MC_PCX_PTSA_RATE_0) \
_op_(MC_RING1_PTSA_MAX_0) \
_op_(MC_MLL_MPCORER_PTSA_MIN_0) \
_op_(MC_AUD_PTSA_MAX_0) \
_op_(MC_ISP_PTSA_MAX_0) \
_op_(MC_DISB_PTSA_RATE_0) \
_op_(MC_VE2_PTSA_MAX_0) \
_op_(MC_FTOP_PTSA_RATE_0) \
_op_(MC_R0_DIS_PTSA_RATE_0) \
_op_(MC_A9AVPPC_PTSA_RATE_0) \
_op_(MC_VE2_PTSA_MIN_0) \
_op_(MC_USBX_PTSA_MAX_0) \
_op_(MC_DIS_PTSA_RATE_0) \
_op_(MC_USBD_PTSA_MAX_0) \
_op_(MC_A9AVPPC_PTSA_MAX_0) \
_op_(MC_USBX_PTSA_RATE_0) \
_op_(MC_FTOP_PTSA_MAX_0) \
_op_(MC_SD_PTSA_RATE_0) \
_op_(MC_AHB_PTSA_RATE_0) \
_op_(MC_FTOP_PTSA_MIN_0) \
_op_(MC_SMMU_SMMU_PTSA_MAX_0) \
_op_(MC_RING2_PTSA_MIN_0) \
_op_(MC_APB_PTSA_RATE_0) \
_op_(MC_MSE_PTSA_MIN_0) \
_op_(MC_HOST_PTSA_RATE_0) \
_op_(MC_VE_PTSA_RATE_0) \
_op_(MC_AHB_PTSA_MAX_0) \
_op_(MC_SAX_PTSA_MIN_0) \
_op_(MC_SMMU_SMMU_PTSA_MIN_0) \
_op_(MC_ISP_PTSA_MIN_0) \
_op_(MC_HOST_PTSA_MAX_0) \
_op_(MC_R0_DISB_PTSA_RATE_0) \
_op_(MC_SAX_PTSA_MAX_0) \
_op_(MC_VE_PTSA_MIN_0) \
_op_(MC_GK_PTSA_MIN_0) \
_op_(MC_MSE_PTSA_MAX_0) \
_op_(MC_DISB_PTSA_MAX_0) \
_op_(MC_DISB_PTSA_MIN_0) \
_op_(MC_SMMU_SMMU_PTSA_RATE_0) \
_op_(MC_VE2_PTSA_RATE_0) \
_op_(MC_VD_PTSA_MIN_0) \
_op_(MC_VD_PTSA_MAX_0) \
_op_(MC_GK_PTSA_RATE_0) \
_op_(MC_PTSA_GRANT_DECREMENT_0) \
_op_(MC_LATENCY_ALLOWANCE_AVPC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_XUSB_1_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP2B_0_0) \
_op_(MC_LATENCY_ALLOWANCE_SDMMCAA_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORELP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_SDMMCA_0_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP2_0_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP2_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VIC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_3_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_2_0) \
_op_(MC_LATENCY_ALLOWANCE_TSEC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_2_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_2_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_1_0) \
_op_(MC_LATENCY_ALLOWANCE_XUSB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MSENC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_0_0) \
_op_(MC_LATENCY_ALLOWANCE_AFI_0_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_1_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_1_0) \
_op_(MC_LATENCY_ALLOWANCE_A9AVP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_SDMMC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_1_0) \
_op_(MC_LATENCY_ALLOWANCE_PTC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VI2_0_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0) \
_op_(MC_LATENCY_ALLOWANCE_SATA_0_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_3_0) \
_op_(MC_LATENCY_ALLOWANCE_GPU_0_0) \
_op_(MC_LATENCY_ALLOWANCE_SDMMCAB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP2B_1_0) \
_op_(MC_LATENCY_ALLOWANCE_HDA_0_0) \
_op_(MC_MIN_LENGTH_DCB_2_0) \
_op_(MC_MIN_LENGTH_A9AVP_0_0) \
_op_(MC_MIN_LENGTH_TSEC_0_0) \
_op_(MC_MIN_LENGTH_DC_1_0) \
_op_(MC_MIN_LENGTH_ISP2B_0_0) \
_op_(MC_MIN_LENGTH_VI2_0_0) \
_op_(MC_MIN_LENGTH_VDE_3_0) \
_op_(MC_MIN_LENGTH_DCB_0_0) \
_op_(MC_MIN_LENGTH_DCB_1_0) \
_op_(MC_MIN_LENGTH_PPCS_1_0) \
_op_(MC_MIN_LENGTH_MPCORELP_0_0) \
_op_(MC_MIN_LENGTH_HDA_0_0) \
_op_(MC_MIN_LENGTH_SDMMC_0_0) \
_op_(MC_MIN_LENGTH_ISP2B_1_0) \
_op_(MC_MIN_LENGTH_HC_1_0) \
_op_(MC_MIN_LENGTH_DC_3_0) \
_op_(MC_MIN_LENGTH_AVPC_0_0) \
_op_(MC_MIN_LENGTH_VIC_0_0) \
_op_(MC_MIN_LENGTH_ISP2_0_0) \
_op_(MC_MIN_LENGTH_HC_0_0) \
_op_(MC_MIN_LENGTH_SATA_0_0) \
_op_(MC_MIN_LENGTH_VDE_2_0) \
_op_(MC_MIN_LENGTH_DC_0_0) \
_op_(MC_MIN_LENGTH_XUSB_1_0) \
_op_(MC_MIN_LENGTH_DC_2_0) \
_op_(MC_MIN_LENGTH_SDMMCAA_0_0) \
_op_(MC_MIN_LENGTH_GPU_0_0) \
_op_(MC_MIN_LENGTH_AFI_0_0) \
_op_(MC_MIN_LENGTH_PPCS_0_0) \
_op_(MC_MIN_LENGTH_ISP2_1_0) \
_op_(MC_MIN_LENGTH_XUSB_0_0) \
_op_(MC_MIN_LENGTH_MPCORE_0_0) \
_op_(MC_MIN_LENGTH_VDE_1_0) \
_op_(MC_MIN_LENGTH_SDMMCA_0_0) \
_op_(MC_MIN_LENGTH_MSENC_0_0) \
_op_(MC_MIN_LENGTH_SDMMCAB_0_0) \
_op_(MC_MIN_LENGTH_PTC_0_0) \
_op_(MC_MIN_LENGTH_VDE_0_0) \
_op_(MC_EMEM_ARB_OVERRIDE_1_0) \
_op_(MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0) \
_op_(MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0) \
_op_(MC_EMEM_ARB_STATS_0_0) \
_op_(MC_EMEM_ARB_STATS_1_0) \
_op_(MC_MTS_CARVEOUT_BOM_0) \
_op_(MC_MTS_CARVEOUT_SIZE_MB_0) \
_op_(MC_MTS_CARVEOUT_ADR_HI_0) \
_op_(MC_MTS_CARVEOUT_REG_CTRL_0) \
_op_(MC_ERR_MTS_STATUS_0) \
_op_(MC_ERR_MTS_ADR_0) \
_op_(MC_EMEM_BANK_SWIZZLE_CFG0_0) \
_op_(MC_EMEM_BANK_SWIZZLE_CFG1_0) \
_op_(MC_EMEM_BANK_SWIZZLE_CFG2_0) \
_op_(MC_EMEM_BANK_SWIZZLE_CFG3_0) \
_op_(MC_ERR_APB_ASID_UPDATE_STATUS_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MC 0x00000000

//
// ARMC REGISTER BANKS
//

#define MC0_FIRST_REG 0x0000 // MC_INTSTATUS_0
#define MC0_LAST_REG 0x0020 // MC_SMMU_PTB_DATA_0
#define MC1_FIRST_REG 0x0030 // MC_SMMU_TLB_FLUSH_0
#define MC1_LAST_REG 0x0034 // MC_SMMU_PTC_FLUSH_0
#define MC2_FIRST_REG 0x09b8 // MC_SMMU_PTC_FLUSH_1_0
#define MC2_LAST_REG 0x09b8 // MC_SMMU_PTC_FLUSH_1_0
#define MC3_FIRST_REG 0x0038 // MC_SMMU_ASID_SECURITY_0
#define MC3_LAST_REG 0x003c // MC_SMMU_ASID_SECURITY_1_0
#define MC4_FIRST_REG 0x09e0 // MC_SMMU_ASID_SECURITY_2_0
#define MC4_LAST_REG 0x09f4 // MC_SMMU_ASID_SECURITY_7_0
#define MC5_FIRST_REG 0x0040 // MC_SMMU_CLIENT_CONFIG0_0
#define MC5_LAST_REG 0x005c // MC_EMEM_ADR_CFG_DEV1_0
#define MC6_FIRST_REG 0x0070 // MC_SECURITY_CFG0_0
#define MC6_LAST_REG 0x0074 // MC_SECURITY_CFG1_0
#define MC7_FIRST_REG 0x09bc // MC_SECURITY_CFG3_0
#define MC7_LAST_REG 0x09bc // MC_SECURITY_CFG3_0
#define MC8_FIRST_REG 0x007c // MC_SECURITY_RSV_0
#define MC8_LAST_REG 0x007c // MC_SECURITY_RSV_0
#define MC9_FIRST_REG 0x0090 // MC_EMEM_ARB_CFG_0
#define MC9_LAST_REG 0x00c4 // MC_EMEM_ARB_TIMING_W2R_0
#define MC10_FIRST_REG 0x00d0 // MC_EMEM_ARB_DA_TURNS_0
#define MC10_LAST_REG 0x00e4 // MC_EMEM_ARB_RING3_THROTTLE_0
#define MC11_FIRST_REG 0x06b0 // MC_EMEM_ARB_NISO_THROTTLE_0
#define MC11_LAST_REG 0x06b0 // MC_EMEM_ARB_NISO_THROTTLE_0
#define MC12_FIRST_REG 0x00e8 // MC_EMEM_ARB_OVERRIDE_0
#define MC12_LAST_REG 0x00ec // MC_EMEM_ARB_RSV_0
#define MC13_FIRST_REG 0x00f4 // MC_CLKEN_OVERRIDE_0
#define MC13_LAST_REG 0x0118 // MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0
#define MC14_FIRST_REG 0x0158 // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC14_LAST_REG 0x0158 // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC15_FIRST_REG 0x011c // MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0
#define MC15_LAST_REG 0x011c // MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0
#define MC16_FIRST_REG 0x015c // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0
#define MC16_LAST_REG 0x015c // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0
#define MC17_FIRST_REG 0x0a20 // MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_UPPER_0
#define MC17_LAST_REG 0x0a24 // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_UPPER_0
#define MC18_FIRST_REG 0x0198 // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0
#define MC18_LAST_REG 0x0198 // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0
#define MC19_FIRST_REG 0x01a8 // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0
#define MC19_LAST_REG 0x01a8 // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0
#define MC20_FIRST_REG 0x019c // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0
#define MC20_LAST_REG 0x019c // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0
#define MC21_FIRST_REG 0x01ac // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0
#define MC21_LAST_REG 0x01ac // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0
#define MC22_FIRST_REG 0x0a28 // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_UPPER_0
#define MC22_LAST_REG 0x0a2c // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_UPPER_0
#define MC23_FIRST_REG 0x01a0 // MC_STAT_EMC_FILTER_SET0_ASID_0
#define MC23_LAST_REG 0x01a0 // MC_STAT_EMC_FILTER_SET0_ASID_0
#define MC24_FIRST_REG 0x01b0 // MC_STAT_EMC_FILTER_SET1_ASID_0
#define MC24_LAST_REG 0x01b0 // MC_STAT_EMC_FILTER_SET1_ASID_0
#define MC25_FIRST_REG 0x0120 // MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0
#define MC25_LAST_REG 0x0120 // MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0
#define MC26_FIRST_REG 0x0160 // MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0
#define MC26_LAST_REG 0x0160 // MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0
#define MC27_FIRST_REG 0x0128 // MC_STAT_EMC_FILTER_SET0_CLIENT_0_0
#define MC27_LAST_REG 0x0128 // MC_STAT_EMC_FILTER_SET0_CLIENT_0_0
#define MC28_FIRST_REG 0x0168 // MC_STAT_EMC_FILTER_SET1_CLIENT_0_0
#define MC28_LAST_REG 0x0168 // MC_STAT_EMC_FILTER_SET1_CLIENT_0_0
#define MC29_FIRST_REG 0x012c // MC_STAT_EMC_FILTER_SET0_CLIENT_1_0
#define MC29_LAST_REG 0x012c // MC_STAT_EMC_FILTER_SET0_CLIENT_1_0
#define MC30_FIRST_REG 0x016c // MC_STAT_EMC_FILTER_SET1_CLIENT_1_0
#define MC30_LAST_REG 0x016c // MC_STAT_EMC_FILTER_SET1_CLIENT_1_0
#define MC31_FIRST_REG 0x0130 // MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC31_LAST_REG 0x0130 // MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC32_FIRST_REG 0x0170 // MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC32_LAST_REG 0x0170 // MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC33_FIRST_REG 0x0134 // MC_STAT_EMC_FILTER_SET0_CLIENT_3_0
#define MC33_LAST_REG 0x0134 // MC_STAT_EMC_FILTER_SET0_CLIENT_3_0
#define MC34_FIRST_REG 0x0174 // MC_STAT_EMC_FILTER_SET1_CLIENT_3_0
#define MC34_LAST_REG 0x0174 // MC_STAT_EMC_FILTER_SET1_CLIENT_3_0
#define MC35_FIRST_REG 0x0138 // MC_STAT_EMC_SET0_COUNT_0
#define MC35_LAST_REG 0x013c // MC_STAT_EMC_SET0_COUNT_MSBS_0
#define MC36_FIRST_REG 0x0178 // MC_STAT_EMC_SET1_COUNT_0
#define MC36_LAST_REG 0x017c // MC_STAT_EMC_SET1_COUNT_MSBS_0
#define MC37_FIRST_REG 0x0140 // MC_STAT_EMC_SET0_SLACK_ACCUM_0
#define MC37_LAST_REG 0x0144 // MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0
#define MC38_FIRST_REG 0x0180 // MC_STAT_EMC_SET1_SLACK_ACCUM_0
#define MC38_LAST_REG 0x0184 // MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0
#define MC39_FIRST_REG 0x0148 // MC_STAT_EMC_SET0_HISTO_COUNT_0
#define MC39_LAST_REG 0x014c // MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0
#define MC40_FIRST_REG 0x0188 // MC_STAT_EMC_SET1_HISTO_COUNT_0
#define MC40_LAST_REG 0x018c // MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0
#define MC41_FIRST_REG 0x0150 // MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC41_LAST_REG 0x0150 // MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC42_FIRST_REG 0x0190 // MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC42_LAST_REG 0x0190 // MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC43_FIRST_REG 0x01b8 // MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0
#define MC43_LAST_REG 0x01bc // MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0
#define MC44_FIRST_REG 0x01c8 // MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0
#define MC44_LAST_REG 0x01cc // MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0
#define MC45_FIRST_REG 0x01c0 // MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0
#define MC45_LAST_REG 0x01c0 // MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0
#define MC46_FIRST_REG 0x01d0 // MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0
#define MC46_LAST_REG 0x01d0 // MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0
#define MC47_FIRST_REG 0x01f0 // MC_SMMU_STATS_TLB_HIT_COUNT_0
#define MC47_LAST_REG 0x0200 // MC_CLIENT_HOTRESET_CTRL_0
#define MC48_FIRST_REG 0x0970 // MC_CLIENT_HOTRESET_CTRL_1_0
#define MC48_LAST_REG 0x0970 // MC_CLIENT_HOTRESET_CTRL_1_0
#define MC49_FIRST_REG 0x0204 // MC_CLIENT_HOTRESET_STATUS_0
#define MC49_LAST_REG 0x0204 // MC_CLIENT_HOTRESET_STATUS_0
#define MC50_FIRST_REG 0x0974 // MC_CLIENT_HOTRESET_STATUS_1_0
#define MC50_LAST_REG 0x0974 // MC_CLIENT_HOTRESET_STATUS_1_0
#define MC51_FIRST_REG 0x0208 // MC_EMEM_ARB_ISOCHRONOUS_0_0
#define MC51_LAST_REG 0x0224 // MC_EMEM_ARB_HYSTERESIS_3_0
#define MC52_FIRST_REG 0x03fc // MC_RESERVED_RSV_0
#define MC52_LAST_REG 0x03fc // MC_RESERVED_RSV_0
#define MC53_FIRST_REG 0x0228 // MC_SMMU_TRANSLATION_ENABLE_0_0
#define MC53_LAST_REG 0x0234 // MC_SMMU_TRANSLATION_ENABLE_3_0
#define MC54_FIRST_REG 0x0284 // MC_SMMU_VIC_ASID_0
#define MC54_LAST_REG 0x0284 // MC_SMMU_VIC_ASID_0
#define MC55_FIRST_REG 0x0a9c // MC_SMMU_SDMMC3A_ASID_0
#define MC55_LAST_REG 0x0a9c // MC_SMMU_SDMMC3A_ASID_0
#define MC56_FIRST_REG 0x0274 // MC_SMMU_SATA_ASID_0
#define MC56_LAST_REG 0x0274 // MC_SMMU_SATA_ASID_0
#define MC57_FIRST_REG 0x0240 // MC_SMMU_DC_ASID_0
#define MC57_LAST_REG 0x0240 // MC_SMMU_DC_ASID_0
#define MC58_FIRST_REG 0x0aa0 // MC_SMMU_SDMMC4A_ASID_0
#define MC58_LAST_REG 0x0aa0 // MC_SMMU_SDMMC4A_ASID_0
#define MC59_FIRST_REG 0x0244 // MC_SMMU_DCB_ASID_0
#define MC59_LAST_REG 0x0244 // MC_SMMU_DCB_ASID_0
#define MC60_FIRST_REG 0x0270 // MC_SMMU_PPCS_ASID_0
#define MC60_LAST_REG 0x0270 // MC_SMMU_PPCS_ASID_0
#define MC61_FIRST_REG 0x0280 // MC_SMMU_VI_ASID_0
#define MC61_LAST_REG 0x0280 // MC_SMMU_VI_ASID_0
#define MC62_FIRST_REG 0x0250 // MC_SMMU_HC_ASID_0
#define MC62_LAST_REG 0x0250 // MC_SMMU_HC_ASID_0
#define MC63_FIRST_REG 0x0258 // MC_SMMU_ISP2_ASID_0
#define MC63_LAST_REG 0x0258 // MC_SMMU_ISP2_ASID_0
#define MC64_FIRST_REG 0x0264 // MC_SMMU_MSENC_ASID_0
#define MC64_LAST_REG 0x0264 // MC_SMMU_MSENC_ASID_0
#define MC65_FIRST_REG 0x0ab0 // MC_SMMU_PPCS2_ASID_0
#define MC65_LAST_REG 0x0ab0 // MC_SMMU_PPCS2_ASID_0
#define MC66_FIRST_REG 0x023c // MC_SMMU_AVPC_ASID_0
#define MC66_LAST_REG 0x023c // MC_SMMU_AVPC_ASID_0
#define MC67_FIRST_REG 0x0238 // MC_SMMU_AFI_ASID_0
#define MC67_LAST_REG 0x0238 // MC_SMMU_AFI_ASID_0
#define MC68_FIRST_REG 0x028c // MC_SMMU_XUSB_DEV_ASID_0
#define MC68_LAST_REG 0x028c // MC_SMMU_XUSB_DEV_ASID_0
#define MC69_FIRST_REG 0x0a88 // MC_SMMU_DC1_ASID_0
#define MC69_LAST_REG 0x0a88 // MC_SMMU_DC1_ASID_0
#define MC70_FIRST_REG 0x0298 // MC_SMMU_PPCS1_ASID_0
#define MC70_LAST_REG 0x0298 // MC_SMMU_PPCS1_ASID_0
#define MC71_FIRST_REG 0x0aac // MC_SMMU_GPUB_ASID_0
#define MC71_LAST_REG 0x0aac // MC_SMMU_GPUB_ASID_0
#define MC72_FIRST_REG 0x027c // MC_SMMU_VDE_ASID_0
#define MC72_LAST_REG 0x027c // MC_SMMU_VDE_ASID_0
#define MC73_FIRST_REG 0x0290 // MC_SMMU_A9AVP_ASID_0
#define MC73_LAST_REG 0x0290 // MC_SMMU_A9AVP_ASID_0
#define MC74_FIRST_REG 0x0a94 // MC_SMMU_SDMMC1A_ASID_0
#define MC74_LAST_REG 0x0a94 // MC_SMMU_SDMMC1A_ASID_0
#define MC75_FIRST_REG 0x0aa8 // MC_SMMU_GPU_ASID_0
#define MC75_LAST_REG 0x0aa8 // MC_SMMU_GPU_ASID_0
#define MC76_FIRST_REG 0x0254 // MC_SMMU_HDA_ASID_0
#define MC76_LAST_REG 0x0254 // MC_SMMU_HDA_ASID_0
#define MC77_FIRST_REG 0x0294 // MC_SMMU_TSEC_ASID_0
#define MC77_LAST_REG 0x0294 // MC_SMMU_TSEC_ASID_0
#define MC78_FIRST_REG 0x0aa4 // MC_SMMU_ISP2B_ASID_0
#define MC78_LAST_REG 0x0aa4 // MC_SMMU_ISP2B_ASID_0
#define MC79_FIRST_REG 0x0a98 // MC_SMMU_SDMMC2A_ASID_0
#define MC79_LAST_REG 0x0a98 // MC_SMMU_SDMMC2A_ASID_0
#define MC80_FIRST_REG 0x0288 // MC_SMMU_XUSB_HOST_ASID_0
#define MC80_LAST_REG 0x0288 // MC_SMMU_XUSB_HOST_ASID_0
#define MC81_FIRST_REG 0x0600 // MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC81_LAST_REG 0x0600 // MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC82_FIRST_REG 0x0408 // MC_DISB_EXTRA_SNAP_LEVELS_0
#define MC82_LAST_REG 0x0408 // MC_DISB_EXTRA_SNAP_LEVELS_0
#define MC83_FIRST_REG 0x02a4 // MC_APB_EXTRA_SNAP_LEVELS_0
#define MC83_LAST_REG 0x02a4 // MC_APB_EXTRA_SNAP_LEVELS_0
#define MC84_FIRST_REG 0x02a0 // MC_AHB_EXTRA_SNAP_LEVELS_0
#define MC84_LAST_REG 0x02a0 // MC_AHB_EXTRA_SNAP_LEVELS_0
#define MC85_FIRST_REG 0x0a18 // MC_USBD_EXTRA_SNAP_LEVELS_0
#define MC85_LAST_REG 0x0a18 // MC_USBD_EXTRA_SNAP_LEVELS_0
#define MC86_FIRST_REG 0x0a08 // MC_ISP_EXTRA_SNAP_LEVELS_0
#define MC86_LAST_REG 0x0a08 // MC_ISP_EXTRA_SNAP_LEVELS_0
#define MC87_FIRST_REG 0x0a10 // MC_AUD_EXTRA_SNAP_LEVELS_0
#define MC87_LAST_REG 0x0a10 // MC_AUD_EXTRA_SNAP_LEVELS_0
#define MC88_FIRST_REG 0x040c // MC_MSE_EXTRA_SNAP_LEVELS_0
#define MC88_LAST_REG 0x040c // MC_MSE_EXTRA_SNAP_LEVELS_0
#define MC89_FIRST_REG 0x0414 // MC_A9AVPPC_EXTRA_SNAP_LEVELS_0
#define MC89_LAST_REG 0x0414 // MC_A9AVPPC_EXTRA_SNAP_LEVELS_0
#define MC90_FIRST_REG 0x02bc // MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC90_LAST_REG 0x02bc // MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC91_FIRST_REG 0x0a14 // MC_HOST_EXTRA_SNAP_LEVELS_0
#define MC91_LAST_REG 0x0a14 // MC_HOST_EXTRA_SNAP_LEVELS_0
#define MC92_FIRST_REG 0x02c0 // MC_SAX_EXTRA_SNAP_LEVELS_0
#define MC92_LAST_REG 0x02c0 // MC_SAX_EXTRA_SNAP_LEVELS_0
#define MC93_FIRST_REG 0x029c // MC_STOP_EXTRA_SNAP_LEVELS_0
#define MC93_LAST_REG 0x029c // MC_STOP_EXTRA_SNAP_LEVELS_0
#define MC94_FIRST_REG 0x02ac // MC_DIS_EXTRA_SNAP_LEVELS_0
#define MC94_LAST_REG 0x02ac // MC_DIS_EXTRA_SNAP_LEVELS_0
#define MC95_FIRST_REG 0x0a1c // MC_VICPC_EXTRA_SNAP_LEVELS_0
#define MC95_LAST_REG 0x0a1c // MC_VICPC_EXTRA_SNAP_LEVELS_0
#define MC96_FIRST_REG 0x02a8 // MC_AVP_EXTRA_SNAP_LEVELS_0
#define MC96_LAST_REG 0x02a8 // MC_AVP_EXTRA_SNAP_LEVELS_0
#define MC97_FIRST_REG 0x0404 // MC_USBX_EXTRA_SNAP_LEVELS_0
#define MC97_LAST_REG 0x0404 // MC_USBX_EXTRA_SNAP_LEVELS_0
#define MC98_FIRST_REG 0x02b8 // MC_PCX_EXTRA_SNAP_LEVELS_0
#define MC98_LAST_REG 0x02b8 // MC_PCX_EXTRA_SNAP_LEVELS_0
#define MC99_FIRST_REG 0x02d4 // MC_VD_EXTRA_SNAP_LEVELS_0
#define MC99_LAST_REG 0x02d4 // MC_VD_EXTRA_SNAP_LEVELS_0
#define MC100_FIRST_REG 0x0a04 // MC_SD_EXTRA_SNAP_LEVELS_0
#define MC100_LAST_REG 0x0a04 // MC_SD_EXTRA_SNAP_LEVELS_0
#define MC101_FIRST_REG 0x02d8 // MC_VE_EXTRA_SNAP_LEVELS_0
#define MC101_LAST_REG 0x02d8 // MC_VE_EXTRA_SNAP_LEVELS_0
#define MC102_FIRST_REG 0x0a00 // MC_GK_EXTRA_SNAP_LEVELS_0
#define MC102_LAST_REG 0x0a00 // MC_GK_EXTRA_SNAP_LEVELS_0
#define MC103_FIRST_REG 0x0410 // MC_VE2_EXTRA_SNAP_LEVELS_0
#define MC103_LAST_REG 0x0410 // MC_VE2_EXTRA_SNAP_LEVELS_0
#define MC104_FIRST_REG 0x0608 // MC_DISPLAY_SNAP_RING_0
#define MC104_LAST_REG 0x0608 // MC_DISPLAY_SNAP_RING_0
#define MC105_FIRST_REG 0x0648 // MC_VIDEO_PROTECT_BOM_0
#define MC105_LAST_REG 0x064c // MC_VIDEO_PROTECT_SIZE_MB_0
#define MC106_FIRST_REG 0x0978 // MC_VIDEO_PROTECT_BOM_ADR_HI_0
#define MC106_LAST_REG 0x0978 // MC_VIDEO_PROTECT_BOM_ADR_HI_0
#define MC107_FIRST_REG 0x0650 // MC_VIDEO_PROTECT_REG_CTRL_0
#define MC107_LAST_REG 0x0658 // MC_ERR_VPR_ADR_0
#define MC108_FIRST_REG 0x0418 // MC_VIDEO_PROTECT_VPR_OVERRIDE_0
#define MC108_LAST_REG 0x0418 // MC_VIDEO_PROTECT_VPR_OVERRIDE_0
#define MC109_FIRST_REG 0x0590 // MC_VIDEO_PROTECT_VPR_OVERRIDE1_0
#define MC109_LAST_REG 0x0590 // MC_VIDEO_PROTECT_VPR_OVERRIDE1_0
#define MC110_FIRST_REG 0x065c // MC_IRAM_BOM_0
#define MC110_LAST_REG 0x0660 // MC_IRAM_TOM_0
#define MC111_FIRST_REG 0x0980 // MC_IRAM_ADR_HI_0
#define MC111_LAST_REG 0x0980 // MC_IRAM_ADR_HI_0
#define MC112_FIRST_REG 0x0964 // MC_IRAM_REG_CTRL_0
#define MC112_LAST_REG 0x0964 // MC_IRAM_REG_CTRL_0
#define MC113_FIRST_REG 0x0664 // MC_EMEM_CFG_ACCESS_CTRL_0
#define MC113_LAST_REG 0x066c // MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0
#define MC114_FIRST_REG 0x06b4 // MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0
#define MC114_LAST_REG 0x06b4 // MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0
#define MC115_FIRST_REG 0x06bc // MC_EMEM_ARB_RING0_THROTTLE_MASK_0
#define MC115_LAST_REG 0x06bc // MC_EMEM_ARB_RING0_THROTTLE_MASK_0
#define MC116_FIRST_REG 0x06b8 // MC_EMEM_ARB_NISO_THROTTLE_MASK_0
#define MC116_LAST_REG 0x06b8 // MC_EMEM_ARB_NISO_THROTTLE_MASK_0
#define MC117_FIRST_REG 0x0670 // MC_SEC_CARVEOUT_BOM_0
#define MC117_LAST_REG 0x0674 // MC_SEC_CARVEOUT_SIZE_MB_0
#define MC118_FIRST_REG 0x09d4 // MC_SEC_CARVEOUT_ADR_HI_0
#define MC118_LAST_REG 0x09d4 // MC_SEC_CARVEOUT_ADR_HI_0
#define MC119_FIRST_REG 0x0678 // MC_SEC_CARVEOUT_REG_CTRL_0
#define MC119_LAST_REG 0x0684 // MC_PC_IDLE_CLOCK_GATE_CONFIG_0
#define MC120_FIRST_REG 0x0954 // MC_PC_IDLE_CLOCK_GATE_0
#define MC120_LAST_REG 0x0954 // MC_PC_IDLE_CLOCK_GATE_0
#define MC121_FIRST_REG 0x0688 // MC_STUTTER_CONTROL_0
#define MC121_LAST_REG 0x0688 // MC_STUTTER_CONTROL_0
#define MC122_FIRST_REG 0x0958 // MC_RESERVED_RSV_1_0
#define MC122_LAST_REG 0x095c // MC_DVFS_PIPE_SELECT_0
#define MC123_FIRST_REG 0x054c // MC_AUD_PTSA_MIN_0
#define MC123_LAST_REG 0x054c // MC_AUD_PTSA_MIN_0
#define MC124_FIRST_REG 0x04e0 // MC_AHB_PTSA_MIN_0
#define MC124_LAST_REG 0x04e0 // MC_AHB_PTSA_MIN_0
#define MC125_FIRST_REG 0x044c // MC_MLL_MPCORER_PTSA_RATE_0
#define MC125_LAST_REG 0x044c // MC_MLL_MPCORER_PTSA_RATE_0
#define MC126_FIRST_REG 0x0440 // MC_RING2_PTSA_RATE_0
#define MC126_LAST_REG 0x0440 // MC_RING2_PTSA_RATE_0
#define MC127_FIRST_REG 0x0530 // MC_USBD_PTSA_RATE_0
#define MC127_LAST_REG 0x0530 // MC_USBD_PTSA_RATE_0
#define MC128_FIRST_REG 0x0528 // MC_USBX_PTSA_MIN_0
#define MC128_LAST_REG 0x0528 // MC_USBX_PTSA_MIN_0
#define MC129_FIRST_REG 0x0534 // MC_USBD_PTSA_MIN_0
#define MC129_LAST_REG 0x0534 // MC_USBD_PTSA_MIN_0
#define MC130_FIRST_REG 0x04f0 // MC_APB_PTSA_MAX_0
#define MC130_LAST_REG 0x04f0 // MC_APB_PTSA_MAX_0
#define MC131_FIRST_REG 0x046c // MC_R0_DIS_PTSA_MAX_0
#define MC131_LAST_REG 0x046c // MC_R0_DIS_PTSA_MAX_0
#define MC132_FIRST_REG 0x0478 // MC_R0_DISB_PTSA_MAX_0
#define MC132_LAST_REG 0x0478 // MC_R0_DISB_PTSA_MAX_0
#define MC133_FIRST_REG 0x0420 // MC_DIS_PTSA_MIN_0
#define MC133_LAST_REG 0x0420 // MC_DIS_PTSA_MIN_0
#define MC134_FIRST_REG 0x04fc // MC_AVP_PTSA_MAX_0
#define MC134_LAST_REG 0x04fc // MC_AVP_PTSA_MAX_0
#define MC135_FIRST_REG 0x04f4 // MC_AVP_PTSA_RATE_0
#define MC135_LAST_REG 0x04f4 // MC_AVP_PTSA_RATE_0
#define MC136_FIRST_REG 0x0480 // MC_RING1_PTSA_MIN_0
#define MC136_LAST_REG 0x0480 // MC_RING1_PTSA_MIN_0
#define MC137_FIRST_REG 0x0424 // MC_DIS_PTSA_MAX_0
#define MC137_LAST_REG 0x0424 // MC_DIS_PTSA_MAX_0
#define MC138_FIRST_REG 0x04d8 // MC_SD_PTSA_MAX_0
#define MC138_LAST_REG 0x04d8 // MC_SD_PTSA_MAX_0
#define MC139_FIRST_REG 0x04c4 // MC_MSE_PTSA_RATE_0
#define MC139_LAST_REG 0x04c4 // MC_MSE_PTSA_RATE_0
#define MC140_FIRST_REG 0x0558 // MC_VICPC_PTSA_MIN_0
#define MC140_LAST_REG 0x0558 // MC_VICPC_PTSA_MIN_0
#define MC141_FIRST_REG 0x04b4 // MC_PCX_PTSA_MAX_0
#define MC141_LAST_REG 0x04b4 // MC_PCX_PTSA_MAX_0
#define MC142_FIRST_REG 0x04a0 // MC_ISP_PTSA_RATE_0
#define MC142_LAST_REG 0x04a0 // MC_ISP_PTSA_RATE_0
#define MC143_FIRST_REG 0x048c // MC_A9AVPPC_PTSA_MIN_0
#define MC143_LAST_REG 0x048c // MC_A9AVPPC_PTSA_MIN_0
#define MC144_FIRST_REG 0x0448 // MC_RING2_PTSA_MAX_0
#define MC144_LAST_REG 0x0448 // MC_RING2_PTSA_MAX_0
#define MC145_FIRST_REG 0x0548 // MC_AUD_PTSA_RATE_0
#define MC145_LAST_REG 0x0548 // MC_AUD_PTSA_RATE_0
#define MC146_FIRST_REG 0x051c // MC_HOST_PTSA_MIN_0
#define MC146_LAST_REG 0x051c // MC_HOST_PTSA_MIN_0
#define MC147_FIRST_REG 0x0454 // MC_MLL_MPCORER_PTSA_MAX_0
#define MC147_LAST_REG 0x0454 // MC_MLL_MPCORER_PTSA_MAX_0
#define MC148_FIRST_REG 0x04d4 // MC_SD_PTSA_MIN_0
#define MC148_LAST_REG 0x04d4 // MC_SD_PTSA_MIN_0
#define MC149_FIRST_REG 0x047c // MC_RING1_PTSA_RATE_0
#define MC149_LAST_REG 0x047c // MC_RING1_PTSA_RATE_0
#define MC150_FIRST_REG 0x0468 // MC_R0_DIS_PTSA_MIN_0
#define MC150_LAST_REG 0x0468 // MC_R0_DIS_PTSA_MIN_0
#define MC151_FIRST_REG 0x0500 // MC_VD_PTSA_RATE_0
#define MC151_LAST_REG 0x0500 // MC_VD_PTSA_RATE_0
#define MC152_FIRST_REG 0x04f8 // MC_AVP_PTSA_MIN_0
#define MC152_LAST_REG 0x04f8 // MC_AVP_PTSA_MIN_0
#define MC153_FIRST_REG 0x043c // MC_VE_PTSA_MAX_0
#define MC153_LAST_REG 0x043c // MC_VE_PTSA_MAX_0
#define MC154_FIRST_REG 0x0554 // MC_VICPC_PTSA_RATE_0
#define MC154_LAST_REG 0x0554 // MC_VICPC_PTSA_RATE_0
#define MC155_FIRST_REG 0x0544 // MC_GK_PTSA_MAX_0
#define MC155_LAST_REG 0x0544 // MC_GK_PTSA_MAX_0
#define MC156_FIRST_REG 0x0474 // MC_R0_DISB_PTSA_MIN_0
#define MC156_LAST_REG 0x0474 // MC_R0_DISB_PTSA_MIN_0
#define MC157_FIRST_REG 0x055c // MC_VICPC_PTSA_MAX_0
#define MC157_LAST_REG 0x055c // MC_VICPC_PTSA_MAX_0
#define MC158_FIRST_REG 0x04b8 // MC_SAX_PTSA_RATE_0
#define MC158_LAST_REG 0x04b8 // MC_SAX_PTSA_RATE_0
#define MC159_FIRST_REG 0x04b0 // MC_PCX_PTSA_MIN_0
#define MC159_LAST_REG 0x04b0 // MC_PCX_PTSA_MIN_0
#define MC160_FIRST_REG 0x04ec // MC_APB_PTSA_MIN_0
#define MC160_LAST_REG 0x04ec // MC_APB_PTSA_MIN_0
#define MC161_FIRST_REG 0x04ac // MC_PCX_PTSA_RATE_0
#define MC161_LAST_REG 0x04ac // MC_PCX_PTSA_RATE_0
#define MC162_FIRST_REG 0x0484 // MC_RING1_PTSA_MAX_0
#define MC162_LAST_REG 0x0484 // MC_RING1_PTSA_MAX_0
#define MC163_FIRST_REG 0x0450 // MC_MLL_MPCORER_PTSA_MIN_0
#define MC163_LAST_REG 0x0450 // MC_MLL_MPCORER_PTSA_MIN_0
#define MC164_FIRST_REG 0x0550 // MC_AUD_PTSA_MAX_0
#define MC164_LAST_REG 0x0550 // MC_AUD_PTSA_MAX_0
#define MC165_FIRST_REG 0x04a8 // MC_ISP_PTSA_MAX_0
#define MC165_LAST_REG 0x04a8 // MC_ISP_PTSA_MAX_0
#define MC166_FIRST_REG 0x0428 // MC_DISB_PTSA_RATE_0
#define MC166_LAST_REG 0x0428 // MC_DISB_PTSA_RATE_0
#define MC167_FIRST_REG 0x049c // MC_VE2_PTSA_MAX_0
#define MC167_LAST_REG 0x049c // MC_VE2_PTSA_MAX_0
#define MC168_FIRST_REG 0x050c // MC_FTOP_PTSA_RATE_0
#define MC168_LAST_REG 0x050c // MC_FTOP_PTSA_RATE_0
#define MC169_FIRST_REG 0x0464 // MC_R0_DIS_PTSA_RATE_0
#define MC169_LAST_REG 0x0464 // MC_R0_DIS_PTSA_RATE_0
#define MC170_FIRST_REG 0x0488 // MC_A9AVPPC_PTSA_RATE_0
#define MC170_LAST_REG 0x0488 // MC_A9AVPPC_PTSA_RATE_0
#define MC171_FIRST_REG 0x0498 // MC_VE2_PTSA_MIN_0
#define MC171_LAST_REG 0x0498 // MC_VE2_PTSA_MIN_0
#define MC172_FIRST_REG 0x052c // MC_USBX_PTSA_MAX_0
#define MC172_LAST_REG 0x052c // MC_USBX_PTSA_MAX_0
#define MC173_FIRST_REG 0x041c // MC_DIS_PTSA_RATE_0
#define MC173_LAST_REG 0x041c // MC_DIS_PTSA_RATE_0
#define MC174_FIRST_REG 0x0538 // MC_USBD_PTSA_MAX_0
#define MC174_LAST_REG 0x0538 // MC_USBD_PTSA_MAX_0
#define MC175_FIRST_REG 0x0490 // MC_A9AVPPC_PTSA_MAX_0
#define MC175_LAST_REG 0x0490 // MC_A9AVPPC_PTSA_MAX_0
#define MC176_FIRST_REG 0x0524 // MC_USBX_PTSA_RATE_0
#define MC176_LAST_REG 0x0524 // MC_USBX_PTSA_RATE_0
#define MC177_FIRST_REG 0x0514 // MC_FTOP_PTSA_MAX_0
#define MC177_LAST_REG 0x0514 // MC_FTOP_PTSA_MAX_0
#define MC178_FIRST_REG 0x04d0 // MC_SD_PTSA_RATE_0
#define MC178_LAST_REG 0x04d0 // MC_SD_PTSA_RATE_0
#define MC179_FIRST_REG 0x04dc // MC_AHB_PTSA_RATE_0
#define MC179_LAST_REG 0x04dc // MC_AHB_PTSA_RATE_0
#define MC180_FIRST_REG 0x0510 // MC_FTOP_PTSA_MIN_0
#define MC180_LAST_REG 0x0510 // MC_FTOP_PTSA_MIN_0
#define MC181_FIRST_REG 0x0460 // MC_SMMU_SMMU_PTSA_MAX_0
#define MC181_LAST_REG 0x0460 // MC_SMMU_SMMU_PTSA_MAX_0
#define MC182_FIRST_REG 0x0444 // MC_RING2_PTSA_MIN_0
#define MC182_LAST_REG 0x0444 // MC_RING2_PTSA_MIN_0
#define MC183_FIRST_REG 0x04e8 // MC_APB_PTSA_RATE_0
#define MC183_LAST_REG 0x04e8 // MC_APB_PTSA_RATE_0
#define MC184_FIRST_REG 0x04c8 // MC_MSE_PTSA_MIN_0
#define MC184_LAST_REG 0x04c8 // MC_MSE_PTSA_MIN_0
#define MC185_FIRST_REG 0x0518 // MC_HOST_PTSA_RATE_0
#define MC185_LAST_REG 0x0518 // MC_HOST_PTSA_RATE_0
#define MC186_FIRST_REG 0x0434 // MC_VE_PTSA_RATE_0
#define MC186_LAST_REG 0x0434 // MC_VE_PTSA_RATE_0
#define MC187_FIRST_REG 0x04e4 // MC_AHB_PTSA_MAX_0
#define MC187_LAST_REG 0x04e4 // MC_AHB_PTSA_MAX_0
#define MC188_FIRST_REG 0x04bc // MC_SAX_PTSA_MIN_0
#define MC188_LAST_REG 0x04bc // MC_SAX_PTSA_MIN_0
#define MC189_FIRST_REG 0x045c // MC_SMMU_SMMU_PTSA_MIN_0
#define MC189_LAST_REG 0x045c // MC_SMMU_SMMU_PTSA_MIN_0
#define MC190_FIRST_REG 0x04a4 // MC_ISP_PTSA_MIN_0
#define MC190_LAST_REG 0x04a4 // MC_ISP_PTSA_MIN_0
#define MC191_FIRST_REG 0x0520 // MC_HOST_PTSA_MAX_0
#define MC191_LAST_REG 0x0520 // MC_HOST_PTSA_MAX_0
#define MC192_FIRST_REG 0x0470 // MC_R0_DISB_PTSA_RATE_0
#define MC192_LAST_REG 0x0470 // MC_R0_DISB_PTSA_RATE_0
#define MC193_FIRST_REG 0x04c0 // MC_SAX_PTSA_MAX_0
#define MC193_LAST_REG 0x04c0 // MC_SAX_PTSA_MAX_0
#define MC194_FIRST_REG 0x0438 // MC_VE_PTSA_MIN_0
#define MC194_LAST_REG 0x0438 // MC_VE_PTSA_MIN_0
#define MC195_FIRST_REG 0x0540 // MC_GK_PTSA_MIN_0
#define MC195_LAST_REG 0x0540 // MC_GK_PTSA_MIN_0
#define MC196_FIRST_REG 0x04cc // MC_MSE_PTSA_MAX_0
#define MC196_LAST_REG 0x04cc // MC_MSE_PTSA_MAX_0
#define MC197_FIRST_REG 0x0430 // MC_DISB_PTSA_MAX_0
#define MC197_LAST_REG 0x0430 // MC_DISB_PTSA_MAX_0
#define MC198_FIRST_REG 0x042c // MC_DISB_PTSA_MIN_0
#define MC198_LAST_REG 0x042c // MC_DISB_PTSA_MIN_0
#define MC199_FIRST_REG 0x0458 // MC_SMMU_SMMU_PTSA_RATE_0
#define MC199_LAST_REG 0x0458 // MC_SMMU_SMMU_PTSA_RATE_0
#define MC200_FIRST_REG 0x0494 // MC_VE2_PTSA_RATE_0
#define MC200_LAST_REG 0x0494 // MC_VE2_PTSA_RATE_0
#define MC201_FIRST_REG 0x0504 // MC_VD_PTSA_MIN_0
#define MC201_LAST_REG 0x0508 // MC_VD_PTSA_MAX_0
#define MC202_FIRST_REG 0x053c // MC_GK_PTSA_RATE_0
#define MC202_LAST_REG 0x053c // MC_GK_PTSA_RATE_0
#define MC203_FIRST_REG 0x0960 // MC_PTSA_GRANT_DECREMENT_0
#define MC203_LAST_REG 0x0960 // MC_PTSA_GRANT_DECREMENT_0
#define MC204_FIRST_REG 0x02e4 // MC_LATENCY_ALLOWANCE_AVPC_0_0
#define MC204_LAST_REG 0x02e4 // MC_LATENCY_ALLOWANCE_AVPC_0_0
#define MC205_FIRST_REG 0x0380 // MC_LATENCY_ALLOWANCE_XUSB_1_0
#define MC205_LAST_REG 0x0384 // MC_LATENCY_ALLOWANCE_ISP2B_0_0
#define MC206_FIRST_REG 0x03bc // MC_LATENCY_ALLOWANCE_SDMMCAA_0_0
#define MC206_LAST_REG 0x03bc // MC_LATENCY_ALLOWANCE_SDMMCAA_0_0
#define MC207_FIRST_REG 0x0324 // MC_LATENCY_ALLOWANCE_MPCORELP_0_0
#define MC207_LAST_REG 0x0324 // MC_LATENCY_ALLOWANCE_MPCORELP_0_0
#define MC208_FIRST_REG 0x03b8 // MC_LATENCY_ALLOWANCE_SDMMCA_0_0
#define MC208_LAST_REG 0x03b8 // MC_LATENCY_ALLOWANCE_SDMMCA_0_0
#define MC209_FIRST_REG 0x0370 // MC_LATENCY_ALLOWANCE_ISP2_0_0
#define MC209_LAST_REG 0x0374 // MC_LATENCY_ALLOWANCE_ISP2_1_0
#define MC210_FIRST_REG 0x02e8 // MC_LATENCY_ALLOWANCE_DC_0_0
#define MC210_LAST_REG 0x02e8 // MC_LATENCY_ALLOWANCE_DC_0_0
#define MC211_FIRST_REG 0x0394 // MC_LATENCY_ALLOWANCE_VIC_0_0
#define MC211_LAST_REG 0x0394 // MC_LATENCY_ALLOWANCE_VIC_0_0
#define MC212_FIRST_REG 0x0360 // MC_LATENCY_ALLOWANCE_VDE_3_0
#define MC212_LAST_REG 0x0360 // MC_LATENCY_ALLOWANCE_VDE_3_0
#define MC213_FIRST_REG 0x02f8 // MC_LATENCY_ALLOWANCE_DCB_1_0
#define MC213_LAST_REG 0x02fc // MC_LATENCY_ALLOWANCE_DCB_2_0
#define MC214_FIRST_REG 0x0390 // MC_LATENCY_ALLOWANCE_TSEC_0_0
#define MC214_LAST_REG 0x0390 // MC_LATENCY_ALLOWANCE_TSEC_0_0
#define MC215_FIRST_REG 0x02f0 // MC_LATENCY_ALLOWANCE_DC_2_0
#define MC215_LAST_REG 0x02f0 // MC_LATENCY_ALLOWANCE_DC_2_0
#define MC216_FIRST_REG 0x0694 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0
#define MC216_LAST_REG 0x0694 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0
#define MC217_FIRST_REG 0x035c // MC_LATENCY_ALLOWANCE_VDE_2_0
#define MC217_LAST_REG 0x035c // MC_LATENCY_ALLOWANCE_VDE_2_0
#define MC218_FIRST_REG 0x0348 // MC_LATENCY_ALLOWANCE_PPCS_1_0
#define MC218_LAST_REG 0x0348 // MC_LATENCY_ALLOWANCE_PPCS_1_0
#define MC219_FIRST_REG 0x037c // MC_LATENCY_ALLOWANCE_XUSB_0_0
#define MC219_LAST_REG 0x037c // MC_LATENCY_ALLOWANCE_XUSB_0_0
#define MC220_FIRST_REG 0x0328 // MC_LATENCY_ALLOWANCE_MSENC_0_0
#define MC220_LAST_REG 0x0328 // MC_LATENCY_ALLOWANCE_MSENC_0_0
#define MC221_FIRST_REG 0x0344 // MC_LATENCY_ALLOWANCE_PPCS_0_0
#define MC221_LAST_REG 0x0344 // MC_LATENCY_ALLOWANCE_PPCS_0_0
#define MC222_FIRST_REG 0x02e0 // MC_LATENCY_ALLOWANCE_AFI_0_0
#define MC222_LAST_REG 0x02e0 // MC_LATENCY_ALLOWANCE_AFI_0_0
#define MC223_FIRST_REG 0x0698 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0
#define MC223_LAST_REG 0x0698 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0
#define MC224_FIRST_REG 0x0354 // MC_LATENCY_ALLOWANCE_VDE_0_0
#define MC224_LAST_REG 0x0354 // MC_LATENCY_ALLOWANCE_VDE_0_0
#define MC225_FIRST_REG 0x02ec // MC_LATENCY_ALLOWANCE_DC_1_0
#define MC225_LAST_REG 0x02ec // MC_LATENCY_ALLOWANCE_DC_1_0
#define MC226_FIRST_REG 0x06a0 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0
#define MC226_LAST_REG 0x06a0 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0
#define MC227_FIRST_REG 0x0358 // MC_LATENCY_ALLOWANCE_VDE_1_0
#define MC227_LAST_REG 0x0358 // MC_LATENCY_ALLOWANCE_VDE_1_0
#define MC228_FIRST_REG 0x03a4 // MC_LATENCY_ALLOWANCE_A9AVP_0_0
#define MC228_LAST_REG 0x03a4 // MC_LATENCY_ALLOWANCE_A9AVP_0_0
#define MC229_FIRST_REG 0x03c0 // MC_LATENCY_ALLOWANCE_SDMMC_0_0
#define MC229_LAST_REG 0x03c0 // MC_LATENCY_ALLOWANCE_SDMMC_0_0
#define MC230_FIRST_REG 0x02f4 // MC_LATENCY_ALLOWANCE_DCB_0_0
#define MC230_LAST_REG 0x02f4 // MC_LATENCY_ALLOWANCE_DCB_0_0
#define MC231_FIRST_REG 0x0314 // MC_LATENCY_ALLOWANCE_HC_1_0
#define MC231_LAST_REG 0x0314 // MC_LATENCY_ALLOWANCE_HC_1_0
#define MC232_FIRST_REG 0x034c // MC_LATENCY_ALLOWANCE_PTC_0_0
#define MC232_LAST_REG 0x034c // MC_LATENCY_ALLOWANCE_PTC_0_0
#define MC233_FIRST_REG 0x0320 // MC_LATENCY_ALLOWANCE_MPCORE_0_0
#define MC233_LAST_REG 0x0320 // MC_LATENCY_ALLOWANCE_MPCORE_0_0
#define MC234_FIRST_REG 0x0398 // MC_LATENCY_ALLOWANCE_VI2_0_0
#define MC234_LAST_REG 0x0398 // MC_LATENCY_ALLOWANCE_VI2_0_0
#define MC235_FIRST_REG 0x069c // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0
#define MC235_LAST_REG 0x069c // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0
#define MC236_FIRST_REG 0x06a4 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0
#define MC236_LAST_REG 0x06a4 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0
#define MC237_FIRST_REG 0x0350 // MC_LATENCY_ALLOWANCE_SATA_0_0
#define MC237_LAST_REG 0x0350 // MC_LATENCY_ALLOWANCE_SATA_0_0
#define MC238_FIRST_REG 0x0690 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0
#define MC238_LAST_REG 0x0690 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0
#define MC239_FIRST_REG 0x0310 // MC_LATENCY_ALLOWANCE_HC_0_0
#define MC239_LAST_REG 0x0310 // MC_LATENCY_ALLOWANCE_HC_0_0
#define MC240_FIRST_REG 0x03c8 // MC_LATENCY_ALLOWANCE_DC_3_0
#define MC240_LAST_REG 0x03c8 // MC_LATENCY_ALLOWANCE_DC_3_0
#define MC241_FIRST_REG 0x03ac // MC_LATENCY_ALLOWANCE_GPU_0_0
#define MC241_LAST_REG 0x03ac // MC_LATENCY_ALLOWANCE_GPU_0_0
#define MC242_FIRST_REG 0x03c4 // MC_LATENCY_ALLOWANCE_SDMMCAB_0_0
#define MC242_LAST_REG 0x03c4 // MC_LATENCY_ALLOWANCE_SDMMCAB_0_0
#define MC243_FIRST_REG 0x0388 // MC_LATENCY_ALLOWANCE_ISP2B_1_0
#define MC243_LAST_REG 0x0388 // MC_LATENCY_ALLOWANCE_ISP2B_1_0
#define MC244_FIRST_REG 0x0318 // MC_LATENCY_ALLOWANCE_HDA_0_0
#define MC244_LAST_REG 0x0318 // MC_LATENCY_ALLOWANCE_HDA_0_0
#define MC245_FIRST_REG 0x08a8 // MC_MIN_LENGTH_DCB_2_0
#define MC245_LAST_REG 0x08a8 // MC_MIN_LENGTH_DCB_2_0
#define MC246_FIRST_REG 0x0950 // MC_MIN_LENGTH_A9AVP_0_0
#define MC246_LAST_REG 0x0950 // MC_MIN_LENGTH_A9AVP_0_0
#define MC247_FIRST_REG 0x093c // MC_MIN_LENGTH_TSEC_0_0
#define MC247_LAST_REG 0x093c // MC_MIN_LENGTH_TSEC_0_0
#define MC248_FIRST_REG 0x0898 // MC_MIN_LENGTH_DC_1_0
#define MC248_LAST_REG 0x0898 // MC_MIN_LENGTH_DC_1_0
#define MC249_FIRST_REG 0x0930 // MC_MIN_LENGTH_ISP2B_0_0
#define MC249_LAST_REG 0x0930 // MC_MIN_LENGTH_ISP2B_0_0
#define MC250_FIRST_REG 0x0944 // MC_MIN_LENGTH_VI2_0_0
#define MC250_LAST_REG 0x0944 // MC_MIN_LENGTH_VI2_0_0
#define MC251_FIRST_REG 0x090c // MC_MIN_LENGTH_VDE_3_0
#define MC251_LAST_REG 0x090c // MC_MIN_LENGTH_VDE_3_0
#define MC252_FIRST_REG 0x08a0 // MC_MIN_LENGTH_DCB_0_0
#define MC252_LAST_REG 0x08a4 // MC_MIN_LENGTH_DCB_1_0
#define MC253_FIRST_REG 0x08f4 // MC_MIN_LENGTH_PPCS_1_0
#define MC253_LAST_REG 0x08f4 // MC_MIN_LENGTH_PPCS_1_0
#define MC254_FIRST_REG 0x08d0 // MC_MIN_LENGTH_MPCORELP_0_0
#define MC254_LAST_REG 0x08d0 // MC_MIN_LENGTH_MPCORELP_0_0
#define MC255_FIRST_REG 0x08c4 // MC_MIN_LENGTH_HDA_0_0
#define MC255_LAST_REG 0x08c4 // MC_MIN_LENGTH_HDA_0_0
#define MC256_FIRST_REG 0x0b18 // MC_MIN_LENGTH_SDMMC_0_0
#define MC256_LAST_REG 0x0b18 // MC_MIN_LENGTH_SDMMC_0_0
#define MC257_FIRST_REG 0x0934 // MC_MIN_LENGTH_ISP2B_1_0
#define MC257_LAST_REG 0x0934 // MC_MIN_LENGTH_ISP2B_1_0
#define MC258_FIRST_REG 0x08c0 // MC_MIN_LENGTH_HC_1_0
#define MC258_LAST_REG 0x08c0 // MC_MIN_LENGTH_HC_1_0
#define MC259_FIRST_REG 0x0b20 // MC_MIN_LENGTH_DC_3_0
#define MC259_LAST_REG 0x0b20 // MC_MIN_LENGTH_DC_3_0
#define MC260_FIRST_REG 0x0890 // MC_MIN_LENGTH_AVPC_0_0
#define MC260_LAST_REG 0x0890 // MC_MIN_LENGTH_AVPC_0_0
#define MC261_FIRST_REG 0x0940 // MC_MIN_LENGTH_VIC_0_0
#define MC261_LAST_REG 0x0940 // MC_MIN_LENGTH_VIC_0_0
#define MC262_FIRST_REG 0x091c // MC_MIN_LENGTH_ISP2_0_0
#define MC262_LAST_REG 0x091c // MC_MIN_LENGTH_ISP2_0_0
#define MC263_FIRST_REG 0x08bc // MC_MIN_LENGTH_HC_0_0
#define MC263_LAST_REG 0x08bc // MC_MIN_LENGTH_HC_0_0
#define MC264_FIRST_REG 0x08fc // MC_MIN_LENGTH_SATA_0_0
#define MC264_LAST_REG 0x08fc // MC_MIN_LENGTH_SATA_0_0
#define MC265_FIRST_REG 0x0908 // MC_MIN_LENGTH_VDE_2_0
#define MC265_LAST_REG 0x0908 // MC_MIN_LENGTH_VDE_2_0
#define MC266_FIRST_REG 0x0894 // MC_MIN_LENGTH_DC_0_0
#define MC266_LAST_REG 0x0894 // MC_MIN_LENGTH_DC_0_0
#define MC267_FIRST_REG 0x092c // MC_MIN_LENGTH_XUSB_1_0
#define MC267_LAST_REG 0x092c // MC_MIN_LENGTH_XUSB_1_0
#define MC268_FIRST_REG 0x089c // MC_MIN_LENGTH_DC_2_0
#define MC268_LAST_REG 0x089c // MC_MIN_LENGTH_DC_2_0
#define MC269_FIRST_REG 0x0b14 // MC_MIN_LENGTH_SDMMCAA_0_0
#define MC269_LAST_REG 0x0b14 // MC_MIN_LENGTH_SDMMCAA_0_0
#define MC270_FIRST_REG 0x0b04 // MC_MIN_LENGTH_GPU_0_0
#define MC270_LAST_REG 0x0b04 // MC_MIN_LENGTH_GPU_0_0
#define MC271_FIRST_REG 0x088c // MC_MIN_LENGTH_AFI_0_0
#define MC271_LAST_REG 0x088c // MC_MIN_LENGTH_AFI_0_0
#define MC272_FIRST_REG 0x08f0 // MC_MIN_LENGTH_PPCS_0_0
#define MC272_LAST_REG 0x08f0 // MC_MIN_LENGTH_PPCS_0_0
#define MC273_FIRST_REG 0x0920 // MC_MIN_LENGTH_ISP2_1_0
#define MC273_LAST_REG 0x0920 // MC_MIN_LENGTH_ISP2_1_0
#define MC274_FIRST_REG 0x0928 // MC_MIN_LENGTH_XUSB_0_0
#define MC274_LAST_REG 0x0928 // MC_MIN_LENGTH_XUSB_0_0
#define MC275_FIRST_REG 0x08cc // MC_MIN_LENGTH_MPCORE_0_0
#define MC275_LAST_REG 0x08cc // MC_MIN_LENGTH_MPCORE_0_0
#define MC276_FIRST_REG 0x0904 // MC_MIN_LENGTH_VDE_1_0
#define MC276_LAST_REG 0x0904 // MC_MIN_LENGTH_VDE_1_0
#define MC277_FIRST_REG 0x0b10 // MC_MIN_LENGTH_SDMMCA_0_0
#define MC277_LAST_REG 0x0b10 // MC_MIN_LENGTH_SDMMCA_0_0
#define MC278_FIRST_REG 0x08d4 // MC_MIN_LENGTH_MSENC_0_0
#define MC278_LAST_REG 0x08d4 // MC_MIN_LENGTH_MSENC_0_0
#define MC279_FIRST_REG 0x0b1c // MC_MIN_LENGTH_SDMMCAB_0_0
#define MC279_LAST_REG 0x0b1c // MC_MIN_LENGTH_SDMMCAB_0_0
#define MC280_FIRST_REG 0x08f8 // MC_MIN_LENGTH_PTC_0_0
#define MC280_LAST_REG 0x08f8 // MC_MIN_LENGTH_PTC_0_0
#define MC281_FIRST_REG 0x0900 // MC_MIN_LENGTH_VDE_0_0
#define MC281_LAST_REG 0x0900 // MC_MIN_LENGTH_VDE_0_0
#define MC282_FIRST_REG 0x0968 // MC_EMEM_ARB_OVERRIDE_1_0
#define MC282_LAST_REG 0x0968 // MC_EMEM_ARB_OVERRIDE_1_0
#define MC283_FIRST_REG 0x0984 // MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0
#define MC283_LAST_REG 0x0988 // MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0
#define MC284_FIRST_REG 0x0990 // MC_EMEM_ARB_STATS_0_0
#define MC284_LAST_REG 0x0994 // MC_EMEM_ARB_STATS_1_0
#define MC285_FIRST_REG 0x09a0 // MC_MTS_CARVEOUT_BOM_0
#define MC285_LAST_REG 0x09b4 // MC_ERR_MTS_ADR_0
#define MC286_FIRST_REG 0x09c0 // MC_EMEM_BANK_SWIZZLE_CFG0_0
#define MC286_LAST_REG 0x09d0 // MC_ERR_APB_ASID_UPDATE_STATUS_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMC_H_INC_
