// Seed: 1936012057
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    output supply1 id_4
);
  parameter integer id_6 = "";
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input wand id_8,
    output logic id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12
);
  always @(*)
    if (1)
      if (1) id_9 <= -1'b0;
      else id_9 <= 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_5,
      id_4
  );
endmodule
