
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sun Nov 26 21:49:22 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   149          10  {sys_clk}                                       
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5306           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        266           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    2113           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)    2273           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                   383           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1710           1  {rgmii_rxc}                                     
 DebugCore_JCLK                 50.000       {0 25}         Declared                    92           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE              100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     188.147 MHz         20.000          5.315         14.685
 ddrphy_clkin               100.000 MHz     126.582 MHz         10.000          7.900          2.100
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     251.699 MHz         11.900          3.973          7.927
 cmos2_pclk                  84.034 MHz     359.842 MHz         11.900          2.779          9.121
 cmos1_pclk_16bit            42.017 MHz      81.633 MHz         23.800         12.250          5.775
 cmos2_pclk_16bit            42.017 MHz      76.947 MHz         23.800         12.996          5.402
 pix_clk                     78.000 MHz     136.850 MHz         12.821          7.307          5.513
 cfg_clk                     10.000 MHz     185.151 MHz        100.000          5.401         94.599
 clk_25M                     25.000 MHz     271.592 MHz         40.000          3.682         36.318
 pix_clk_in                 148.500 MHz     219.732 MHz          6.734          4.551          2.183
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     108.389 MHz       1000.000          9.226        990.774
 DebugCore_JCLK              20.000 MHz     213.584 MHz         50.000          4.682         45.318
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.685       0.000              0            471
 ddrphy_clkin           ddrphy_clkin                 2.100       0.000              0          19668
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   7.927       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.121       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             5.775       0.000              0          13751
 cmos2_pclk_16bit       cmos2_pclk_16bit             5.402       0.000              0          14364
 pix_clk                pix_clk                      5.513       0.000              0           1582
 cfg_clk                cfg_clk                     94.599       0.000              0           1102
 clk_25M                clk_25M                     36.318       0.000              0             31
 pix_clk_in             pix_clk_in                   2.183       0.000              0           1506
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   990.774       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.693       0.000              0            236
 DebugCore_CAPTURE      DebugCore_JCLK              24.825       0.000              0             90
 DebugCore_JCLK         DebugCore_CAPTURE           44.257       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.246       0.000              0            471
 ddrphy_clkin           ddrphy_clkin                -0.029      -0.029              1          19668
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.449       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.161      -1.066             24          13751
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.167      -1.012             23          14364
 pix_clk                pix_clk                      0.341       0.000              0           1582
 cfg_clk                cfg_clk                      0.318       0.000              0           1102
 clk_25M                clk_25M                      0.428       0.000              0             31
 pix_clk_in             pix_clk_in                   0.186       0.000              0           1506
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.312       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.316       0.000              0            236
 DebugCore_CAPTURE      DebugCore_JCLK              21.079       0.000              0             90
 DebugCore_JCLK         DebugCore_CAPTURE            4.157       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.393       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.279       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.886       0.000              0            286
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.623       0.000              0            426
 pix_clk                pix_clk                      9.377       0.000              0             56
 cfg_clk                cfg_clk                     96.907       0.000              0              1
 pix_clk_in             pix_clk_in                   3.719       0.000              0             28
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.915       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.605       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.998       0.000              0            286
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.512       0.000              0            426
 pix_clk                pix_clk                      0.631       0.000              0             56
 cfg_clk                cfg_clk                      1.586       0.000              0              1
 pix_clk_in             pix_clk_in                   0.809       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            149
 ddrphy_clkin                                        3.100       0.000              0           5306
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           2113
 cmos2_pclk_16bit                                   10.000       0.000              0           2273
 pix_clk                                             4.893       0.000              0            266
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
 DebugCore_JCLK                                     24.102       0.000              0             92
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.201       0.000              0            471
 ddrphy_clkin           ddrphy_clkin                 4.265       0.000              0          19668
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.990       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.833       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.484       0.000              0          13751
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.251       0.000              0          14364
 pix_clk                pix_clk                      7.469       0.000              0           1582
 cfg_clk                cfg_clk                     96.158       0.000              0           1102
 clk_25M                clk_25M                     37.358       0.000              0             31
 pix_clk_in             pix_clk_in                   3.385       0.000              0           1506
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.496       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              24.071       0.000              0            236
 DebugCore_CAPTURE      DebugCore_JCLK              24.545       0.000              0             90
 DebugCore_JCLK         DebugCore_CAPTURE           46.179       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.252       0.000              0            471
 ddrphy_clkin           ddrphy_clkin                -0.079      -0.079              1          19668
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.114       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.262       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.169      -2.577             37          13751
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.174      -2.248             29          14364
 pix_clk                pix_clk                      0.266       0.000              0           1582
 cfg_clk                cfg_clk                      0.256       0.000              0           1102
 clk_25M                clk_25M                      0.337       0.000              0             31
 pix_clk_in             pix_clk_in                   0.102       0.000              0           1506
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.251       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.255       0.000              0            236
 DebugCore_CAPTURE      DebugCore_JCLK              22.680       0.000              0             90
 DebugCore_JCLK         DebugCore_CAPTURE            2.779       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.734       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.520       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.989       0.000              0            286
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.765       0.000              0            426
 pix_clk                pix_clk                     10.369       0.000              0             56
 cfg_clk                cfg_clk                     97.749       0.000              0              1
 pix_clk_in             pix_clk_in                   4.534       0.000              0             28
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.697       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.376       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.654       0.000              0            286
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.323       0.000              0            426
 pix_clk                pix_clk                      0.467       0.000              0             56
 cfg_clk                cfg_clk                      1.164       0.000              0              1
 pix_clk_in             pix_clk_in                   0.458       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            149
 ddrphy_clkin                                        3.480       0.000              0           5306
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   10.380       0.000              0           2113
 cmos2_pclk_16bit                                   10.380       0.000              0           2273
 pix_clk                                             5.197       0.000              0            266
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
 DebugCore_JCLK                                     24.282       0.000              0             92
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.403       6.121         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.468       6.589 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.483       7.072         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.459       7.531 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.525       8.056         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.487       8.543 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.313       8.856         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.487       9.343 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.407       9.750         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.184       9.934 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.934         ntR1570          
 CLMA_70_200/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.934         Logic Levels: 5  
                                                                                   Logic: 2.376ns(52.718%), Route: 2.131ns(47.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                   9.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.403       6.121         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.468       6.589 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.483       7.072         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.459       7.531 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.525       8.056         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.487       8.543 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.313       8.856         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.487       9.343 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.407       9.750         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.184       9.934 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.934         ntR1570          
 CLMA_70_200/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.934         Logic Levels: 5  
                                                                                   Logic: 2.376ns(52.718%), Route: 2.131ns(47.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                   9.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.403       6.121         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.468       6.589 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.483       7.072         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.459       7.531 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.525       8.056         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.487       8.543 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.313       8.856         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.487       9.343 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.407       9.750         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.184       9.934 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.934         ntR1570          
 CLMA_70_200/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.934         Logic Levels: 5  
                                                                                   Logic: 2.376ns(52.718%), Route: 2.131ns(47.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                   9.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.685                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  4.119
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       2.916       4.119         nt_sys_clk       
 CLMA_138_60/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_138_60/Q3                    tco                   0.221       4.340 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.364       4.704         power_on_delay_inst/cnt2 [0]
 CLMA_138_48/B0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10

 Data arrival time                                                   4.704         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.778%), Route: 0.364ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       3.653       5.107         nt_sys_clk       
 CLMA_138_48/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.569       4.538                          
 clock uncertainty                                       0.000       4.538                          

 Hold time                                              -0.080       4.458                          

 Data required time                                                  4.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.458                          
 Data arrival time                                                   4.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  4.119
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       2.916       4.119         nt_sys_clk       
 CLMA_138_60/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_138_60/Q3                    tco                   0.221       4.340 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.383       4.723         power_on_delay_inst/cnt2 [0]
 CLMA_138_48/A0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00

 Data arrival time                                                   4.723         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.589%), Route: 0.383ns(63.411%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       3.653       5.107         nt_sys_clk       
 CLMA_138_48/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.569       4.538                          
 clock uncertainty                                       0.000       4.538                          

 Hold time                                              -0.094       4.444                          

 Data required time                                                  4.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.444                          
 Data arrival time                                                   4.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_gamma/u_btn_deb/cnt[0][6]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_gamma/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  2.589
  Clock Pessimism Removal :  -0.354

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.386       2.589         nt_sys_clk       
 CLMS_282_133/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][6]/opit_0_A2Q21/CLK

 CLMS_282_133/Q0                   tco                   0.222       2.811 f       key_ctl_gamma/u_btn_deb/cnt[0][6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.086       2.897         key_ctl_gamma/u_btn_deb/cnt[0] [5]
                                   td                    0.236       3.133 r       key_ctl_gamma/u_btn_deb/cnt[0][6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.133         key_ctl_gamma/u_btn_deb/_N13950
 CLMS_282_133/COUT                 td                    0.049       3.182 f       key_ctl_gamma/u_btn_deb/cnt[0][8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.182         key_ctl_gamma/u_btn_deb/_N13952
 CLMS_282_137/CIN                                                          f       key_ctl_gamma/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.182         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.497%), Route: 0.086ns(14.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.884       3.338         nt_sys_clk       
 CLMS_282_137/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.354       2.984                          
 clock uncertainty                                       0.000       2.984                          

 Hold time                                              -0.082       2.902                          

 Data required time                                                  2.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.902                          
 Data arrival time                                                   3.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.708      11.077         ntclkbufg_0      
 DRM_178_252/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_252/QB0[2]                tco                   2.307      13.384 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.502      14.886         fram_buf/wr_buf/wr_cell3/rd_wdata [60]
 CLMA_118_236/Y0                   td                    0.294      15.180 f       fram_buf/wr_buf/N39_19[60]/gateop_perm/Z
                                   net (fanout=1)        1.379      16.559         fram_buf/wr_buf/_N30159
 CLMA_90_308/Y3                    td                    0.210      16.769 r       fram_buf/wr_buf/N39_20[60]/gateop_perm/Z
                                   net (fanout=1)        0.786      17.555         fram_buf/wr_buf/_N30415
 CLMA_78_324/Y1                    td                    0.212      17.767 r       fram_buf/wr_buf/N39_21[60]/gateop_perm/Z
                                   net (fanout=2)        0.607      18.374         axi_wdata[60]    
 CLMA_90_320/D0                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  18.374         Logic Levels: 3  
                                                                                   Logic: 3.023ns(41.428%), Route: 4.274ns(58.572%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.652      20.507         ntclkbufg_0      
 CLMA_90_320/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.197      20.474                          

 Data required time                                                 20.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.474                          
 Data arrival time                                                  18.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.100                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_82_232/QB0[13]                tco                   2.307      13.261 f       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/DOB[13]
                                   net (fanout=1)        1.832      15.093         fram_buf/ddr_wdata4 [188]
 CLMA_150_260/Y3                   td                    0.210      15.303 r       fram_buf/wr_buf/N39_19[188]/gateop_perm/Z
                                   net (fanout=1)        1.405      16.708         fram_buf/wr_buf/_N30287
 CLMA_94_320/Y0                    td                    0.210      16.918 r       fram_buf/wr_buf/N39_20[188]/gateop_perm/Z
                                   net (fanout=1)        0.615      17.533         fram_buf/wr_buf/_N30543
 CLMS_78_325/Y1                    td                    0.212      17.745 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[188]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.608      18.353         axi_wdata[188]   
 CLMA_90_320/D4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.353         Logic Levels: 3  
                                                                                   Logic: 2.939ns(39.722%), Route: 4.460ns(60.278%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.652      20.507         ntclkbufg_0      
 CLMA_90_320/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.120      20.551                          

 Data required time                                                 20.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.551                          
 Data arrival time                                                  18.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.704      11.949         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_66_208/Y3                    td                    0.210      12.159 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.555      12.714         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      13.041 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.041         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_74_213/Y3                    td                    0.501      13.542 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.940         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_78_216/Y3                    td                    0.210      14.150 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.522      14.672         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_94_217/COUT                  td                    0.507      15.179 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.179         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N13412
 CLMS_94_221/Y0                    td                    0.269      15.448 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.424      15.872         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_98_228/Y0                    td                    0.285      16.157 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.972      17.129         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23857
 CLMS_94_225/Y3                    td                    0.210      17.339 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[2]/gateop_perm/Z
                                   net (fanout=1)        0.598      17.937         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23929
 CLMA_98_212/C2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.937         Logic Levels: 7  
                                                                                   Logic: 2.810ns(40.241%), Route: 4.173ns(59.759%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      20.386         ntclkbufg_0      
 CLMA_98_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.391      20.177                          

 Data required time                                                 20.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.177                          
 Data arrival time                                                  17.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMS_66_185/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.365      10.973         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_62_177/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD

 Data arrival time                                                  10.973         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.819%), Route: 0.365ns(62.181%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMS_62_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.973                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMS_66_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMS_66_177/Y2                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.411      11.081         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_50_177/CD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                  11.081         Logic Levels: 0  
                                                                                   Logic: 0.284ns(40.863%), Route: 0.411ns(59.137%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMS_50_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.086      10.694         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal_done
 CLMA_94_212/A0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.694         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.094      10.492                          

 Data required time                                                 10.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.492                          
 Data arrival time                                                  10.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.197       6.577 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.996       8.573         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   8.573         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.924%), Route: 2.566ns(84.076%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.927                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.197       6.577 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.996       8.573         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   8.573         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.924%), Route: 2.566ns(84.076%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.927                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.570       6.380         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.197       6.577 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.996       8.573         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   8.573         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.924%), Route: 2.566ns(84.076%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.927                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_154_72/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.495         cmos1_8_16bit/enble
 CLMA_154_72/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_72/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_274_20/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_274_20/Q0                    tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.212       5.626         cmos1_8_16bit/pdata_i_reg [3]
 CLMA_274_24/M2                                                            r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_154_57/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_154_57/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         cmos1_8_16bit/de_out1
 CLMA_154_57/A1                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_57/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.121       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.267                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.572
  Launch Clock Delay      :  6.224
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.289       6.513 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.591       7.104         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.341       7.445 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.637       8.082         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.630ns(33.907%), Route: 1.228ns(66.093%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841      15.941         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.941 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.472         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.598      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.121                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.572
  Launch Clock Delay      :  6.224
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.289       6.513 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.591       7.104         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.341       7.445 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.637       8.082         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.630ns(33.907%), Route: 1.228ns(66.093%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841      15.941         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.941 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.472         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.598      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.121                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.572
  Launch Clock Delay      :  6.224
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.289       6.513 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.591       7.104         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.341       7.445 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.637       8.082         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.630ns(33.907%), Route: 1.228ns(66.093%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841      15.941         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.941 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.472         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.598      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.121                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.224
  Launch Clock Delay      :  5.572
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841       4.041         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.041 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.572         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_134_25/Q1                    tco                   0.224       5.796 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.187       5.983         cmos2_8_16bit/de_i_r
 CLMS_134_25/A3                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.983         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.652       5.572                          
 clock uncertainty                                       0.200       5.772                          

 Hold time                                              -0.238       5.534                          

 Data required time                                                  5.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.534                          
 Data arrival time                                                   5.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.224
  Launch Clock Delay      :  5.572
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841       4.041         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.041 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.572         ntclkbufg_8      
 CLMA_154_12/CLK                                                           r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_154_12/Q1                    tco                   0.229       5.801 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.454       6.255         cmos2_d_d0[0]    
 CLMA_150_12/M0                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   6.255         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.529%), Route: 0.454ns(66.471%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMA_150_12/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.616       5.608                          
 clock uncertainty                                       0.200       5.808                          

 Hold time                                              -0.014       5.794                          

 Data required time                                                  5.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.794                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.224
  Launch Clock Delay      :  5.572
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.841       4.041         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.041 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.572         ntclkbufg_8      
 CLMA_174_12/CLK                                                           r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_174_12/Q3                    tco                   0.226       5.798 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.452       6.250         cmos2_d_d0[3]    
 CLMS_174_13/M1                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   6.250         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.333%), Route: 0.452ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.188       4.639         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.639 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.224         ntclkbufg_8      
 CLMS_174_13/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.601                          
 clock uncertainty                                       0.200       5.801                          

 Hold time                                              -0.014       5.787                          

 Data required time                                                  5.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.787                          
 Data arrival time                                                   6.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.413      18.767         cmos1_mix/saturation_de
 CLMA_194_177/Y0                   td                    0.196      18.963 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7_1/gateop_perm/Z
                                   net (fanout=25)       1.344      20.307         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMS_166_249/Y2                   td                    0.210      20.517 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.622      21.139         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_150_252/Y1                   td                    0.468      21.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0_we_6/gateop_perm/Z
                                   net (fanout=16)       1.791      23.398         cmos1_mix/u_up_median_filter/_N15329
 CLMS_114_241/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WE

 Data arrival time                                                  23.398         Logic Levels: 3  
                                                                                   Logic: 1.192ns(22.231%), Route: 4.170ns(77.769%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMS_114_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WCLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.434      29.173                          

 Data required time                                                 29.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.173                          
 Data arrival time                                                  23.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.775                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.413      18.767         cmos1_mix/saturation_de
 CLMA_194_177/Y0                   td                    0.196      18.963 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7_1/gateop_perm/Z
                                   net (fanout=25)       1.344      20.307         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMS_166_249/Y2                   td                    0.210      20.517 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.622      21.139         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_150_252/Y1                   td                    0.468      21.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0_we_6/gateop_perm/Z
                                   net (fanout=16)       1.791      23.398         cmos1_mix/u_up_median_filter/_N15329
 CLMS_114_241/RS                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WE

 Data arrival time                                                  23.398         Logic Levels: 3  
                                                                                   Logic: 1.192ns(22.231%), Route: 4.170ns(77.769%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMS_114_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WCLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.434      29.173                          

 Data required time                                                 29.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.173                          
 Data arrival time                                                  23.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.775                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_3/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.413      18.767         cmos1_mix/saturation_de
 CLMA_194_177/Y0                   td                    0.196      18.963 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7_1/gateop_perm/Z
                                   net (fanout=25)       1.344      20.307         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMS_166_249/Y2                   td                    0.210      20.517 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.622      21.139         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_150_252/Y1                   td                    0.468      21.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0_we_6/gateop_perm/Z
                                   net (fanout=16)       1.791      23.398         cmos1_mix/u_up_median_filter/_N15329
 CLMS_114_241/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_3/ram32x1dp/WE

 Data arrival time                                                  23.398         Logic Levels: 3  
                                                                                   Logic: 1.192ns(22.231%), Route: 4.170ns(77.769%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMS_114_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_3/ram32x1dp/WCLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.434      29.173                          

 Data required time                                                 29.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.173                          
 Data arrival time                                                  23.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.775                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_230_96/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_96/Q3                    tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.234       6.019         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_226_97/CE                                                            f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WADM4

 Data arrival time                                                   6.019         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.571%), Route: 0.234ns(51.429%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 CLMS_226_97/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_230_96/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_96/Q3                    tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.234       6.019         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_226_97/CE                                                            f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WADM4

 Data arrival time                                                   6.019         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.571%), Route: 0.234ns(51.429%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 CLMS_226_97/CLK                                                           r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_166_240/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_166_240/Q3                   tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.240       6.025         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_162_241/CE                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WADM4

 Data arrival time                                                   6.025         Logic Levels: 0  
                                                                                   Logic: 0.221ns(47.939%), Route: 0.240ns(52.061%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 CLMS_162_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.025                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.155                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       0.883      25.115         cmos2_mix/saturation_de
 CLMA_102_100/Y3                   td                    0.303      25.418 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.140      26.558         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag
                                   td                    0.477      27.035 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.035         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10570
 CLMA_70_100/COUT                  td                    0.058      27.093 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.093         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10572
                                   td                    0.058      27.151 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.151         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10574
 CLMA_70_104/Y2                    td                    0.271      27.422 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.268      27.690         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMS_66_105/Y2                    td                    0.494      28.184 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.861      29.045         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_74_104/COUT                  td                    0.515      29.560 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.560         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_74_108/Y0                    td                    0.159      29.719 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.257      29.976         _N277            
 CLMA_74_108/C4                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  29.976         Logic Levels: 6  
                                                                                   Logic: 2.653ns(43.764%), Route: 3.409ns(56.236%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_74_108/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.715      35.751                          
 clock uncertainty                                      -0.250      35.501                          

 Setup time                                             -0.123      35.378                          

 Data required time                                                 35.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.378                          
 Data arrival time                                                  29.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.402                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       0.596      24.828         cmos2_mix/saturation_de
 CLMA_122_96/Y0                    td                    0.320      25.148 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=24)       1.012      26.160         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.477      26.637 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      26.637         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10526
 CLMA_146_76/COUT                  td                    0.058      26.695 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      26.695         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10528
 CLMA_146_80/Y1                    td                    0.498      27.193 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.451      27.644         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [6]
 CLMA_146_72/Y0                    td                    0.285      27.929 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[6]/gateop_perm/Z
                                   net (fanout=1)        0.554      28.483         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_154_80/COUT                  td                    0.348      28.831 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.831         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_154_84/Y0                    td                    0.159      28.990 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.690      29.680         _N274            
 CLMA_146_88/A4                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  29.680         Logic Levels: 6  
                                                                                   Logic: 2.463ns(42.716%), Route: 3.303ns(57.284%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.715      35.751                          
 clock uncertainty                                      -0.250      35.501                          

 Setup time                                             -0.121      35.380                          

 Data required time                                                 35.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.380                          
 Data arrival time                                                  29.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.700                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       1.035      25.267         cmos2_mix/saturation_de
 CLMS_98_101/Y3                    td                    0.303      25.570 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=26)       0.770      26.340         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMA_94_116/COUT                  td                    0.507      26.847 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      26.847         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10550
                                   td                    0.058      26.905 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      26.905         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10552
 CLMA_94_120/Y2                    td                    0.271      27.176 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.419      27.595         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMS_94_113/Y2                    td                    0.210      27.805 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.746      28.551         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_98_116/COUT                  td                    0.515      29.066 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.066         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_98_120/Y0                    td                    0.159      29.225 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.256      29.481         _N275            
 CLMA_98_120/D0                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  29.481         Logic Levels: 6  
                                                                                   Logic: 2.341ns(42.051%), Route: 3.226ns(57.949%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_98_120/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.715      35.751                          
 clock uncertainty                                      -0.250      35.501                          

 Setup time                                             -0.197      35.304                          

 Data required time                                                 35.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.304                          
 Data arrival time                                                  29.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.823                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.220

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMA_150_76/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_150_76/Q3                    tco                   0.221      10.457 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.228      10.685         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_146_77/CE                                                            f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WADM4

 Data arrival time                                                  10.685         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.220%), Route: 0.228ns(50.780%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMS_146_77/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WCLK
 clock pessimism                                        -1.220      10.272                          
 clock uncertainty                                       0.200      10.472                          

 Hold time                                               0.380      10.852                          

 Data required time                                                 10.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.852                          
 Data arrival time                                                  10.685                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_112/Q3                   tco                   0.221      10.457 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.232      10.689         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_102_117/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WADM4

 Data arrival time                                                  10.689         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMS_102_117/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WCLK
 clock pessimism                                        -1.227      10.265                          
 clock uncertainty                                       0.200      10.465                          

 Hold time                                               0.380      10.845                          

 Data required time                                                 10.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.845                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.156                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_112/Q3                   tco                   0.221      10.457 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.232      10.689         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_102_117/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4

 Data arrival time                                                  10.689         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMS_102_117/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WCLK
 clock pessimism                                        -1.227      10.265                          
 clock uncertainty                                       0.200      10.465                          

 Hold time                                               0.380      10.845                          

 Data required time                                                 10.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.845                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.156                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708       5.084         ntclkbufg_4      
 DRM_306_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_336/QB0[0]                tco                   2.307       7.391 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.622       9.013         fram_buf/rd_buf/rotate_cell/rd_data2 [10]
 CLMS_254_281/Y3                   td                    0.459       9.472 r       fram_buf/rd_buf/rotate_cell/N150_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.395       9.867         fram_buf/rd_buf/rd_data4 [10]
 CLMS_254_285/Y1                   td                    0.212      10.079 r       fram_buf/rd_buf/N32_8[10]/gateop_perm/Z
                                   net (fanout=1)        0.304      10.383         fram_buf/rd_buf/_N28815
 CLMS_254_277/Y1                   td                    0.468      10.851 f       fram_buf/rd_buf/N32_9[10]/gateop_perm/Z
                                   net (fanout=1)        1.013      11.864         fram_buf/rd_buf/_N28881
 CLMA_282_244/A0                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  11.864         Logic Levels: 3  
                                                                                   Logic: 3.446ns(50.826%), Route: 3.334ns(49.174%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_282_244/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.200      17.377                          

 Data required time                                                 17.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.377                          
 Data arrival time                                                  11.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[6]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_306_212/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_212/QB0[0]                tco                   2.307       7.268 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        0.858       8.126         fram_buf/rd_buf/rotate_cell/rd_data1 [6]
 CLMS_274_225/Y3                   td                    0.197       8.323 f       fram_buf/rd_buf/rotate_cell/N150_5[6]/gateop_perm/Z
                                   net (fanout=1)        1.485       9.808         fram_buf/rd_buf/rd_data4 [6]
 CLMA_242_128/Y0                   td                    0.210      10.018 r       fram_buf/rd_buf/N32_8[6]/gateop_perm/Z
                                   net (fanout=1)        0.596      10.614         fram_buf/rd_buf/_N28811
 CLMA_230_117/Y3                   td                    0.468      11.082 r       fram_buf/rd_buf/N32_9[6]/gateop_perm/Z
                                   net (fanout=1)        0.481      11.563         fram_buf/rd_buf/_N28877
 CLMA_242_116/A0                                                           r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  11.563         Logic Levels: 3  
                                                                                   Logic: 3.182ns(48.198%), Route: 3.420ns(51.802%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_242_116/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.194      17.383                          

 Data required time                                                 17.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.383                          
 Data arrival time                                                  11.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.820                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708       5.084         ntclkbufg_4      
 DRM_306_356/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_356/QB0[0]                tco                   2.307       7.391 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.098       8.489         fram_buf/rd_buf/rotate_cell/rd_data1 [8]
 CLMA_302_289/Y0                   td                    0.210       8.699 r       fram_buf/rd_buf/rotate_cell/N150_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.968       9.667         fram_buf/rd_buf/rd_data4 [8]
 CLMS_254_285/Y0                   td                    0.210       9.877 r       fram_buf/rd_buf/N32_8[8]/gateop_perm/Z
                                   net (fanout=1)        0.436      10.313         fram_buf/rd_buf/_N28813
 CLMS_254_277/Y0                   td                    0.210      10.523 r       fram_buf/rd_buf/N32_9[8]/gateop_perm/Z
                                   net (fanout=1)        1.022      11.545         fram_buf/rd_buf/_N28879
 CLMA_282_244/B0                                                           r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  11.545         Logic Levels: 3  
                                                                                   Logic: 2.937ns(45.457%), Route: 3.524ns(54.543%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_282_244/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.198      17.379                          

 Data required time                                                 17.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.379                          
 Data arrival time                                                  11.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.834                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_190_132/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_190_132/Q3                   tco                   0.221       4.838 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       4.924         fram_buf/rd_buf/u_osd_display/osd_ram_addr [0]
 CLMA_190_132/D4                                                           f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_190_132/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_254_168/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_254_168/Q3                   tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.087       4.925         sync_vg/h_count [0]
 CLMA_254_168/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_254_168/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_246_164/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_164/Q3                   tco                   0.221       4.838 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.087       4.925         sync_vg/v_count [0]
 CLMA_246_164/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_246_164/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.406       5.651         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.286       5.937 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.265       6.202         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.459       6.661 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.272       6.933         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.210       7.143 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.606       7.749         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.341       8.090 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.255       8.345         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_37/Y1                    td                    0.212       8.557 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.411       8.968         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_222_32/Y0                    td                    0.196       9.164 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.389       9.553         ms72xx_ctl/ms7200_ctl/N8
 CLMA_226_32/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.553         Logic Levels: 6  
                                                                                   Logic: 1.994ns(43.367%), Route: 2.604ns(56.633%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_226_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.599                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.406       5.651         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.286       5.937 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.265       6.202         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.459       6.661 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.272       6.933         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.210       7.143 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.606       7.749         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.341       8.090 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.255       8.345         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_37/Y1                    td                    0.212       8.557 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.411       8.968         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_222_32/Y0                    td                    0.196       9.164 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.389       9.553         ms72xx_ctl/ms7200_ctl/N8
 CLMA_226_32/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.553         Logic Levels: 6  
                                                                                   Logic: 1.994ns(43.367%), Route: 2.604ns(56.633%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_226_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.599                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.406       5.651         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.286       5.937 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.265       6.202         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.459       6.661 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.272       6.933         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.210       7.143 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.606       7.749         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.320       8.069 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.125       8.194         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_36/Y1                    td                    0.212       8.406 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.828       9.234         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_242_33/CECO                  td                    0.184       9.418 r       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.418         ntR1547          
 CLMS_242_37/CECI                                                          r       ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.418         Logic Levels: 6  
                                                                                   Logic: 1.961ns(43.939%), Route: 2.502ns(56.061%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMS_242_37/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.622                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_138_153/Q1                   tco                   0.224       4.837 f       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.926         ms72xx_ctl/iic_dri_tx/twr_cnt [1]
 CLMA_138_152/C4                                                           f       ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_138_152/CLK                                                          r       ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.034       4.608                          

 Data required time                                                  4.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.608                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_138_153/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.922         ms72xx_ctl/iic_dri_tx/twr_cnt [2]
 CLMA_138_153/D4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMS_226_25/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_226_25/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       4.923         ms72xx_ctl/iic_dri_rx/fre_cnt [3]
 CLMS_226_25/D4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_226_25/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.269       5.514         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.487       6.001 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.583       6.584         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.285       6.869 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.886       7.755         coms1_reg_config/N8
                                   td                    0.477       8.232 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.232         coms1_reg_config/_N12096
 CLMA_146_32/COUT                  td                    0.058       8.290 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.290         coms1_reg_config/_N12098
 CLMA_146_36/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.290         Logic Levels: 3  
                                                                                   Logic: 1.595ns(47.855%), Route: 1.738ns(52.145%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.318                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.269       5.514         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.487       6.001 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.583       6.584         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.285       6.869 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.886       7.755         coms1_reg_config/N8
                                   td                    0.477       8.232 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.232         coms1_reg_config/_N12096
                                                                           f       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.232         Logic Levels: 2  
                                                                                   Logic: 1.537ns(46.931%), Route: 1.738ns(53.069%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.150      44.628                          

 Data required time                                                 44.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.628                          
 Data arrival time                                                   8.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.396                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.269       5.514         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.487       6.001 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.583       6.584         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.285       6.869 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.736       7.605         coms1_reg_config/N8
                                   td                    0.477       8.082 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.082         coms1_reg_config/_N12092
 CLMA_146_28/COUT                  td                    0.058       8.140 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.140         coms1_reg_config/_N12094
 CLMA_146_32/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.140         Logic Levels: 3  
                                                                                   Logic: 1.595ns(50.110%), Route: 1.588ns(49.890%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.468                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_146_32/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_146_32/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_146_36/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_146_36/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_146_28/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_117/CLK                                                          r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK

 CLMA_138_117/Q0                   tco                   0.289       6.724 r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.583       7.307         hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line [8]
 CLMA_146_120/Y3                   td                    0.459       7.766 r       hdmi_in/u_image_scaler/N673_8/gateop_perm/Z
                                   net (fanout=2)        0.123       7.889         hdmi_in/u_image_scaler/_N92643
 CLMS_146_121/Y2                   td                    0.322       8.211 r       hdmi_in/u_image_scaler/N673_9/gateop_perm/Z
                                   net (fanout=2)        0.582       8.793         hdmi_in/u_image_scaler/N673
 CLMA_138_121/Y1                   td                    0.212       9.005 r       hdmi_in/u_image_scaler/N877_2/gateop_perm/Z
                                   net (fanout=2)        0.474       9.479         hdmi_in/u_image_scaler/N999
 CLMA_146_120/Y1                   td                    0.197       9.676 f       hdmi_in/u_image_scaler/N881/gateop_perm/Z
                                   net (fanout=4)        0.414      10.090         hdmi_in/u_image_scaler/N881
 CLMA_138_125/CE                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.090         Logic Levels: 4  
                                                                                   Logic: 1.479ns(40.465%), Route: 2.176ns(59.535%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.455      13.140                          
 clock uncertainty                                      -0.250      12.890                          

 Setup time                                             -0.617      12.273                          

 Data required time                                                 12.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.273                          
 Data arrival time                                                  10.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.183                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_117/CLK                                                          r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK

 CLMA_138_117/Q0                   tco                   0.289       6.724 r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.583       7.307         hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line [8]
 CLMA_146_120/Y3                   td                    0.459       7.766 r       hdmi_in/u_image_scaler/N673_8/gateop_perm/Z
                                   net (fanout=2)        0.123       7.889         hdmi_in/u_image_scaler/_N92643
 CLMS_146_121/Y2                   td                    0.322       8.211 r       hdmi_in/u_image_scaler/N673_9/gateop_perm/Z
                                   net (fanout=2)        0.582       8.793         hdmi_in/u_image_scaler/N673
 CLMA_138_121/Y1                   td                    0.212       9.005 r       hdmi_in/u_image_scaler/N877_2/gateop_perm/Z
                                   net (fanout=2)        0.474       9.479         hdmi_in/u_image_scaler/N999
 CLMA_146_120/Y1                   td                    0.197       9.676 f       hdmi_in/u_image_scaler/N881/gateop_perm/Z
                                   net (fanout=4)        0.414      10.090         hdmi_in/u_image_scaler/N881
 CLMA_138_125/CE                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.090         Logic Levels: 4  
                                                                                   Logic: 1.479ns(40.465%), Route: 2.176ns(59.535%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.455      13.140                          
 clock uncertainty                                      -0.250      12.890                          

 Setup time                                             -0.617      12.273                          

 Data required time                                                 12.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.273                          
 Data arrival time                                                  10.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.183                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_117/CLK                                                          r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/CLK

 CLMA_138_117/Q0                   tco                   0.289       6.724 r       hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.583       7.307         hdmi_in/u_image_scaler/fisrt_interpolated_pixel_cnt_per_line [8]
 CLMA_146_120/Y3                   td                    0.459       7.766 r       hdmi_in/u_image_scaler/N673_8/gateop_perm/Z
                                   net (fanout=2)        0.123       7.889         hdmi_in/u_image_scaler/_N92643
 CLMS_146_121/Y2                   td                    0.322       8.211 r       hdmi_in/u_image_scaler/N673_9/gateop_perm/Z
                                   net (fanout=2)        0.582       8.793         hdmi_in/u_image_scaler/N673
 CLMA_138_121/Y1                   td                    0.212       9.005 r       hdmi_in/u_image_scaler/N877_2/gateop_perm/Z
                                   net (fanout=2)        0.474       9.479         hdmi_in/u_image_scaler/N999
 CLMA_146_120/Y1                   td                    0.197       9.676 f       hdmi_in/u_image_scaler/N881/gateop_perm/Z
                                   net (fanout=4)        0.414      10.090         hdmi_in/u_image_scaler/N881
 CLMA_138_125/CE                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.090         Logic Levels: 4  
                                                                                   Logic: 1.479ns(40.465%), Route: 2.176ns(59.535%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.455      13.140                          
 clock uncertainty                                      -0.250      12.890                          

 Setup time                                             -0.617      12.273                          

 Data required time                                                 12.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.273                          
 Data arrival time                                                  10.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.183                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_138_125/Q3                   tco                   0.221       6.172 f       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.085       6.257         hdmi_in/u_image_scaler/first_interpolated_line_reg [1]
 CLMA_138_125/B0                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.080       6.071                          

 Data required time                                                  6.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.071                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolation_done12/opit_0_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_138_125/Q2                   tco                   0.224       6.175 f       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.092       6.267         hdmi_in/u_image_scaler/first_interpolated_line_reg [0]
 CLMA_138_124/B1                                                           f       hdmi_in/u_image_scaler/first_interpolation_done12/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.267         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_124/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolation_done12/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.106       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                   6.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_138_125/Q2                   tco                   0.224       6.175 f       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.092       6.267         hdmi_in/u_image_scaler/first_interpolated_line_reg [0]
 CLMA_138_125/D0                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.267         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.549      10.868         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.490      11.358 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.420      11.778         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.487      12.265 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.954      13.219         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.303      13.522 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.849      14.371         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.273      14.644 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.601      15.245         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      15.719 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.719         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.058      15.777 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.777         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.269      16.046 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.454      16.500         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.468      16.968 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.882      17.850         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.147      17.997 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.997         ntR280           
 CLMA_186_228/RSCO                 td                    0.147      18.144 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.144         ntR279           
 CLMA_186_232/RSCO                 td                    0.147      18.291 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.291         ntR278           
 CLMA_186_236/RSCO                 td                    0.147      18.438 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.438         ntR277           
 CLMA_186_240/RSCO                 td                    0.147      18.585 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.585         ntR276           
 CLMA_186_244/RSCO                 td                    0.147      18.732 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.732         ntR275           
 CLMA_186_248/RSCO                 td                    0.147      18.879 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.879         ntR274           
 CLMA_186_252/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  18.879         Logic Levels: 14 
                                                                                   Logic: 4.140ns(46.785%), Route: 4.709ns(53.215%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_186_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.530    1010.097                          
 clock uncertainty                                      -0.050    1010.047                          

 Setup time                                             -0.394    1009.653                          

 Data required time                                               1009.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.653                          
 Data arrival time                                                  18.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.774                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.549      10.868         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.490      11.358 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.420      11.778         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.487      12.265 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.954      13.219         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.303      13.522 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.849      14.371         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.273      14.644 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.601      15.245         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      15.719 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.719         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.058      15.777 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.777         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.269      16.046 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.454      16.500         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.468      16.968 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.882      17.850         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.147      17.997 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.997         ntR280           
 CLMA_186_228/RSCO                 td                    0.147      18.144 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.144         ntR279           
 CLMA_186_232/RSCO                 td                    0.147      18.291 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.291         ntR278           
 CLMA_186_236/RSCO                 td                    0.147      18.438 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.438         ntR277           
 CLMA_186_240/RSCO                 td                    0.147      18.585 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.585         ntR276           
 CLMA_186_244/RSCO                 td                    0.147      18.732 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.732         ntR275           
 CLMA_186_248/RSCO                 td                    0.147      18.879 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.879         ntR274           
 CLMA_186_252/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/RS

 Data arrival time                                                  18.879         Logic Levels: 14 
                                                                                   Logic: 4.140ns(46.785%), Route: 4.709ns(53.215%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_186_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.530    1010.097                          
 clock uncertainty                                      -0.050    1010.047                          

 Setup time                                             -0.394    1009.653                          

 Data required time                                               1009.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.653                          
 Data arrival time                                                  18.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.774                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.549      10.868         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.490      11.358 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.420      11.778         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.487      12.265 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.954      13.219         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.303      13.522 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.849      14.371         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.273      14.644 r       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.601      15.245         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.474      15.719 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.719         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.058      15.777 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.777         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.269      16.046 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.454      16.500         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.468      16.968 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.882      17.850         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.147      17.997 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.997         ntR280           
 CLMA_186_228/RSCO                 td                    0.147      18.144 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.144         ntR279           
 CLMA_186_232/RSCO                 td                    0.147      18.291 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.291         ntR278           
 CLMA_186_236/RSCO                 td                    0.147      18.438 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.438         ntR277           
 CLMA_186_240/RSCO                 td                    0.147      18.585 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.585         ntR276           
 CLMA_186_244/RSCO                 td                    0.147      18.732 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      18.732         ntR275           
 CLMA_186_248/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  18.732         Logic Levels: 13 
                                                                                   Logic: 3.993ns(45.886%), Route: 4.709ns(54.114%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMA_186_248/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          

 Setup time                                             -0.394    1009.557                          

 Data required time                                               1009.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.557                          
 Data arrival time                                                  18.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.825                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_210_285/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/CLK

 CLMA_210_285/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       8.873         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp [11]
 CLMA_210_284/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.873         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_210_284/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMS_202_249/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/CLK

 CLMS_202_249/Q1                   tco                   0.224       8.670 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.755         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [25]
 CLMA_202_248/C4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.755         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_202_248/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.034       8.441                          

 Data required time                                                  8.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.441                          
 Data arrival time                                                   8.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[20]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[19]/opit_0/D
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_266_236/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[20]/opit_0_A2Q21/CLK

 CLMA_266_236/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[20]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.196       8.864         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp [19]
 CLMS_266_237/AD                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[19]/opit_0/D

 Data arrival time                                                   8.864         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.110%), Route: 0.196ns(46.890%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_266_237/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[19]/opit_0/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                               0.053       8.528                          

 Data required time                                                  8.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.528                          
 Data arrival time                                                   8.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.873
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.289       5.384 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.782       6.166         u_CORES/u_jtag_hub/data_ctrl
 CLMS_310_29/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.166         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.984%), Route: 0.782ns(73.016%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321      28.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552      29.873         ntclkbufg_6      
 CLMS_310_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.209      30.082                          
 clock uncertainty                                      -0.050      30.032                          

 Setup time                                             -0.173      29.859                          

 Data required time                                                 29.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.859                          
 Data arrival time                                                   6.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.873
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.289       5.384 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.772       6.156         u_CORES/u_jtag_hub/data_ctrl
 CLMA_310_28/C0                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.238%), Route: 0.772ns(72.762%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321      28.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552      29.873         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.209      30.082                          
 clock uncertainty                                      -0.050      30.032                          

 Setup time                                             -0.156      29.876                          

 Data required time                                                 29.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.876                          
 Data arrival time                                                   6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.873
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.289       5.384 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.782       6.166         u_CORES/u_jtag_hub/data_ctrl
 CLMA_310_28/A4                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.166         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.984%), Route: 0.782ns(73.016%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321      28.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552      29.873         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.209      30.082                          
 clock uncertainty                                      -0.050      30.032                          

 Setup time                                             -0.082      29.950                          

 Data required time                                                 29.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.950                          
 Data arrival time                                                   6.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.385

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150       3.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531       4.681         ntclkbufg_6      
 CLMS_310_69/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_310_69/Q0                    tco                   0.222       4.903 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.991         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]
 CLMA_310_68/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.991         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMA_310_68/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.385       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                              -0.035       4.675                          

 Data required time                                                  4.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.675                          
 Data arrival time                                                   4.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150       3.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531       4.681         ntclkbufg_6      
 CLMS_310_61/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_310_61/Q3                    tco                   0.221       4.902 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.087       4.989         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]
 CLMS_310_61/D4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.989         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_310_61/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       4.681                          
 clock uncertainty                                       0.000       4.681                          

 Hold time                                              -0.034       4.647                          

 Data required time                                                  4.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.647                          
 Data arrival time                                                   4.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150       3.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531       4.681         ntclkbufg_6      
 CLMA_310_32/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_310_32/Q0                    tco                   0.222       4.903 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       4.988         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_310_32/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.988         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMA_310_32/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.414       4.681                          
 clock uncertainty                                       0.000       4.681                          

 Hold time                                              -0.035       4.646                          

 Data required time                                                  4.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.646                          
 Data arrival time                                                   4.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  1.069
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069      26.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.289      26.358 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.457      26.815         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.478      27.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.311      27.604         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.210      27.814 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.614      28.428         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.196      28.624 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.565      29.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.189         Logic Levels: 3  
                                                                                   Logic: 1.173ns(37.596%), Route: 1.947ns(62.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150      53.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531      54.681         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.681                          
 clock uncertainty                                      -0.050      54.631                          

 Setup time                                             -0.617      54.014                          

 Data required time                                                 54.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.014                          
 Data arrival time                                                  29.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  1.069
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069      26.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.289      26.358 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.457      26.815         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.478      27.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.311      27.604         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.210      27.814 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.614      28.428         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.196      28.624 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.565      29.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.189         Logic Levels: 3  
                                                                                   Logic: 1.173ns(37.596%), Route: 1.947ns(62.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150      53.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531      54.681         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.681                          
 clock uncertainty                                      -0.050      54.631                          

 Setup time                                             -0.617      54.014                          

 Data required time                                                 54.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.014                          
 Data arrival time                                                  29.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  1.069
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069      26.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.289      26.358 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.457      26.815         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.478      27.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.311      27.604         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.210      27.814 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.614      28.428         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.196      28.624 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.565      29.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.189         Logic Levels: 3  
                                                                                   Logic: 1.173ns(37.596%), Route: 1.947ns(62.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.150      53.150         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.150 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.531      54.681         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.681                          
 clock uncertainty                                      -0.050      54.631                          

 Setup time                                             -0.617      54.014                          

 Data required time                                                 54.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.014                          
 Data arrival time                                                  29.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  0.749
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.749      25.749         u_CORES/capt_o   
 CLMA_314_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_314_36/Q0                    tco                   0.222      25.971 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.218      26.189         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_310_37/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.189         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.455%), Route: 0.218ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_310_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.095                          
 clock uncertainty                                       0.050       5.145                          

 Hold time                                              -0.035       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                  26.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  0.749
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.749      25.749         u_CORES/capt_o   
 CLMA_314_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_314_36/Q0                    tco                   0.222      25.971 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.220      26.191         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_310_37/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.191         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.226%), Route: 0.220ns(49.774%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_310_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.095                          
 clock uncertainty                                       0.050       5.145                          

 Hold time                                              -0.094       5.051                          

 Data required time                                                  5.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.051                          
 Data arrival time                                                  26.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  0.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.866      25.866         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_310_36/Q1                    tco                   0.229      26.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.221      26.316         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_310_41/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.316         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.889%), Route: 0.221ns(49.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.510       3.510         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.510 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.585       5.095         ntclkbufg_6      
 CLMS_310_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.095                          
 clock uncertainty                                       0.050       5.145                          

 Hold time                                              -0.014       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                  26.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.866
  Launch Clock Delay      :  5.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.641      78.641         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.641 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.610      80.251         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.287      80.538 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.404      80.942         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.942         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.534%), Route: 0.404ns(58.466%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.866     125.866         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.866                          
 clock uncertainty                                      -0.050     125.816                          

 Setup time                                             -0.617     125.199                          

 Data required time                                                125.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.199                          
 Data arrival time                                                  80.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.866
  Launch Clock Delay      :  5.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.641      78.641         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.641 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.610      80.251         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.287      80.538 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.404      80.942         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.942         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.534%), Route: 0.404ns(58.466%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.866     125.866         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.866                          
 clock uncertainty                                      -0.050     125.816                          

 Setup time                                             -0.617     125.199                          

 Data required time                                                125.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.199                          
 Data arrival time                                                  80.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.866
  Launch Clock Delay      :  5.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.641      78.641         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.641 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.610      80.251         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.287      80.538 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.404      80.942         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.942         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.534%), Route: 0.404ns(58.466%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.866     125.866         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.866                          
 clock uncertainty                                      -0.050     125.816                          

 Setup time                                             -0.617     125.199                          

 Data required time                                                125.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.199                          
 Data arrival time                                                  80.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.804  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.069
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321     128.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552     129.873         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q3                    tco                   0.221     130.094 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235     130.329         u_CORES/id_o [2] 
 CLMA_310_36/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.329         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.465%), Route: 0.235ns(51.535%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069     126.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.069                          
 clock uncertainty                                       0.050     126.119                          

 Hold time                                               0.053     126.172                          

 Data required time                                                126.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.172                          
 Data arrival time                                                 130.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.804  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.069
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321     128.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552     129.873         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q1                    tco                   0.224     130.097 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.352     130.449         u_CORES/id_o [0] 
 CLMA_310_36/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.449         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.889%), Route: 0.352ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069     126.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.069                          
 clock uncertainty                                       0.050     126.119                          

 Hold time                                              -0.024     126.095                          

 Data required time                                                126.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.095                          
 Data arrival time                                                 130.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.804  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.069
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.321     128.321         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.321 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       1.552     129.873         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q2                    tco                   0.224     130.097 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.352     130.449         u_CORES/id_o [1] 
 CLMA_310_36/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.449         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.889%), Route: 0.352ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.069     126.069         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.069                          
 clock uncertainty                                       0.050     126.119                          

 Hold time                                              -0.024     126.095                          

 Data required time                                                126.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.095                          
 Data arrival time                                                 130.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      3.597       9.313         u_DDR3_50H/ddr_rstn
 CLMA_94_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.313         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.437%), Route: 3.597ns(92.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_94_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      2.888       8.604         u_DDR3_50H/ddr_rstn
 CLMS_74_153/RSCO                  td                    0.137       8.741 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.741         ntR802           
 CLMS_74_157/RSCO                  td                    0.137       8.878 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.878         ntR801           
 CLMS_74_161/RSCO                  td                    0.137       9.015 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.015         ntR800           
 CLMS_74_165/RSCO                  td                    0.137       9.152 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.152         ntR799           
 CLMS_74_169/RSCO                  td                    0.137       9.289 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.289         ntR798           
 CLMS_74_173/RSCO                  td                    0.137       9.426 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.426         ntR797           
 CLMS_74_177/RSCO                  td                    0.137       9.563 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.563         ntR796           
 CLMS_74_181/RSCO                  td                    0.137       9.700 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.700         ntR795           
 CLMS_74_185/RSCO                  td                    0.137       9.837 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.837         ntR794           
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.837         Logic Levels: 9  
                                                                                   Logic: 1.522ns(34.512%), Route: 2.888ns(65.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                   9.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      2.888       8.604         u_DDR3_50H/ddr_rstn
 CLMS_74_153/RSCO                  td                    0.137       8.741 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.741         ntR802           
 CLMS_74_157/RSCO                  td                    0.137       8.878 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.878         ntR801           
 CLMS_74_161/RSCO                  td                    0.137       9.015 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.015         ntR800           
 CLMS_74_165/RSCO                  td                    0.137       9.152 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.152         ntR799           
 CLMS_74_169/RSCO                  td                    0.137       9.289 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.289         ntR798           
 CLMS_74_173/RSCO                  td                    0.137       9.426 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.426         ntR797           
 CLMS_74_177/RSCO                  td                    0.137       9.563 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.563         ntR796           
 CLMS_74_181/RSCO                  td                    0.137       9.700 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.700         ntR795           
 CLMS_74_185/RSCO                  td                    0.137       9.837 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.837         ntR794           
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.837         Logic Levels: 9  
                                                                                   Logic: 1.522ns(34.512%), Route: 2.888ns(65.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                   9.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.510       5.826         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.233%), Route: 0.510ns(69.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.510       5.826         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.233%), Route: 0.510ns(69.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.510       5.826         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.233%), Route: 0.510ns(69.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.444
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_154_221/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_221/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       3.967      15.208         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_28/RST_TRAINING_N                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  15.208         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.747%), Route: 3.967ns(93.253%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.589      20.444         ntclkbufg_0      
 DQSL_6_28/CLK_REGIONAL                                                    r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.514      20.958                          
 clock uncertainty                                      -0.350      20.608                          

 Recovery time                                          -0.121      20.487                          

 Data required time                                                 20.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.487                          
 Data arrival time                                                  15.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      3.280      14.521         nt_ddr_init_done 
 DRM_306_68/RSTA[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.521         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.046%), Route: 3.280ns(91.954%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      20.386         ntclkbufg_0      
 DRM_306_68/CLKA[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.055      20.495                          

 Data required time                                                 20.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.495                          
 Data arrival time                                                  14.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      3.392      14.633         nt_ddr_init_done 
 DRM_306_336/RSTA[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.633         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.801%), Route: 3.392ns(92.199%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.652      20.507         ntclkbufg_0      
 DRM_306_336/CLKA[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                          -0.055      20.616                          

 Data required time                                                 20.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.616                          
 Data arrival time                                                  14.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[2]/opit_0_inv_L5Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.505      11.115         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_90_208/RSCO                  td                    0.105      11.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.220         ntR822           
 CLMA_90_212/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[2]/opit_0_inv_L5Q/RS

 Data arrival time                                                  11.220         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.448%), Route: 0.505ns(60.552%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_90_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[2]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.505      11.115         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_90_208/RSCO                  td                    0.105      11.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.220         ntR822           
 CLMA_90_212/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.220         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.448%), Route: 0.505ns(60.552%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_90_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.531      10.386         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.505      11.115         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_90_208/RSCO                  td                    0.105      11.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.220         ntR822           
 CLMA_90_212/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.220         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.448%), Route: 0.505ns(60.552%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_90_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.404      18.758         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.197      18.955 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      2.149      21.104         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  21.104         Logic Levels: 1  
                                                                                   Logic: 0.515ns(16.786%), Route: 2.553ns(83.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  21.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.886                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.404      18.758         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.197      18.955 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      2.149      21.104         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.104         Logic Levels: 1  
                                                                                   Logic: 0.515ns(16.786%), Route: 2.553ns(83.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  21.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.886                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N279            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.610      18.036         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.404      18.758         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.197      18.955 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      2.149      21.104         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.104         Logic Levels: 1  
                                                                                   Logic: 0.515ns(16.786%), Route: 2.553ns(83.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N279            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531      29.364         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  21.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.886                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_110_145/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_110_145/Q2                   tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.028       6.816         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.816         Logic Levels: 0  
                                                                                   Logic: 0.224ns(17.891%), Route: 1.028ns(82.109%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                            0.000       5.818                          

 Data required time                                                  5.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.818                          
 Data arrival time                                                   6.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_138_160/CLK                                                          r       cmos1_mix/saturation_vs_1d/opit_0/CLK

 CLMA_138_160/Y2                   tco                   0.284       5.848 f       cmos1_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=1)        0.316       6.164         cmos1_mix/saturation_vs_1d
 CLMA_134_164/Y1                   td                    0.221       6.385 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      0.295       6.680         cmos1_mix/median_filter_rst
 CLMA_134_164/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.680         Logic Levels: 1  
                                                                                   Logic: 0.505ns(45.251%), Route: 0.611ns(54.749%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 CLMA_134_164/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.220       5.580                          

 Data required time                                                  5.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.580                          
 Data arrival time                                                   6.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.100                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N279            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.531       5.564         ntclkbufg_2      
 CLMA_110_145/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_110_145/Q2                   tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.191       6.979         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.979         Logic Levels: 0  
                                                                                   Logic: 0.224ns(15.830%), Route: 1.191ns(84.170%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N279            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     1.585       5.999         ntclkbufg_2      
 DRM_26_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.179                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.275      24.507         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.294      24.801 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      2.444      27.245         cmos2_mix/median_filter_rst
 CLMA_98_48/RS                                                             f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  27.245         Logic Levels: 1  
                                                                                   Logic: 0.612ns(18.373%), Route: 2.719ns(81.627%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_98_48/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.699      35.735                          
 clock uncertainty                                      -0.250      35.485                          

 Recovery time                                          -0.617      34.868                          

 Data required time                                                 34.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.868                          
 Data arrival time                                                  27.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.623                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.275      24.507         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.294      24.801 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      2.444      27.245         cmos2_mix/median_filter_rst
 CLMA_98_48/RS                                                             f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  27.245         Logic Levels: 1  
                                                                                   Logic: 0.612ns(18.373%), Route: 2.719ns(81.627%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_98_48/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.699      35.735                          
 clock uncertainty                                      -0.250      35.485                          

 Recovery time                                          -0.617      34.868                          

 Data required time                                                 34.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.868                          
 Data arrival time                                                  27.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.623                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.236
  Launch Clock Delay      :  12.014
  Clock Pessimism Removal :  1.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.303      19.768         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.116 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.116         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.116 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.304         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.304 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.610      23.914         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.318      24.232 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.275      24.507         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.294      24.801 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      2.444      27.245         cmos2_mix/median_filter_rst
 CLMA_98_48/RSCO                   td                    0.147      27.392 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      27.392         ntR188           
 CLMA_98_52/RSCO                   td                    0.147      27.539 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      27.539         ntR187           
 CLMA_98_56/RSCO                   td                    0.147      27.686 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      27.686         ntR186           
 CLMA_98_60/RSCI                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  27.686         Logic Levels: 4  
                                                                                   Logic: 1.053ns(27.916%), Route: 2.719ns(72.084%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104      30.104         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.353 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.353         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.353 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.505         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.505 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      34.036         ntclkbufg_1      
 CLMA_98_60/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.699      35.735                          
 clock uncertainty                                      -0.250      35.485                          

 Recovery time                                           0.000      35.485                          

 Data required time                                                 35.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.485                          
 Data arrival time                                                  27.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.220

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.222      10.458 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.316      10.774         u_CORES/u_debug_core_0/resetn
 CLMA_302_40/RSCO                  td                    0.105      10.879 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         ntR777           
 CLMA_302_44/RSCO                  td                    0.105      10.984 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.984         ntR776           
 CLMA_302_48/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.984         Logic Levels: 2  
                                                                                   Logic: 0.432ns(57.754%), Route: 0.316ns(42.246%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMA_302_48/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.220      10.272                          
 clock uncertainty                                       0.200      10.472                          

 Removal time                                            0.000      10.472                          

 Data required time                                                 10.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.472                          
 Data arrival time                                                  10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.220

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.222      10.458 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.316      10.774         u_CORES/u_debug_core_0/resetn
 CLMA_302_40/RSCO                  td                    0.105      10.879 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         ntR777           
 CLMA_302_44/RSCO                  td                    0.105      10.984 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.984         ntR776           
 CLMA_302_48/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.984         Logic Levels: 2  
                                                                                   Logic: 0.432ns(57.754%), Route: 0.316ns(42.246%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMA_302_48/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.220      10.272                          
 clock uncertainty                                       0.200      10.472                          

 Removal time                                            0.000      10.472                          

 Data required time                                                 10.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.472                          
 Data arrival time                                                  10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.492
  Launch Clock Delay      :  10.236
  Clock Pessimism Removal :  -1.220

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.104       6.304         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.553 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.553         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.553 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.705         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.705 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.531      10.236         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.222      10.458 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.316      10.774         u_CORES/u_debug_core_0/resetn
 CLMA_302_40/RSCO                  td                    0.105      10.879 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         ntR777           
 CLMA_302_44/RSCO                  td                    0.105      10.984 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.984         ntR776           
 CLMA_302_48/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.984         Logic Levels: 2  
                                                                                   Logic: 0.432ns(57.754%), Route: 0.316ns(42.246%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.917       7.368         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.716 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.716         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.716 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.907         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.907 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     1.585      11.492         ntclkbufg_1      
 CLMA_302_48/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.220      10.272                          
 clock uncertainty                                       0.200      10.472                          

 Removal time                                            0.000      10.472                          

 Data required time                                                 10.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.472                          
 Data arrival time                                                  10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.908       8.158         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_68/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.158         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.040%), Route: 2.908ns(90.960%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 DRM_306_68/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.042      17.535                          

 Data required time                                                 17.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.535                          
 Data arrival time                                                   8.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.377                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.899       8.149         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_24/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.149         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.065%), Route: 2.899ns(90.935%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.042      17.535                          

 Data required time                                                 17.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.535                          
 Data arrival time                                                   8.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.386                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.678
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.795       8.045         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_24/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.045         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.371%), Route: 2.795ns(90.629%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.592      17.498         ntclkbufg_4      
 DRM_82_24/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.788                          
 clock uncertainty                                      -0.150      17.638                          

 Recovery time                                          -0.042      17.596                          

 Data required time                                                 17.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.596                          
 Data arrival time                                                   8.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.551                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.455       5.296         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.296         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.990%), Route: 0.455ns(67.010%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.631                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.483       5.324         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.683%), Route: 0.483ns(68.317%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.553       5.394         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.394         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.829%), Route: 0.553ns(71.171%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.729                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_222_40/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_40/Q1                    tco                   0.291       5.246 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.400       5.646         rstn_1ms[6]      
 CLMS_218_45/Y0                    td                    0.487       6.133 r       N154_10/gateop_perm/Z
                                   net (fanout=2)        0.401       6.534         _N91859          
 CLMS_218_41/Y1                    td                    0.197       6.731 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.514       7.245         ms72xx_ctl/N0_rnmt
 CLMS_218_41/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.245         Logic Levels: 2  
                                                                                   Logic: 0.975ns(42.576%), Route: 1.315ns(57.424%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMS_218_41/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.907                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N281            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_222_40/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_222_40/Q3                    tco                   0.221       4.834 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.215       5.049         rstn_1ms[8]      
 CLMS_218_41/Y2                    td                    0.232       5.281 f       N154_11/gateop_perm/Z
                                   net (fanout=2)        0.085       5.366         _N91860          
 CLMS_218_41/Y1                    td                    0.221       5.587 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.428       6.015         ms72xx_ctl/N0_rnmt
 CLMS_218_41/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.015         Logic Levels: 2  
                                                                                   Logic: 0.674ns(48.074%), Route: 0.728ns(51.926%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N281            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_218_41/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.220       4.429                          

 Data required time                                                  4.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.429                          
 Data arrival time                                                   6.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.586                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.974
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.390       9.114         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.114         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.788%), Route: 2.390ns(89.212%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.554      12.708         ntclkbufg_3      
 DRM_54_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.138                          
 clock uncertainty                                      -0.250      12.888                          

 Recovery time                                          -0.055      12.833                          

 Data required time                                                 12.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.833                          
 Data arrival time                                                   9.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.719                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.364       9.088         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.088         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.893%), Route: 2.364ns(89.107%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652      12.806         ntclkbufg_3      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.843                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.204       8.928         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.928         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.592%), Route: 2.204ns(88.408%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N278            
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 DRM_54_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.882                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.558
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.930       7.109         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_252/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.109         Logic Levels: 0  
                                                                                   Logic: 0.228ns(19.689%), Route: 0.930ns(80.311%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       6.558         ntclkbufg_3      
 DRM_54_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.128                          
 clock uncertainty                                       0.200       6.328                          

 Removal time                                           -0.028       6.300                          

 Data required time                                                  6.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.300                          
 Data arrival time                                                   7.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.809                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.815       6.994         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.994         Logic Levels: 0  
                                                                                   Logic: 0.228ns(21.860%), Route: 0.815ns(78.140%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   6.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.835                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.851       7.026         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.026         Logic Levels: 0  
                                                                                   Logic: 0.224ns(20.837%), Route: 0.851ns(79.163%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   7.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_202_204/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_202_204/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.818      13.059         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_74_225/Y0                    td                    0.490      13.549 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.186      15.735         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.874 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.874         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.777 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.873         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.873         Logic Levels: 3  
                                                                                   Logic: 4.819ns(54.031%), Route: 4.100ns(45.969%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.585      10.954         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      2.512      13.753         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.892 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.892         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.745 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.832         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.832         Logic Levels: 2  
                                                                                   Logic: 4.279ns(62.213%), Route: 2.599ns(37.787%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.708      11.077         ntclkbufg_0      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375      11.739         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.878 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.878         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      15.731 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.828         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.828         Logic Levels: 2  
                                                                                   Logic: 4.279ns(90.065%), Route: 0.472ns(9.935%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_270_37/CLK         key_ctl_gamma/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_270_37/CLK         key_ctl_gamma/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_282_129/CLK        key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_50_181/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_181/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_165/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_158_25/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_158_25/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_158_25/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_150_13/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_150_13/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_150_13/CLK         cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_226_97/CLK         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_226_97/CLK         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_222_129/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_234_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_146_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_146_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_146_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           Low Pulse Width   DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_54_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_306_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           Low Pulse Width   DRM_306_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           High Pulse Width  CLMS_294_45/CLK         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.845         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.360       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       4.503         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.354       4.857 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.325       5.182         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.381       5.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.191       5.754         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.381       6.135 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.258       6.393         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.132       6.525 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.525         ntR1570          
 CLMA_70_200/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.525         Logic Levels: 5  
                                                                                   Logic: 1.831ns(57.980%), Route: 1.327ns(42.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.845         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.360       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       4.503         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.354       4.857 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.325       5.182         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.381       5.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.191       5.754         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.381       6.135 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.258       6.393         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.132       6.525 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.525         ntR1570          
 CLMA_70_200/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.525         Logic Levels: 5  
                                                                                   Logic: 1.831ns(57.980%), Route: 1.327ns(42.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.845         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_74_200/Y3                    td                    0.360       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.298       4.503         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93878
 CLMA_74_184/Y3                    td                    0.354       4.857 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.325       5.182         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N93881
 CLMS_66_197/Y2                    td                    0.381       5.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.191       5.754         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_74_196/Y2                    td                    0.381       6.135 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.258       6.393         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_196/CECO                  td                    0.132       6.525 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.525         ntR1570          
 CLMA_70_200/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.525         Logic Levels: 5  
                                                                                   Logic: 1.831ns(57.980%), Route: 1.327ns(42.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.201                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.415
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.235       2.110         nt_sys_clk       
 CLMA_274_56/CLK                                                           r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_274_56/Q0                    tco                   0.179       2.289 f       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.059       2.348         key_ctl_saturation/btn_deb
 CLMS_274_57/B4                                                            f       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.348         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.384       2.415         nt_sys_clk       
 CLMS_274_57/CLK                                                           r       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.290       2.125                          
 clock uncertainty                                       0.000       2.125                          

 Hold time                                              -0.029       2.096                          

 Data required time                                                  2.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.096                          
 Data arrival time                                                   2.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler/btn_deb_1d/opit_0/CLK
Endpoint    : key_ctl_scaler/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.239
  Launch Clock Delay      :  2.845
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.970       2.845         nt_sys_clk       
 CLMA_90_224/CLK                                                           r       key_ctl_scaler/btn_deb_1d/opit_0/CLK

 CLMA_90_224/Q2                    tco                   0.180       3.025 f       key_ctl_scaler/btn_deb_1d/opit_0/Q
                                   net (fanout=1)        0.058       3.083         key_ctl_scaler/btn_deb_1d
 CLMA_90_224/A4                                                            f       key_ctl_scaler/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.083         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       2.208       3.239         nt_sys_clk       
 CLMA_90_224/CLK                                                           r       key_ctl_scaler/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.387       2.852                          
 clock uncertainty                                       0.000       2.852                          

 Hold time                                              -0.029       2.823                          

 Data required time                                                  2.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.823                          
 Data arrival time                                                   3.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  2.829
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       1.954       2.829         nt_sys_clk       
 CLMA_138_60/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_138_60/Q3                    tco                   0.182       3.011 r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.244       3.255         power_on_delay_inst/cnt2 [0]
 CLMA_138_48/B0                                                            r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10

 Data arrival time                                                   3.255         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.723%), Route: 0.244ns(57.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=83)       2.333       3.364         nt_sys_clk       
 CLMA_138_48/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.300       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.069       2.995                          

 Data required time                                                  2.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.995                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.037       6.848         ntclkbufg_0      
 DRM_178_252/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_252/QB0[2]                tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.043       9.671         fram_buf/wr_buf/wr_cell3/rd_wdata [60]
 CLMA_118_236/Y0                   td                    0.226       9.897 f       fram_buf/wr_buf/N39_19[60]/gateop_perm/Z
                                   net (fanout=1)        0.966      10.863         fram_buf/wr_buf/_N30159
 CLMA_90_308/Y3                    td                    0.151      11.014 f       fram_buf/wr_buf/N39_20[60]/gateop_perm/Z
                                   net (fanout=1)        0.506      11.520         fram_buf/wr_buf/_N30415
 CLMA_78_324/Y1                    td                    0.151      11.671 f       fram_buf/wr_buf/N39_21[60]/gateop_perm/Z
                                   net (fanout=2)        0.382      12.053         axi_wdata[60]    
 CLMA_90_320/D0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.053         Logic Levels: 3  
                                                                                   Logic: 2.308ns(44.342%), Route: 2.897ns(55.658%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.005      16.497         ntclkbufg_0      
 CLMA_90_320/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.148      16.318                          

 Data required time                                                 16.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.318                          
 Data arrival time                                                  12.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.265                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.410
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 DRM_142_148/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_148/QB0[12]               tco                   1.780       8.516 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[12]
                                   net (fanout=2)        1.015       9.531         fram_buf/wr_buf/wr_cell3/rd_wdata [165]
 CLMA_102_200/Y3                   td                    0.151       9.682 f       fram_buf/wr_buf/N39_19[165]/gateop_perm/Z
                                   net (fanout=1)        0.737      10.419         fram_buf/wr_buf/_N30264
 CLMA_66_164/Y1                    td                    0.151      10.570 f       fram_buf/wr_buf/N39_20[165]/gateop_perm/Z
                                   net (fanout=1)        0.994      11.564         fram_buf/wr_buf/_N30520
 CLMA_50_80/Y0                     td                    0.162      11.726 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[165]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.245      11.971         axi_wdata[165]   
 CLMA_50_76/B4                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.971         Logic Levels: 3  
                                                                                   Logic: 2.244ns(42.865%), Route: 2.991ns(57.135%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.918      16.410         ntclkbufg_0      
 CLMA_50_76/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.729                          
 clock uncertainty                                      -0.350      16.379                          

 Setup time                                             -0.092      16.287                          

 Data required time                                                 16.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.287                          
 Data arrival time                                                  11.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.316                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_82_232/QB0[13]                tco                   1.780       8.516 f       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/DOB[13]
                                   net (fanout=1)        1.270       9.786         fram_buf/ddr_wdata4 [188]
 CLMA_150_260/Y3                   td                    0.151       9.937 f       fram_buf/wr_buf/N39_19[188]/gateop_perm/Z
                                   net (fanout=1)        0.996      10.933         fram_buf/wr_buf/_N30287
 CLMA_94_320/Y0                    td                    0.150      11.083 f       fram_buf/wr_buf/N39_20[188]/gateop_perm/Z
                                   net (fanout=1)        0.393      11.476         fram_buf/wr_buf/_N30543
 CLMS_78_325/Y1                    td                    0.151      11.627 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[188]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.390      12.017         axi_wdata[188]   
 CLMA_90_320/D4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.017         Logic Levels: 3  
                                                                                   Logic: 2.232ns(42.265%), Route: 3.049ns(57.735%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     1.005      16.497         ntclkbufg_0      
 CLMA_90_320/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.078      16.388                          

 Data required time                                                 16.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.388                          
 Data arrival time                                                  12.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMS_66_185/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.254       6.820         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_62_177/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD

 Data arrival time                                                   6.820         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.339%), Route: 0.254ns(58.661%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMS_62_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.820                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMS_66_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMS_66_177/Y2                    tco                   0.228       6.615 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.284       6.899         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_50_177/CD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                   6.899         Logic Levels: 0  
                                                                                   Logic: 0.228ns(44.531%), Route: 0.284ns(55.469%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMS_50_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/wr_addr[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[10]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMA_78_196/CLK                                                           r       fram_buf/rotate_buf/wr_addr[5]/opit_0_A2Q21/CLK

 CLMA_78_196/Q1                    tco                   0.184       6.571 r       fram_buf/rotate_buf/wr_addr[5]/opit_0_A2Q21/Q1
                                   net (fanout=9)        0.310       6.881         fram_buf/rotate_buf/wr_addr [5]
 DRM_82_212/ADA1[10]                                                       r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[10]

 Data arrival time                                                   6.881         Logic Levels: 0  
                                                                                   Logic: 0.184ns(37.247%), Route: 0.310ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 DRM_82_212/CLKA[1]                                                        r       fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.166       6.772                          

 Data required time                                                  6.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.772                          
 Data arrival time                                                   6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.387       3.983         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.151       4.134 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.395       5.529         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   5.529         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.270%), Route: 1.782ns(82.730%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.990                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.387       3.983         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.151       4.134 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.395       5.529         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   5.529         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.270%), Route: 1.782ns(82.730%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.990                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_154_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_154_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.387       3.983         cmos1_href_d0    
 CLMS_158_25/Y3                    td                    0.151       4.134 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.395       5.529         cmos1_8_16bit/N11
 CLMA_274_24/CE                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   5.529         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.270%), Route: 1.782ns(82.730%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N279            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.990                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_274_20/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_274_20/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.136       3.490         cmos1_8_16bit/pdata_i_reg [3]
 CLMA_274_24/M2                                                            r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_274_24/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_154_72/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.179       3.351 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.410         cmos1_8_16bit/enble
 CLMA_154_72/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_154_72/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.078       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMS_270_17/CLK                                                           r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_270_17/Q2                    tco                   0.183       3.355 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.137       3.492         cmos1_d_d0[7]    
 CLMA_270_20/M1                                                            r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N279            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_270_20/CLK                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.878
  Clock Pessimism Removal :  0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.221       4.099 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.381       4.480         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.264       4.744 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.445       5.189         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.485ns(36.995%), Route: 0.826ns(63.005%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761      14.533         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.533 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.428         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.320      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.833                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.878
  Clock Pessimism Removal :  0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.221       4.099 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.381       4.480         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.264       4.744 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.445       5.189         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.485ns(36.995%), Route: 0.826ns(63.005%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761      14.533         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.533 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.428         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.320      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.833                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.878
  Clock Pessimism Removal :  0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMA_138_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_138_8/Q0                     tco                   0.221       4.099 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.381       4.480         cmos2_href_d0    
 CLMS_150_13/Y2                    td                    0.264       4.744 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.445       5.189         cmos2_8_16bit/N11
 CLMA_182_12/CE                                                            f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.485ns(36.995%), Route: 0.826ns(63.005%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761      14.533         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.533 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.428         ntclkbufg_8      
 CLMA_182_12/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.320      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.833                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.878
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761       2.633         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.633 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.528         ntclkbufg_8      
 CLMA_150_12/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_150_12/Q0                    tco                   0.182       3.710 r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.288       3.998         cmos2_8_16bit/pdata_i_reg [0]
 CLMA_154_13/M3                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   3.998         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.723%), Route: 0.288ns(61.277%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMA_154_13/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.331       3.547                          
 clock uncertainty                                       0.200       3.747                          

 Hold time                                              -0.011       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                   3.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.878
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761       2.633         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.633 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.528         ntclkbufg_8      
 CLMA_154_12/CLK                                                           r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_154_12/Q1                    tco                   0.184       3.712 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.289       4.001         cmos2_d_d0[0]    
 CLMA_150_12/M0                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   4.001         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.901%), Route: 0.289ns(61.099%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMA_150_12/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.331       3.547                          
 clock uncertainty                                       0.200       3.747                          

 Hold time                                              -0.011       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.878
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.761       2.633         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.633 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.528         ntclkbufg_8      
 CLMA_174_12/CLK                                                           r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_174_12/Q3                    tco                   0.182       3.710 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.287       3.997         cmos2_d_d0[3]    
 CLMS_174_13/M1                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   3.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.925       2.953         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.953 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.878         ntclkbufg_8      
 CLMS_174_13/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.335       3.543                          
 clock uncertainty                                       0.200       3.743                          

 Hold time                                              -0.011       3.732                          

 Data required time                                                  3.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.732                          
 Data arrival time                                                   3.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.152      16.067         cmos1_mix/saturation_de
 CLMA_194_173/Y2                   td                    0.264      16.331 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.094      17.425         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.368      17.793 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.793         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N8277
 CLMA_242_100/COUT                 td                    0.044      17.837 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.837         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N8279
 CLMA_242_104/Y1                   td                    0.383      18.220 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.189      18.409         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [6]
 CLMA_242_96/Y1                    td                    0.360      18.769 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[6]/gateop_perm/Z
                                   net (fanout=1)        0.380      19.149         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_230_101/COUT                 td                    0.268      19.417 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.417         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_230_105/Y0                   td                    0.123      19.540 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.149      19.689         _N269            
 CLMA_230_105/D4                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  19.689         Logic Levels: 6  
                                                                                   Logic: 2.055ns(51.132%), Route: 1.964ns(48.868%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMA_230_105/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.092      27.173                          

 Data required time                                                 27.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.173                          
 Data arrival time                                                  19.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.484                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.245      16.160         cmos1_mix/saturation_de
 CLMA_194_177/Y0                   td                    0.150      16.310 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7_1/gateop_perm/Z
                                   net (fanout=25)       0.953      17.263         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMS_166_249/Y2                   td                    0.150      17.413 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.418      17.831         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_150_252/Y1                   td                    0.360      18.191 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0_we_6/gateop_perm/Z
                                   net (fanout=16)       1.279      19.470         cmos1_mix/u_up_median_filter/_N15329
 CLMS_114_241/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WE

 Data arrival time                                                  19.470         Logic Levels: 3  
                                                                                   Logic: 0.905ns(23.816%), Route: 2.895ns(76.184%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMS_114_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_4/ram32x1dp/WCLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.292      26.973                          

 Data required time                                                 26.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.973                          
 Data arrival time                                                  19.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.503                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMA_194_172/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_194_172/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=28)       0.245      16.160         cmos1_mix/saturation_de
 CLMA_194_177/Y0                   td                    0.150      16.310 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7_1/gateop_perm/Z
                                   net (fanout=25)       0.953      17.263         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
 CLMS_166_249/Y2                   td                    0.150      17.413 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.418      17.831         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_150_252/Y1                   td                    0.360      18.191 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0_we_6/gateop_perm/Z
                                   net (fanout=16)       1.279      19.470         cmos1_mix/u_up_median_filter/_N15329
 CLMS_114_241/RS                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WE

 Data arrival time                                                  19.470         Logic Levels: 3  
                                                                                   Logic: 0.905ns(23.816%), Route: 2.895ns(76.184%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMS_114_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_16_0/ram32x1dp/WCLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.292      26.973                          

 Data required time                                                 26.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.973                          
 Data arrival time                                                  19.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.503                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_230_96/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_96/Q3                    tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.165       3.772         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_226_97/CE                                                            f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WADM4

 Data arrival time                                                   3.772         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.895%), Route: 0.165ns(48.105%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 CLMS_226_97/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.772                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_230_96/CLK                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_96/Q3                    tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.165       3.772         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_226_97/CE                                                            f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WADM4

 Data arrival time                                                   3.772         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.895%), Route: 0.165ns(48.105%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 CLMS_226_97/CLK                                                           r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_5/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.772                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_166_240/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_166_240/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.170       3.777         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_162_241/CE                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WADM4

 Data arrival time                                                   3.777         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.149%), Route: 0.170ns(48.851%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 CLMS_162_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_6_0/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.777                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.323

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.221      20.103 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       0.584      20.687         cmos2_mix/saturation_de
 CLMA_102_100/Y3                   td                    0.243      20.930 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       0.755      21.685         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag
                                   td                    0.368      22.053 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.053         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10570
 CLMA_70_100/COUT                  td                    0.044      22.097 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.097         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10572
                                   td                    0.044      22.141 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.141         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10574
 CLMA_70_104/Y2                    td                    0.202      22.343 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.170      22.513         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMS_66_105/Y2                    td                    0.381      22.894 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.578      23.472         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_74_104/COUT                  td                    0.397      23.869 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.869         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_74_108/Y0                    td                    0.123      23.992 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.152      24.144         _N277            
 CLMA_74_108/C4                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.144         Logic Levels: 6  
                                                                                   Logic: 2.023ns(47.466%), Route: 2.239ns(52.534%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_74_108/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.323      31.739                          
 clock uncertainty                                      -0.250      31.489                          

 Setup time                                             -0.094      31.395                          

 Data required time                                                 31.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.395                          
 Data arrival time                                                  24.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.251                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.323

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.221      20.103 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       0.401      20.504         cmos2_mix/saturation_de
 CLMA_122_96/Y0                    td                    0.264      20.768 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=24)       0.663      21.431         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.365      21.796 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.796         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10526
 CLMA_146_76/COUT                  td                    0.044      21.840 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.840         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10528
 CLMA_146_80/Y1                    td                    0.383      22.223 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.274      22.497         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [6]
 CLMA_146_72/Y0                    td                    0.226      22.723 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[6]/gateop_perm/Z
                                   net (fanout=1)        0.353      23.076         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_154_80/COUT                  td                    0.268      23.344 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.344         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_154_84/Y0                    td                    0.113      23.457 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.441      23.898         _N274            
 CLMA_146_88/A4                                                            f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  23.898         Logic Levels: 6  
                                                                                   Logic: 1.884ns(46.912%), Route: 2.132ns(53.088%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.323      31.739                          
 clock uncertainty                                      -0.250      31.489                          

 Setup time                                             -0.079      31.410                          

 Data required time                                                 31.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.410                          
 Data arrival time                                                  23.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.512                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.323

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_126_77/CLK                                                           f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_126_77/Q0                    tco                   0.221      20.103 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       0.584      20.687         cmos2_mix/saturation_de
 CLMA_102_100/Y3                   td                    0.243      20.930 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       0.755      21.685         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag
                                   td                    0.368      22.053 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.053         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10570
 CLMA_70_100/COUT                  td                    0.044      22.097 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.097         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10572
                                   td                    0.044      22.141 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.141         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10574
 CLMA_70_104/Y2                    td                    0.202      22.343 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.170      22.513         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMS_66_105/Y2                    td                    0.381      22.894 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.578      23.472         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_74_104/COUT                  td                    0.397      23.869 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.869         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_74_108/CIN                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  23.869         Logic Levels: 5  
                                                                                   Logic: 1.900ns(47.655%), Route: 2.087ns(52.345%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_74_108/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.323      31.739                          
 clock uncertainty                                      -0.250      31.489                          

 Setup time                                             -0.052      31.437                          

 Data required time                                                 31.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.437                          
 Data arrival time                                                  23.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.568                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMA_150_76/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_150_76/Q3                    tco                   0.178       6.794 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.160       6.954         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_146_77/CE                                                            f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WADM4

 Data arrival time                                                   6.954         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.663%), Route: 0.160ns(47.337%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMS_146_77/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WCLK
 clock pessimism                                        -0.633       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Hold time                                               0.293       7.128                          

 Data required time                                                  7.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.128                          
 Data arrival time                                                   6.954                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_112/Q3                   tco                   0.178       6.794 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.162       6.956         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_102_117/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WADM4

 Data arrival time                                                   6.956         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.353%), Route: 0.162ns(47.647%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMS_102_117/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_0/ram32x1dp/WCLK
 clock pessimism                                        -0.637       6.631                          
 clock uncertainty                                       0.200       6.831                          

 Hold time                                               0.293       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.956                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_112/Q3                   tco                   0.178       6.794 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.162       6.956         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_102_117/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4

 Data arrival time                                                   6.956         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.353%), Route: 0.162ns(47.647%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMS_102_117/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WCLK
 clock pessimism                                        -0.637       6.631                          
 clock uncertainty                                       0.200       6.831                          

 Hold time                                               0.293       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.956                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       3.205         ntclkbufg_4      
 DRM_306_336/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_336/QB0[0]                tco                   1.780       4.985 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.111       6.096         fram_buf/rd_buf/rotate_cell/rd_data2 [10]
 CLMS_254_281/Y3                   td                    0.358       6.454 f       fram_buf/rd_buf/rotate_cell/N150_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.250       6.704         fram_buf/rd_buf/rd_data4 [10]
 CLMS_254_285/Y1                   td                    0.162       6.866 r       fram_buf/rd_buf/N32_8[10]/gateop_perm/Z
                                   net (fanout=1)        0.182       7.048         fram_buf/rd_buf/_N28815
 CLMS_254_277/Y1                   td                    0.360       7.408 f       fram_buf/rd_buf/N32_9[10]/gateop_perm/Z
                                   net (fanout=1)        0.702       8.110         fram_buf/rd_buf/_N28881
 CLMA_282_244/A0                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   8.110         Logic Levels: 3  
                                                                                   Logic: 2.660ns(54.230%), Route: 2.245ns(45.770%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_282_244/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.154      15.579                          

 Data required time                                                 15.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.579                          
 Data arrival time                                                   8.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.469                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       3.205         ntclkbufg_4      
 DRM_306_356/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_356/QB0[0]                tco                   1.780       4.985 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        0.759       5.744         fram_buf/rd_buf/rotate_cell/rd_data1 [8]
 CLMA_302_289/Y0                   td                    0.150       5.894 f       fram_buf/rd_buf/rotate_cell/N150_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.682       6.576         fram_buf/rd_buf/rd_data4 [8]
 CLMS_254_285/Y0                   td                    0.162       6.738 r       fram_buf/rd_buf/N32_8[8]/gateop_perm/Z
                                   net (fanout=1)        0.259       6.997         fram_buf/rd_buf/_N28813
 CLMS_254_277/Y0                   td                    0.150       7.147 f       fram_buf/rd_buf/N32_9[8]/gateop_perm/Z
                                   net (fanout=1)        0.708       7.855         fram_buf/rd_buf/_N28879
 CLMA_282_244/B0                                                           f       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   7.855         Logic Levels: 3  
                                                                                   Logic: 2.242ns(48.215%), Route: 2.408ns(51.785%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_282_244/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.149      15.584                          

 Data required time                                                 15.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.584                          
 Data arrival time                                                   7.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.729                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[0]/opit_0_MUX4TO1Q/I2
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_24/QB0[0]                 tco                   1.780       4.873 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.080       6.953         fram_buf/rd_buf/rd_cell3/rd_data_raw [0]
 CLMA_282_136/Y3                   td                    0.243       7.196 f       fram_buf/rd_buf/N32_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.498       7.694         fram_buf/rd_buf/_N28871
 CLMS_274_157/A2                                                           f       fram_buf/rd_buf/genblk1.read_data[0]/opit_0_MUX4TO1Q/I2

 Data arrival time                                                   7.694         Logic Levels: 1  
                                                                                   Logic: 2.023ns(43.969%), Route: 2.578ns(56.031%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMS_274_157/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.305      15.428                          

 Data required time                                                 15.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.428                          
 Data arrival time                                                   7.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.734                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_190_132/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_190_132/Q3                   tco                   0.178       3.064 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.060       3.124         fram_buf/rd_buf/u_osd_display/osd_ram_addr [0]
 CLMA_190_132/D4                                                           f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_190_132/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_254_168/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_254_168/Q3                   tco                   0.178       3.064 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.061       3.125         sync_vg/h_count [0]
 CLMA_254_168/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_254_168/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_246_164/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_164/Q3                   tco                   0.178       3.064 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.061       3.125         sync_vg/v_count [0]
 CLMA_246_164/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_246_164/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.250       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.227       3.789 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.170       3.959         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.358       4.317 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.177       4.494         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.150       4.644 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.382       5.026         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.264       5.290 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.171       5.461         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_37/Y1                    td                    0.151       5.612 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.263       5.875         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_222_32/Y0                    td                    0.150       6.025 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.261       6.286         ms72xx_ctl/ms7200_ctl/N8
 CLMA_226_32/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.286         Logic Levels: 6  
                                                                                   Logic: 1.523ns(47.638%), Route: 1.674ns(52.362%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_226_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.158                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.250       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.227       3.789 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.170       3.959         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.358       4.317 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.177       4.494         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.150       4.644 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.382       5.026         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.264       5.290 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.171       5.461         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_37/Y1                    td                    0.151       5.612 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.263       5.875         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_222_32/Y0                    td                    0.150       6.025 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.261       6.286         ms72xx_ctl/ms7200_ctl/N8
 CLMA_226_32/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.286         Logic Levels: 6  
                                                                                   Logic: 1.523ns(47.638%), Route: 1.674ns(52.362%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_226_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.158                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_230_40/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.250       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_226_45/Y2                    td                    0.227       3.789 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.170       3.959         ms72xx_ctl/ms7200_ctl/_N83906
 CLMS_222_45/Y3                    td                    0.358       4.317 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=7)        0.177       4.494         ms72xx_ctl/ms7200_ctl/_N84037
 CLMS_226_45/Y0                    td                    0.150       4.644 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.382       5.026         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_36/Y0                    td                    0.264       5.290 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.070       5.360         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_36/Y1                    td                    0.162       5.522 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.509       6.031         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_242_33/CECO                  td                    0.141       6.172 r       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.172         ntR1547          
 CLMS_242_37/CECI                                                          r       ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.172         Logic Levels: 6  
                                                                                   Logic: 1.525ns(49.465%), Route: 1.558ns(50.535%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMS_242_37/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   6.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.185                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_138_153/Q1                   tco                   0.180       3.062 f       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.063       3.125         ms72xx_ctl/iic_dri_tx/twr_cnt [1]
 CLMA_138_152/C4                                                           f       ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_138_152/CLK                                                          r       ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.028       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_138_153/Q0                   tco                   0.179       3.061 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.122         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMA_138_153/B4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.029       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_138_153/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.122         ms72xx_ctl/iic_dri_tx/twr_cnt [2]
 CLMA_138_153/D4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_138_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.171       3.490         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.381       3.871 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.368       4.239         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.226       4.465 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.479       4.944         coms1_reg_config/N8
                                   td                    0.368       5.312 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.312         coms1_reg_config/_N12092
 CLMA_146_28/COUT                  td                    0.044       5.356 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.356         coms1_reg_config/_N12094
                                   td                    0.044       5.400 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.400         coms1_reg_config/_N12096
 CLMA_146_32/COUT                  td                    0.044       5.444 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.444         coms1_reg_config/_N12098
 CLMA_146_36/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.444         Logic Levels: 4  
                                                                                   Logic: 1.327ns(56.588%), Route: 1.018ns(43.412%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.358                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.171       3.490         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.381       3.871 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.368       4.239         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.226       4.465 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.479       4.944         coms1_reg_config/N8
                                   td                    0.368       5.312 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.312         coms1_reg_config/_N12092
 CLMA_146_28/COUT                  td                    0.044       5.356 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.356         coms1_reg_config/_N12094
                                   td                    0.044       5.400 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.400         coms1_reg_config/_N12096
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.400         Logic Levels: 3  
                                                                                   Logic: 1.283ns(55.758%), Route: 1.018ns(44.242%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.406                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.171       3.490         coms1_reg_config/clock_20k_cnt [4]
 CLMA_146_24/Y2                    td                    0.381       3.871 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.368       4.239         coms1_reg_config/_N1661
 CLMA_138_33/Y0                    td                    0.226       4.465 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.479       4.944         coms1_reg_config/N8
                                   td                    0.368       5.312 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.312         coms1_reg_config/_N12092
 CLMA_146_28/COUT                  td                    0.044       5.356 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.356         coms1_reg_config/_N12094
 CLMA_146_32/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.356         Logic Levels: 3  
                                                                                   Logic: 1.239ns(54.896%), Route: 1.018ns(45.104%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.446                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_28/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.062       3.136         coms1_reg_config/clock_20k_cnt [1]
 CLMA_146_28/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_146_32/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [5]
 CLMA_146_32/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_146_36/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [9]
 CLMA_146_36/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_146_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_142_108/CLKB[0]                                                       r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_108/QB0[2]                tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        0.705       6.505         hdmi_in/u_image_scaler/ram0_rd_data [10]
                                   td                    0.368       6.873 f       hdmi_in/u_image_scaler/N1280_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.873         hdmi_in/u_image_scaler/_N13076
 CLMA_166_88/COUT                  td                    0.044       6.917 r       hdmi_in/u_image_scaler/pix[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.917         hdmi_in/u_image_scaler/_N13078
                                   td                    0.044       6.961 r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.961         hdmi_in/u_image_scaler/_N13080
                                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.961         Logic Levels: 1  
                                                                                   Logic: 2.236ns(76.029%), Route: 0.705ns(23.971%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMA_166_92/CLK                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.128      10.346                          

 Data required time                                                 10.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.346                          
 Data arrival time                                                   6.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.385                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_142_108/CLKB[0]                                                       r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_108/QB0[2]                tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        0.705       6.505         hdmi_in/u_image_scaler/ram0_rd_data [10]
                                   td                    0.368       6.873 f       hdmi_in/u_image_scaler/N1280_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.873         hdmi_in/u_image_scaler/_N13076
 CLMA_166_88/COUT                  td                    0.044       6.917 r       hdmi_in/u_image_scaler/pix[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.917         hdmi_in/u_image_scaler/_N13078
 CLMA_166_92/CIN                                                           r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.917         Logic Levels: 1  
                                                                                   Logic: 2.192ns(75.664%), Route: 0.705ns(24.336%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMA_166_92/CLK                                                           r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.132      10.342                          

 Data required time                                                 10.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.342                          
 Data arrival time                                                   6.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.425                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_178_148/CLKB[0]                                                       r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_148/QB0[4]                tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        0.674       6.474         hdmi_in/u_image_scaler/ram0_rd_data [4]
 CLMS_170_113/COUT                 td                    0.391       6.865 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.865         hdmi_in/u_image_scaler/_N13087
                                   td                    0.044       6.909 r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.909         hdmi_in/u_image_scaler/_N13089
                                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.909         Logic Levels: 1  
                                                                                   Logic: 2.215ns(76.670%), Route: 0.674ns(23.330%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMS_170_117/CLK                                                          r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.128      10.346                          

 Data required time                                                 10.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.346                          
 Data arrival time                                                   6.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.437                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_138_125/Q3                   tco                   0.178       3.902 f       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.961         hdmi_in/u_image_scaler/first_interpolated_line_reg [1]
 CLMA_138_125/B0                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.961         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.066       3.859                          

 Data required time                                                  3.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.859                          
 Data arrival time                                                   3.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_138_125/Q2                   tco                   0.180       3.904 f       hdmi_in/u_image_scaler/first_interpolated_line_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.064       3.968         hdmi_in/u_image_scaler/first_interpolated_line_reg [0]
 CLMA_138_125/D0                                                           f       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.968         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMA_138_125/CLK                                                          r       hdmi_in/u_image_scaler/first_interpolated_line_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.065       3.860                          

 Data required time                                                  3.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.860                          
 Data arrival time                                                   3.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/i_data_scaler[11]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_image_scaler/pixel_data1[11]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMA_134_100/CLK                                                          r       hdmi_in/i_data_scaler[11]/opit_0_inv/CLK

 CLMA_134_100/Q0                   tco                   0.182       3.906 r       hdmi_in/i_data_scaler[11]/opit_0_inv/Q
                                   net (fanout=4)        0.139       4.045         hdmi_in/i_data_scaler [11]
 CLMA_130_104/M2                                                           r       hdmi_in/u_image_scaler/pixel_data1[11]/opit_0/D

 Data arrival time                                                   4.045         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       hdmi_in/u_image_scaler/pixel_data1[11]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.355       7.310         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.378       7.688 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.290       7.978         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.381       8.359 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.602       8.961         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.243       9.204 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.558       9.762         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.211       9.973 f       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.379      10.352         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.365      10.717 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.717         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.044      10.761 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.761         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.206      10.967 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.283      11.250         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.360      11.610 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.598      12.208         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.113      12.321 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.321         ntR280           
 CLMA_186_228/RSCO                 td                    0.113      12.434 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.434         ntR279           
 CLMA_186_232/RSCO                 td                    0.113      12.547 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.547         ntR278           
 CLMA_186_236/RSCO                 td                    0.113      12.660 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.660         ntR277           
 CLMA_186_240/RSCO                 td                    0.113      12.773 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.773         ntR276           
 CLMA_186_244/RSCO                 td                    0.113      12.886 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.886         ntR275           
 CLMA_186_248/RSCO                 td                    0.113      12.999 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.999         ntR274           
 CLMA_186_252/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  12.999         Logic Levels: 14 
                                                                                   Logic: 3.200ns(51.077%), Route: 3.065ns(48.923%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_186_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.054    1006.814                          
 clock uncertainty                                      -0.050    1006.764                          

 Setup time                                             -0.269    1006.495                          

 Data required time                                               1006.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.495                          
 Data arrival time                                                  12.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.496                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.355       7.310         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.378       7.688 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.290       7.978         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.381       8.359 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.602       8.961         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.243       9.204 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.558       9.762         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.211       9.973 f       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.379      10.352         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.365      10.717 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.717         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.044      10.761 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.761         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.206      10.967 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.283      11.250         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.360      11.610 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.598      12.208         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.113      12.321 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.321         ntR280           
 CLMA_186_228/RSCO                 td                    0.113      12.434 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.434         ntR279           
 CLMA_186_232/RSCO                 td                    0.113      12.547 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.547         ntR278           
 CLMA_186_236/RSCO                 td                    0.113      12.660 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.660         ntR277           
 CLMA_186_240/RSCO                 td                    0.113      12.773 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.773         ntR276           
 CLMA_186_244/RSCO                 td                    0.113      12.886 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.886         ntR275           
 CLMA_186_248/RSCO                 td                    0.113      12.999 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.999         ntR274           
 CLMA_186_252/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/RS

 Data arrival time                                                  12.999         Logic Levels: 14 
                                                                                   Logic: 3.200ns(51.077%), Route: 3.065ns(48.923%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_186_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.054    1006.814                          
 clock uncertainty                                      -0.050    1006.764                          

 Setup time                                             -0.269    1006.495                          

 Data required time                                               1006.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.495                          
 Data arrival time                                                  12.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.496                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_186_236/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMA_186_236/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.355       7.310         ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_182_229/Y0                   td                    0.378       7.688 f       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.290       7.978         ethernet_test/eth_udp_test/_N95209
 CLMA_182_245/Y2                   td                    0.381       8.359 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.602       8.961         ethernet_test/eth_udp_test/_N95229
 CLMA_190_240/Y3                   td                    0.243       9.204 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.558       9.762         ethernet_test/eth_udp_test/N710 [5]
 CLMS_186_245/Y3                   td                    0.211       9.973 f       ethernet_test/eth_udp_test/N58_11[3]/gateop/F
                                   net (fanout=1)        0.379      10.352         ethernet_test/eth_udp_test/state_n [3]
                                   td                    0.365      10.717 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.717         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_190_232/COUT                 td                    0.044      10.761 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.761         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_190_236/Y0                   td                    0.206      10.967 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.283      11.250         ethernet_test/eth_udp_test/N94
 CLMA_190_248/Y3                   td                    0.360      11.610 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.598      12.208         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_186_224/RSCO                 td                    0.113      12.321 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.321         ntR280           
 CLMA_186_228/RSCO                 td                    0.113      12.434 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.434         ntR279           
 CLMA_186_232/RSCO                 td                    0.113      12.547 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.547         ntR278           
 CLMA_186_236/RSCO                 td                    0.113      12.660 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.660         ntR277           
 CLMA_186_240/RSCO                 td                    0.113      12.773 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.773         ntR276           
 CLMA_186_244/RSCO                 td                    0.113      12.886 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.886         ntR275           
 CLMA_186_248/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  12.886         Logic Levels: 13 
                                                                                   Logic: 3.087ns(50.179%), Route: 3.065ns(49.821%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMA_186_248/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          

 Setup time                                             -0.269    1006.400                          

 Data required time                                               1006.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.400                          
 Data arrival time                                                  12.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.514                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_210_285/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/CLK

 CLMA_210_285/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.997         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp [11]
 CLMA_210_284/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.997         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_210_284/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMS_202_249/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/CLK

 CLMS_202_249/Q1                   tco                   0.180       5.830 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.889         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [25]
 CLMA_202_248/C4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_202_248/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.028       5.637                          

 Data required time                                                  5.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.637                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[5]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_298_176/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[5]/opit_0_A2Q21/CLK

 CLMA_298_176/Q0                   tco                   0.182       5.832 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[5]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.223       6.055         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr [4]
 DRM_306_168/ADA0[7]                                                       r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]

 Data arrival time                                                   6.055         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.938%), Route: 0.223ns(55.062%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 DRM_306_168/CLKA[0]                                                       r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Hold time                                               0.127       5.796                          

 Data required time                                                  5.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.796                          
 Data arrival time                                                   6.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  3.078
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.299 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.512       3.811         u_CORES/u_jtag_hub/data_ctrl
 CLMS_310_29/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.811         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.150%), Route: 0.512ns(69.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242      27.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918      28.160         ntclkbufg_6      
 CLMS_310_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.081                          
 clock uncertainty                                      -0.050      28.031                          

 Setup time                                             -0.149      27.882                          

 Data required time                                                 27.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.882                          
 Data arrival time                                                   3.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  3.078
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.299 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.506       3.805         u_CORES/u_jtag_hub/data_ctrl
 CLMA_310_28/C0                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.399%), Route: 0.506ns(69.601%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242      27.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918      28.160         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.081                          
 clock uncertainty                                      -0.050      28.031                          

 Setup time                                             -0.134      27.897                          

 Data required time                                                 27.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.897                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  3.078
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.299 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.512       3.811         u_CORES/u_jtag_hub/data_ctrl
 CLMA_310_28/A4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.811         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.150%), Route: 0.512ns(69.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242      27.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918      28.160         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.081                          
 clock uncertainty                                      -0.050      28.031                          

 Setup time                                             -0.058      27.973                          

 Data required time                                                 27.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.973                          
 Data arrival time                                                   3.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  2.885
  Clock Pessimism Removal :  -0.178

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990       1.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       1.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895       2.885         ntclkbufg_6      
 CLMS_310_69/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_310_69/Q0                    tco                   0.179       3.064 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.126         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]
 CLMA_310_68/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMA_310_68/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.178       2.900                          
 clock uncertainty                                       0.000       2.900                          

 Hold time                                              -0.029       2.871                          

 Data required time                                                  2.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.871                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[1]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  2.885
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990       1.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       1.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895       2.885         ntclkbufg_6      
 CLMA_310_52/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_52/Q0                    tco                   0.182       3.067 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.221       3.288         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_306_44/ADB0[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[1]

 Data arrival time                                                   3.288         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.161%), Route: 0.221ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 DRM_306_44/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.174       2.904                          
 clock uncertainty                                       0.000       2.904                          

 Hold time                                               0.125       3.029                          

 Data required time                                                  3.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.029                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  2.885
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990       1.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       1.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895       2.885         ntclkbufg_6      
 CLMA_302_49/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_49/Q1                    tco                   0.180       3.065 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.124         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2]
 CLMA_302_49/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMA_302_49/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.885
  Launch Clock Delay      :  0.629
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629      25.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.221      25.850 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      26.144         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.379      26.523 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.185      26.708         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.150      26.858 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.424      27.282         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.150      27.432 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.382      27.814         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.814         Logic Levels: 3  
                                                                                   Logic: 0.900ns(41.190%), Route: 1.285ns(58.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990      51.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      51.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895      52.885         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.885                          
 clock uncertainty                                      -0.050      52.835                          

 Setup time                                             -0.476      52.359                          

 Data required time                                                 52.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.359                          
 Data arrival time                                                  27.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.885
  Launch Clock Delay      :  0.629
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629      25.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.221      25.850 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      26.144         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.379      26.523 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.185      26.708         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.150      26.858 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.424      27.282         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.150      27.432 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.382      27.814         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.814         Logic Levels: 3  
                                                                                   Logic: 0.900ns(41.190%), Route: 1.285ns(58.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990      51.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      51.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895      52.885         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.885                          
 clock uncertainty                                      -0.050      52.835                          

 Setup time                                             -0.476      52.359                          

 Data required time                                                 52.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.359                          
 Data arrival time                                                  27.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.885
  Launch Clock Delay      :  0.629
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629      25.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_310_36/Q0                    tco                   0.221      25.850 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      26.144         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_302_41/Y2                    td                    0.379      26.523 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1/gateop_perm/Z
                                   net (fanout=4)        0.185      26.708         u_CORES/u_debug_core_0/_N1129
 CLMA_302_33/Y0                    td                    0.150      26.858 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.424      27.282         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_310_48/Y0                    td                    0.150      27.432 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=9)        0.382      27.814         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_310_49/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.814         Logic Levels: 3  
                                                                                   Logic: 0.900ns(41.190%), Route: 1.285ns(58.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.990      51.990         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      51.990 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.895      52.885         ntclkbufg_6      
 CLMS_310_49/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.885                          
 clock uncertainty                                      -0.050      52.835                          

 Setup time                                             -0.476      52.359                          

 Data required time                                                 52.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.359                          
 Data arrival time                                                  27.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  0.448
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.448      25.448         u_CORES/capt_o   
 CLMA_314_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_314_36/Q0                    tco                   0.179      25.627 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.152      25.779         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_310_37/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.779         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.079%), Route: 0.152ns(45.921%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_310_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.078                          
 clock uncertainty                                       0.050       3.128                          

 Hold time                                              -0.029       3.099                          

 Data required time                                                  3.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.099                          
 Data arrival time                                                  25.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.680                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  0.448
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.448      25.448         u_CORES/capt_o   
 CLMA_314_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_314_36/Q0                    tco                   0.182      25.630 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.143      25.773         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_310_37/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  25.773         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_310_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.078                          
 clock uncertainty                                       0.050       3.128                          

 Hold time                                              -0.077       3.051                          

 Data required time                                                  3.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.051                          
 Data arrival time                                                  25.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  0.538
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.538      25.538         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_310_36/Q1                    tco                   0.184      25.722 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.142      25.864         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_310_41/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  25.864         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.442%), Route: 0.142ns(43.558%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.153       2.153         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.153 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.925       3.078         ntclkbufg_6      
 CLMS_310_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.078                          
 clock uncertainty                                       0.050       3.128                          

 Hold time                                              -0.011       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                  25.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.807  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.538
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.395      77.395         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.395 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.950      78.345         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.221      78.566 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.833         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.833         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.538     125.538         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.538                          
 clock uncertainty                                      -0.050     125.488                          

 Setup time                                             -0.476     125.012                          

 Data required time                                                125.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.012                          
 Data arrival time                                                  78.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.807  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.538
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.395      77.395         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.395 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.950      78.345         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.221      78.566 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.833         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.833         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.538     125.538         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.538                          
 clock uncertainty                                      -0.050     125.488                          

 Setup time                                             -0.476     125.012                          

 Data required time                                                125.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.012                          
 Data arrival time                                                  78.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.807  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.538
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.395      77.395         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.395 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.950      78.345         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q0                    tco                   0.221      78.566 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.833         u_CORES/conf_sel [0]
 CLMA_310_36/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.833         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.538     125.538         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.538                          
 clock uncertainty                                      -0.050     125.488                          

 Setup time                                             -0.476     125.012                          

 Data required time                                                125.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.012                          
 Data arrival time                                                  78.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.629
  Launch Clock Delay      :  3.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242     127.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918     128.160         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q3                    tco                   0.178     128.338 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.160     128.498         u_CORES/id_o [2] 
 CLMA_310_36/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.498         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.663%), Route: 0.160ns(47.337%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629     125.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.629                          
 clock uncertainty                                       0.050     125.679                          

 Hold time                                               0.040     125.719                          

 Data required time                                                125.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.719                          
 Data arrival time                                                 128.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.629
  Launch Clock Delay      :  3.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242     127.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918     128.160         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q2                    tco                   0.200     128.360 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218     128.578         u_CORES/id_o [1] 
 CLMA_310_36/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.578         Logic Levels: 0  
                                                                                   Logic: 0.200ns(47.847%), Route: 0.218ns(52.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629     125.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.629                          
 clock uncertainty                                       0.050     125.679                          

 Hold time                                              -0.011     125.668                          

 Data required time                                                125.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.668                          
 Data arrival time                                                 128.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.629
  Launch Clock Delay      :  3.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.242     127.242         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.242 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=92)       0.918     128.160         ntclkbufg_6      
 CLMA_310_28/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_28/Q1                    tco                   0.201     128.361 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218     128.579         u_CORES/id_o [0] 
 CLMA_310_36/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.579         Logic Levels: 0  
                                                                                   Logic: 0.201ns(47.971%), Route: 0.218ns(52.029%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       0.629     125.629         u_CORES/capt_o   
 CLMA_310_36/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.629                          
 clock uncertainty                                       0.050     125.679                          

 Hold time                                              -0.011     125.668                          

 Data required time                                                125.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.668                          
 Data arrival time                                                 128.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      2.487       6.077         u_DDR3_50H/ddr_rstn
 CLMA_94_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.077         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.229%), Route: 2.487ns(91.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_94_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      2.008       5.598         u_DDR3_50H/ddr_rstn
 CLMS_74_153/RSCO                  td                    0.105       5.703 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.703         ntR802           
 CLMS_74_157/RSCO                  td                    0.105       5.808 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.808         ntR801           
 CLMS_74_161/RSCO                  td                    0.105       5.913 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.913         ntR800           
 CLMS_74_165/RSCO                  td                    0.105       6.018 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.018         ntR799           
 CLMS_74_169/RSCO                  td                    0.105       6.123 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.123         ntR798           
 CLMS_74_173/RSCO                  td                    0.105       6.228 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.228         ntR797           
 CLMS_74_177/RSCO                  td                    0.105       6.333 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.333         ntR796           
 CLMS_74_181/RSCO                  td                    0.105       6.438 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.438         ntR795           
 CLMS_74_185/RSCO                  td                    0.105       6.543 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.543         ntR794           
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.543         Logic Levels: 9  
                                                                                   Logic: 1.168ns(36.776%), Route: 2.008ns(63.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   6.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_41/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=744)      2.008       5.598         u_DDR3_50H/ddr_rstn
 CLMS_74_153/RSCO                  td                    0.105       5.703 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.703         ntR802           
 CLMS_74_157/RSCO                  td                    0.105       5.808 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.808         ntR801           
 CLMS_74_161/RSCO                  td                    0.105       5.913 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.913         ntR800           
 CLMS_74_165/RSCO                  td                    0.105       6.018 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.018         ntR799           
 CLMS_74_169/RSCO                  td                    0.105       6.123 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.123         ntR798           
 CLMS_74_173/RSCO                  td                    0.105       6.228 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.228         ntR797           
 CLMS_74_177/RSCO                  td                    0.105       6.333 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.333         ntR796           
 CLMS_74_181/RSCO                  td                    0.105       6.438 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.438         ntR795           
 CLMS_74_185/RSCO                  td                    0.105       6.543 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.543         ntR794           
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.543         Logic Levels: 9  
                                                                                   Logic: 1.168ns(36.776%), Route: 2.008ns(63.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   6.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.347       3.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.405%), Route: 0.347ns(65.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.347       3.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.405%), Route: 0.347ns(65.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.347       3.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_90_185/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.405%), Route: 0.347ns(65.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.434
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMA_154_221/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_221/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       2.833       9.790         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_28/RST_TRAINING_N                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   9.790         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.236%), Route: 2.833ns(92.764%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.942      16.434         ntclkbufg_0      
 DQSL_6_28/CLK_REGIONAL                                                    r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.319      16.753                          
 clock uncertainty                                      -0.350      16.403                          

 Recovery time                                          -0.093      16.310                          

 Data required time                                                 16.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.310                          
 Data arrival time                                                   9.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      2.315       9.272         nt_ddr_init_done 
 DRM_306_68/RSTA[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.272         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.715%), Route: 2.315ns(91.285%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895      16.387         ntclkbufg_0      
 DRM_306_68/CLKA[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.042      16.314                          

 Data required time                                                 16.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.314                          
 Data arrival time                                                   9.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      2.283       9.240         nt_ddr_init_done 
 DRM_278_68/RSTA[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.240         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.826%), Route: 2.283ns(91.174%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895      16.387         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.042      16.314                          

 Data required time                                                 16.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.314                          
 Data arrival time                                                   9.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_we_n/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.319       6.890         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_94_213/RSCO                  td                    0.092       6.982 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.982         ntR1097          
 CLMS_94_217/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_we_n/opit_0_inv/RS

 Data arrival time                                                   6.982         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.387%), Route: 0.319ns(53.613%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_we_n/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.319       6.890         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_94_213/RSCO                  td                    0.092       6.982 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.982         ntR1097          
 CLMS_94_217/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RS

 Data arrival time                                                   6.982         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.387%), Route: 0.319ns(53.613%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.895       6.387         ntclkbufg_0      
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_193/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1128)     0.319       6.890         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_94_213/RSCO                  td                    0.092       6.982 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.982         ntR1097          
 CLMS_94_217/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv/RS

 Data arrival time                                                   6.982         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.387%), Route: 0.319ns(53.613%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.242      16.157         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.151      16.308 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      1.492      17.800         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  17.800         Logic Levels: 1  
                                                                                   Logic: 0.396ns(18.592%), Route: 1.734ns(81.408%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.989                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.242      16.157         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.151      16.308 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      1.492      17.800         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.800         Logic Levels: 1  
                                                                                   Logic: 0.396ns(18.592%), Route: 1.734ns(81.408%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.989                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N279            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.950      15.670         ntclkbufg_2      
 CLMS_134_161/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_134_161/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.242      16.157         cmos1_vsync_16bit
 CLMA_134_164/Y1                   td                    0.151      16.308 f       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      1.492      17.800         cmos1_mix/median_filter_rst
 CLMA_174_248/RS                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.800         Logic Levels: 1  
                                                                                   Logic: 0.396ns(18.592%), Route: 1.734ns(81.408%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N279            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895      27.229         ntclkbufg_2      
 CLMA_174_248/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.989                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_110_145/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_110_145/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.679       4.291         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.291         Logic Levels: 0  
                                                                                   Logic: 0.183ns(21.230%), Route: 0.679ns(78.770%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Removal time                                           -0.022       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   4.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_110_145/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_110_145/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.768       4.380         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.380         Logic Levels: 0  
                                                                                   Logic: 0.183ns(19.243%), Route: 0.768ns(80.757%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 DRM_26_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N279            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.895       3.429         ntclkbufg_2      
 CLMA_138_160/CLK                                                          r       cmos1_mix/saturation_vs_1d/opit_0/CLK

 CLMA_138_160/Y2                   tco                   0.236       3.665 r       cmos1_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=1)        0.202       3.867         cmos1_mix/saturation_vs_1d
 CLMA_134_164/Y1                   td                    0.177       4.044 r       cmos1_mix/N1/gateop_perm/Z
                                   net (fanout=110)      0.199       4.243         cmos1_mix/median_filter_rst
 CLMA_134_164/RS                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.243         Logic Levels: 1  
                                                                                   Logic: 0.413ns(50.737%), Route: 0.401ns(49.263%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N279            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2113)     0.925       3.700         ntclkbufg_2      
 CLMA_134_164/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.187       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.782                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.245      20.127 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.167      20.294         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.226      20.520 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      1.716      22.236         cmos2_mix/median_filter_rst
 CLMA_98_48/RS                                                             f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  22.236         Logic Levels: 1  
                                                                                   Logic: 0.471ns(20.008%), Route: 1.883ns(79.992%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_98_48/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.311      31.727                          
 clock uncertainty                                      -0.250      31.477                          

 Recovery time                                          -0.476      31.001                          

 Data required time                                                 31.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.001                          
 Data arrival time                                                  22.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.765                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.245      20.127 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.167      20.294         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.226      20.520 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      1.716      22.236         cmos2_mix/median_filter_rst
 CLMA_98_48/RS                                                             f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  22.236         Logic Levels: 1  
                                                                                   Logic: 0.471ns(20.008%), Route: 1.883ns(79.992%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_98_48/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.311      31.727                          
 clock uncertainty                                      -0.250      31.477                          

 Recovery time                                          -0.476      31.001                          

 Data required time                                                 31.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.001                          
 Data arrival time                                                  22.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.765                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  7.982
  Clock Pessimism Removal :  1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.386      17.372         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.640 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.640         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.640 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.932         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.932 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.950      19.882         ntclkbufg_1      
 CLMA_122_152/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_122_152/Q0                   tco                   0.245      20.127 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=3)        0.167      20.294         cmos2_vsync_16bit
 CLMA_122_156/Y0                   td                    0.226      20.520 f       cmos2_mix/N1/gateop/Z
                                   net (fanout=145)      1.716      22.236         cmos2_mix/median_filter_rst
 CLMA_98_48/RSCO                   td                    0.113      22.349 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.349         ntR188           
 CLMA_98_52/RSCO                   td                    0.113      22.462 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.462         ntR187           
 CLMA_98_56/RSCO                   td                    0.113      22.575 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      22.575         ntR186           
 CLMA_98_60/RSCI                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  22.575         Logic Levels: 4  
                                                                                   Logic: 0.810ns(30.078%), Route: 1.883ns(69.922%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366      28.038         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.238 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.238         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.238 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.521         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895      30.416         ntclkbufg_1      
 CLMA_98_60/CLK                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.311      31.727                          
 clock uncertainty                                      -0.250      31.477                          

 Recovery time                                           0.000      31.477                          

 Data required time                                                 31.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.477                          
 Data arrival time                                                  22.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.182       6.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.268       7.066         u_CORES/u_debug_core_0/resetn
 CLMA_294_48/RSCO                  td                    0.092       7.158 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.158         ntR771           
 CLMA_294_52/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.158         Logic Levels: 1  
                                                                                   Logic: 0.274ns(50.554%), Route: 0.268ns(49.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMA_294_52/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Removal time                                            0.000       6.835                          

 Data required time                                                  6.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.835                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.182       6.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.268       7.066         u_CORES/u_debug_core_0/resetn
 CLMA_294_48/RSCO                  td                    0.092       7.158 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.158         ntR771           
 CLMA_294_52/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.158         Logic Levels: 1  
                                                                                   Logic: 0.274ns(50.554%), Route: 0.268ns(49.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMA_294_52/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Removal time                                            0.000       6.835                          

 Data required time                                                  6.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.835                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.268
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.366       4.238         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.438 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.438         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.438 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.721         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.721 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.895       6.616         ntclkbufg_1      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_298_41/Q0                    tco                   0.182       6.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=33)       0.268       7.066         u_CORES/u_debug_core_0/resetn
 CLMA_294_48/RSCO                  td                    0.092       7.158 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.158         ntR771           
 CLMA_294_52/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.158         Logic Levels: 1  
                                                                                   Logic: 0.274ns(50.554%), Route: 0.268ns(49.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.741       4.769         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.037 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.037         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.037 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.343         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2273)     0.925       7.268         ntclkbufg_1      
 CLMA_294_52/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Removal time                                            0.000       6.835                          

 Data required time                                                  6.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.835                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.017       5.333         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_68/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.333         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.955%), Route: 2.017ns(90.045%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 DRM_306_68/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   5.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.369                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.000       5.316         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_24/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.316         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.031%), Route: 2.000ns(89.969%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   5.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.386                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.937
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       1.932       5.248         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_24/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.348%), Route: 1.932ns(89.652%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.946      15.757         ntclkbufg_4      
 DRM_82_24/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.934                          
 clock uncertainty                                      -0.150      15.784                          

 Recovery time                                          -0.031      15.753                          

 Data required time                                                 15.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.753                          
 Data arrival time                                                   5.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.505                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.180       3.066 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.314       3.380         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.380         Logic Levels: 0  
                                                                                   Logic: 0.180ns(36.437%), Route: 0.314ns(63.563%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.008       2.913                          

 Data required time                                                  2.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.913                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.298       3.368         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.368         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.174%), Route: 0.298ns(61.826%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.499                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_174_208/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.339       3.409         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.409         Logic Levels: 0  
                                                                                   Logic: 0.184ns(35.182%), Route: 0.339ns(64.818%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_222_40/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_40/Q1                    tco                   0.223       3.312 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.253       3.565         rstn_1ms[6]      
 CLMS_218_45/Y0                    td                    0.380       3.945 f       N154_10/gateop_perm/Z
                                   net (fanout=2)        0.254       4.199         _N91859          
 CLMS_218_41/Y1                    td                    0.151       4.350 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.345       4.695         ms72xx_ctl/N0_rnmt
 CLMS_218_41/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.695         Logic Levels: 2  
                                                                                   Logic: 0.754ns(46.949%), Route: 0.852ns(53.051%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMS_218_41/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   4.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.749                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N281            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_222_48/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_48/Q1                    tco                   0.184       3.066 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.273       3.339         rstn_1ms[0]      
 CLMS_218_41/Y1                    td                    0.265       3.604 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.274       3.878         ms72xx_ctl/N0_rnmt
 CLMS_218_41/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.878         Logic Levels: 1  
                                                                                   Logic: 0.449ns(45.080%), Route: 0.547ns(54.920%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N281            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMS_218_41/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.164                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.674       5.917         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.917         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.755%), Route: 1.674ns(88.245%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.914      10.477         ntclkbufg_3      
 DRM_54_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.743                          
 clock uncertainty                                      -0.250      10.493                          

 Recovery time                                          -0.042      10.451                          

 Data required time                                                 10.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.451                          
 Data arrival time                                                   5.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.534                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.548       5.791         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.791         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.592%), Route: 1.548ns(87.408%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 DRM_54_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.641                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.654       5.897         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.897         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.881%), Route: 1.654ns(88.119%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005      10.568         ntclkbufg_3      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   5.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.645                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.595       4.502         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_252/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.502         Logic Levels: 0  
                                                                                   Logic: 0.183ns(23.522%), Route: 0.595ns(76.478%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       4.132         ntclkbufg_3      
 DRM_54_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.521       4.428         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.428         Logic Levels: 0  
                                                                                   Logic: 0.183ns(25.994%), Route: 0.521ns(74.006%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_205/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_205/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.540       4.447         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.447         Logic Levels: 0  
                                                                                   Logic: 0.183ns(25.311%), Route: 0.540ns(74.689%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N278            
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMA_202_204/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_202_204/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.287       8.244         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_74_225/Y0                    td                    0.378       8.622 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.512      10.134         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      10.240 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.240         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.469 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.565         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.565         Logic Levels: 3  
                                                                                   Logic: 3.934ns(57.607%), Route: 2.895ns(42.393%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N281            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5306)     0.925       6.736         ntclkbufg_0      
 CLMA_110_205/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_205/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=235)      1.760       8.717         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.823 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.823         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.061 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.148         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.148         Logic Levels: 2  
                                                                                   Logic: 3.565ns(65.872%), Route: 1.847ns(34.128%)
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N280            
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.863 f       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.053       6.916         ethernet_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_270_37/CLK         key_ctl_gamma/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_270_37/CLK         key_ctl_gamma/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_282_129/CLK        key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_50_181/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_181/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_165/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_158_25/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_158_25/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_158_25/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_150_13/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_150_13/CLK         cmos2_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_150_13/CLK         cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_226_97/CLK         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_226_97/CLK         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_222_129/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_134_89/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_234_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_146_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_146_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_146_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           Low Pulse Width   DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_54_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_246_229/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_306_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           Low Pulse Width   DRM_306_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           High Pulse Width  CLMS_294_45/CLK         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_310_36/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,354 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:15s
Total real time to report_timing completion : 0h:0m:19s
