-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    TA@TA-PC                                            
-- Generated date:                  Fri Mar 29 21:25:06 +0330 2024                      

Solution Settings: matrix_mult.v12
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/MATRIX_MULT.cpp
      $PROJECT_HOME/matrix_mult.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MATRIX_MULT.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /matrix_mult/core                      29    3378       3393            0  0          
    Design Total:                          29    3378       3393            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                               Area Score Delay Post Alloc Post Assign 
    -------------------------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_ioport]                                                                    
    mgc_bsync_rdy(7,1,0)                              0.000 0.000          1           1 
    mgc_bsync_vld(6,0,1)                              0.000 0.000          1           1 
    mgc_out_stdreg(3,36)                              0.000 0.000          1           1 
    mgc_out_stdreg(4,1)                               0.000 0.000          1           1 
    mgc_out_stdreg(5,8)                               0.000 0.000          1           1 
    [Lib: mgc_sample-065nm-dw_beh_dc]                                                    
    mgc_add(3,0,3,0,3,4)                             24.140 0.029          1           0 
    mgc_add(32,0,32,0,32,4)                         266.788 1.792          1           1 
    mgc_add(4,0,1,0,4,4)                             26.560 0.098          0           1 
    mgc_add(4,0,2,1,4,4)                             35.791 0.092          1           0 
    mgc_add(4,0,3,0,4,4)                             30.525 0.093          1           0 
    mgc_add(4,0,4,0,5,4)                             32.507 0.096          1           1 
    mgc_add(5,0,2,0,5,4)                             34.927 0.152          1           0 
    mgc_add(5,0,3,0,5,4)                             36.909 0.153          0           1 
    mgc_add(5,0,4,0,5,4)                             38.892 0.156          1           3 
    mgc_add(5,0,5,0,5,4)                             40.874 0.161          1           1 
    mgc_add(6,0,5,1,6,4)                             52.432 0.219          0           1 
    mgc_add(8,0,5,0,8,4)                             60.028 0.331          1           0 
    mgc_add(8,0,8,0,8,4)                             65.976 0.350          1           0 
    mgc_and(1,2,4)                                    2.400 0.030          0          11 
    mgc_and(1,4,4)                                    3.200 0.059          0           1 
    mgc_and(32,2,4)                                  76.800 0.030          0           1 
    mgc_and(4,2,4)                                    9.600 0.030          0           3 
    mgc_and(7,2,4)                                   16.800 0.030          0           1 
    mgc_and(8,2,4)                                   19.200 0.030          0           1 
    mgc_mul(16,0,16,0,32,4)                        2138.696 2.082          1           1 
    mgc_mux(16,1,2,3)                                63.952 0.081          0           2 
    mgc_mux(3,1,2,3)                                 11.991 0.081          0           2 
    mgc_mux(32,1,2,3)                               127.903 0.081          0           1 
    mgc_mux(36,1,2,3)                               143.891 0.081          0           1 
    mgc_mux(4,1,2,3)                                 15.988 0.081          0           6 
    mgc_mux(5,1,2,3)                                 19.985 0.081          0           1 
    mgc_mux(8,1,2,3)                                 31.976 0.081          0           1 
    mgc_mux1hot(4,3,4)                               23.662 0.113          0           1 
    mgc_nor(1,2,1)                                    4.800 0.019          0           2 
    mgc_nor(1,5,4)                                    6.000 0.071          0           1 
    mgc_not(1,1)                                      2.800 0.010          0          22 
    mgc_not(4,1)                                     11.200 0.010          0           3 
    mgc_or(1,2,4)                                     2.400 0.028          0           9 
    mgc_or(1,3,4)                                     3.400 0.048          0           4 
    mgc_or(2,2,4)                                     4.800 0.028          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                     21.183 0.232          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1,4)                     30.596 0.195          0           5 
    mgc_reg_pos(16,0,0,1,1,0,0,4)                   338.931 0.232          0           2 
    mgc_reg_pos(32,0,0,1,1,1,1,4)                   979.078 0.195          0           1 
    mgc_reg_pos(36,0,0,1,1,1,1,4)                  1101.463 0.195          0           1 
    mgc_reg_pos(4,0,0,1,1,1,1,4)                    122.385 0.195          0           3 
    mgc_reg_pos(8,0,0,1,1,1,1,4)                    244.770 0.195          0           1 
    mgc_xor(1,3,4)                                   10.000 0.097          0           8 
    [Lib: ram_sample-065nm-register-file_beh_dc]                                         
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,4,1            0.000 0.010          1           0 
                                                                                         
    TOTAL AREA (After Assignment):                 7422.631                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   4633.3          7673.5          7504.6        
    Total Reg:          1864.1  (40%)   3790.0  (49%)   3790.0  (51%) 
                                                                      
    DataPath:           4633.3 (100%)   7591.5  (99%)   7422.6  (99%) 
      MUX:                 0.0           663.5   (9%)    595.2   (8%) 
      FUNC:             2769.1  (60%)   2929.9  (39%)   2711.4  (37%) 
      LOGIC:               0.0           284.2   (4%)    402.0   (5%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:              1864.1  (40%)   3714.0  (49%)   3714.0  (50%) 
                                                                      
    
    FSM:                   0.0            82.0   (1%)     82.0   (1%) 
      FSM-REG:             0.0            76.0  (93%)     76.0  (93%) 
      FSM-COMB:            0.0             6.0   (7%)      6.0   (7%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                              Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    output:rsc:mgc_out_stdreg.d                                   36         Y                  output:rsc:mgc_out_stdreg.d                           
    loop2:partial_out.sva                                         32         Y                  loop2:partial_out.sva                                 
    input_matrix1:rsc:REGISTER_FILE.data_out.bfwt                 16                            input_matrix1:rsc:REGISTER_FILE.data_out.bfwt         
    input_matrix2:rsc:REGISTER_FILE.data_out.bfwt                 16                            input_matrix2:rsc:REGISTER_FILE.data_out.bfwt         
    addr:rsc:mgc_out_stdreg.d                                      8         Y                  addr:rsc:mgc_out_stdreg.d                             
    loop1:i#1.sva                                                  4         Y                  loop1:i#1.sva                                         
    loop2:j#1.reg                                                  4         Y                  loop2:j#1.sva                                         
                                                                                                loop2:j#1.sva#1                                       
    loop3:k#1.reg                                                  4         Y                  loop3:k#1.sva                                         
                                                                                                loop3:k#1.sva#1                                       
    __done:sync:mgc_bsync_rdy.bcwt                                 1                            __done:sync:mgc_bsync_rdy.bcwt                        
    __done:sync:mgc_bsync_rdy.icwt                                 1                            __done:sync:mgc_bsync_rdy.icwt                        
    __start:sync:mgc_bsync_vld.bcwt                                1                            __start:sync:mgc_bsync_vld.bcwt                       
    __start:sync:mgc_bsync_vld.icwt                                1                            __start:sync:mgc_bsync_vld.icwt                       
    core.wten                                                      1                            core.wten                                             
    input_matrix1:rsc:REGISTER_FILE.bcwt#1                         1                            input_matrix1:rsc:REGISTER_FILE.bcwt#1                
    input_matrix1:rsc:REGISTER_FILE.icwt#1                         1                            input_matrix1:rsc:REGISTER_FILE.icwt#1                
    input_matrix2:rsc:REGISTER_FILE.bcwt#1                         1                            input_matrix2:rsc:REGISTER_FILE.bcwt#1                
    input_matrix2:rsc:REGISTER_FILE.icwt#1                         1                            input_matrix2:rsc:REGISTER_FILE.icwt#1                
    loop2:slc.itm                                                  1         Y                  loop2:slc.itm                                         
    loop3:slc.itm                                                  1         Y                  loop3:slc.itm                                         
    reg(__done:sync:mgc_bsync_rdy.iswt0).cse                       1         Y                  reg(__done:sync:mgc_bsync_rdy.iswt0).cse              
    reg(__start:sync:mgc_bsync_vld.iswt0).cse                      1         Y                  reg(__start:sync:mgc_bsync_vld.iswt0).cse             
    reg(input_matrix2:rsc:REGISTER_FILE.re.core.psct).cse          1         Y                  reg(input_matrix2:rsc:REGISTER_FILE.re.core.psct).cse 
                                                                                                                                                      
    Total:                                                       134             93           0 (Total Gating Ratio: 0.69, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.06682
      Slack:      94.93318
      
      Path                                                                     Startpoint                                                             Endpoint                                                            Delay  Slack   
      ------------------------------------------------------------------------ ---------------------------------------------------------------------- ------------------------------------------------------------------- ------ -------
      1                                                                        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                   matrix_mult:core/reg(loop2:partial_out.sva)                         5.0668 94.9332 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                              1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                         0.0000 1.0000  
        matrix_mult:core/mux                                                   mgc_mux_16_1_2_3                                                                                                                           0.0812 1.0812  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 1.0812  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 3.1637  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 3.1637  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.9557  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.9557  
        matrix_mult:core/mux#17                                                mgc_mux_32_1_2_3                                                                                                                           0.0812 5.0369  
        matrix_mult:core/mux#17.itm                                                                                                                                                                                       0.0000 5.0369  
        matrix_mult:core/and#6                                                 mgc_and_32_2_4                                                                                                                             0.0299 5.0668  
        matrix_mult:core/and#6.itm                                                                                                                                                                                        0.0000 5.0668  
        matrix_mult:core/reg(loop2:partial_out.sva)                            mgc_reg_pos_32_0_0_1_1_1_1_4                                                                                                               0.0000 5.0668  
                                                                                                                                                                                                                                         
      2                                                                        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                   matrix_mult:core/reg(loop2:partial_out.sva)                         5.0668 94.9332 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                              1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                         0.0000 1.0000  
        matrix_mult:core/mux#1                                                 mgc_mux_16_1_2_3                                                                                                                           0.0812 1.0812  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 1.0812  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 3.1637  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 3.1637  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.9557  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.9557  
        matrix_mult:core/mux#17                                                mgc_mux_32_1_2_3                                                                                                                           0.0812 5.0369  
        matrix_mult:core/mux#17.itm                                                                                                                                                                                       0.0000 5.0369  
        matrix_mult:core/and#6                                                 mgc_and_32_2_4                                                                                                                             0.0299 5.0668  
        matrix_mult:core/and#6.itm                                                                                                                                                                                        0.0000 5.0668  
        matrix_mult:core/reg(loop2:partial_out.sva)                            mgc_reg_pos_32_0_0_1_1_1_1_4                                                                                                               0.0000 5.0668  
                                                                                                                                                                                                                                         
      3                                                                        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                   matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   5.0369 94.9631 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                              1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                         0.0000 1.0000  
        matrix_mult:core/mux                                                   mgc_mux_16_1_2_3                                                                                                                           0.0812 1.0812  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 1.0812  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 3.1637  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 3.1637  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.9557  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.9557  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.9557  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.9557  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 5.0369  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 5.0369  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 5.0369  
                                                                                                                                                                                                                                         
      4                                                                        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                   matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   5.0369 94.9631 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                              1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                         0.0000 1.0000  
        matrix_mult:core/mux#1                                                 mgc_mux_16_1_2_3                                                                                                                           0.0812 1.0812  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 1.0812  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 3.1637  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 3.1637  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.9557  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.9557  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.9557  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.9557  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 5.0369  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 5.0369  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 5.0369  
                                                                                                                                                                                                                                         
      5                                                                        matrix_mult:core/reg(input_matrix1:rsc:REGISTER_FILE.data_out.bfwt)    matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   4.2690 95.7310 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult:core/reg(input_matrix1:rsc:REGISTER_FILE.data_out.bfwt)    mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                               0.2321 0.2321  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.bfwt                                                                                                                                                    0.0000 0.2321  
        matrix_mult:core/mux                                                   mgc_mux_16_1_2_3                                                                                                                           0.0812 0.3134  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 0.3134  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 2.3958  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 2.3958  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.1878  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.1878  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.1878  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.1878  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 4.2690  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 4.2690  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 4.2690  
                                                                                                                                                                                                                                         
      6                                                                        matrix_mult:core/reg(input_matrix2:rsc:REGISTER_FILE.data_out.bfwt)    matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   4.2690 95.7310 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult:core/reg(input_matrix2:rsc:REGISTER_FILE.data_out.bfwt)    mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                               0.2321 0.2321  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out.bfwt                                                                                                                                                    0.0000 0.2321  
        matrix_mult:core/mux#1                                                 mgc_mux_16_1_2_3                                                                                                                           0.0812 0.3134  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 0.3134  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 2.3958  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 2.3958  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.1878  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.1878  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.1878  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.1878  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 4.2690  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 4.2690  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 4.2690  
                                                                                                                                                                                                                                         
      7                                                                        matrix_mult:core:wait_ctrl/reg(input_matrix2:rsc:REGISTER_FILE.bcwt#1) matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   4.2690 95.7310 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult:core:wait_ctrl/reg(input_matrix2:rsc:REGISTER_FILE.bcwt#1) mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                0.2321 0.2321  
        matrix_mult:core:wait_ctrl/input_matrix2:rsc:REGISTER_FILE.bcwt#1                                                                                                                                                 0.0000 0.2321  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.bcwt#1                                                                                                                                                           0.0000 0.2321  
        matrix_mult:core/mux#1                                                 mgc_mux_16_1_2_3                                                                                                                           0.0812 0.3134  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 0.3134  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 2.3958  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 2.3958  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.1878  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.1878  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.1878  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.1878  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 4.2690  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 4.2690  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 4.2690  
                                                                                                                                                                                                                                         
      8                                                                        matrix_mult:core:wait_ctrl/reg(input_matrix1:rsc:REGISTER_FILE.bcwt#1) matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   4.2690 95.7310 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult:core:wait_ctrl/reg(input_matrix1:rsc:REGISTER_FILE.bcwt#1) mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                0.2321 0.2321  
        matrix_mult:core:wait_ctrl/input_matrix1:rsc:REGISTER_FILE.bcwt#1                                                                                                                                                 0.0000 0.2321  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.bcwt#1                                                                                                                                                           0.0000 0.2321  
        matrix_mult:core/mux                                                   mgc_mux_16_1_2_3                                                                                                                           0.0812 0.3134  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 0.3134  
        matrix_mult:core/loop3:mul#2                                           mgc_mul_16_0_16_0_32_4                                                                                                                     2.0824 2.3958  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                                                                  0.0000 2.3958  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 4.1878  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 4.1878  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 4.1878  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 4.1878  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 4.2690  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 4.2690  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 4.2690  
                                                                                                                                                                                                                                         
      9                                                                        matrix_mult:core/reg(loop2:partial_out.sva)                            matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                   2.1054 97.8946 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult:core/reg(loop2:partial_out.sva)                            mgc_reg_pos_32_0_0_1_1_1_1_4                                                                                                               0.2321 0.2321  
        matrix_mult:core/loop2:partial_out.sva                                                                                                                                                                            0.0000 0.2321  
        matrix_mult:core/loop3:acc#5                                           mgc_add_32_0_32_0_32_4                                                                                                                     1.7920 2.0241  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                                                                          0.0000 2.0241  
        matrix_mult:core/loop2:exs                                                                                                                                                                                        0.0000 2.0241  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                    0.0000 2.0241  
        matrix_mult:core/mux#3                                                 mgc_mux_36_1_2_3                                                                                                                           0.0812 2.1054  
        matrix_mult:core/mux#3.itm                                                                                                                                                                                        0.0000 2.1054  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mgc_reg_pos_36_0_0_1_1_1_1_4                                                                                                               0.0000 2.1054  
                                                                                                                                                                                                                                         
      10                                                                       matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                   matrix_mult:core/reg(input_matrix1:rsc:REGISTER_FILE.data_out.bfwt) 1.0812 98.9188 
                                                                                                                                                                                                                                         
        Instance                                                               Component                                                                                                                                  Delta  Delay   
        --------                                                               ---------                                                                                                                                  -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                              1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                         0.0000 1.0000  
        matrix_mult:core/mux                                                   mgc_mux_16_1_2_3                                                                                                                           0.0812 1.0812  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out.mxwt                                                                                                                                                    0.0000 1.0812  
        matrix_mult:core/reg(input_matrix1:rsc:REGISTER_FILE.data_out.bfwt)    mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                               0.0000 1.0812  
                                                                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 100.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                               Port                                             Slack (Delay) Messages 
      ---------------------------------------------------------------------- --------------------------------------------- -------- ------- --------
      matrix_mult:core/reg(input_matrix1:rsc:REGISTER_FILE.data_out.bfwt)    input_matrix1:rsc:REGISTER_FILE.data_out.mxwt  94.9332  5.0668          
      matrix_mult:core/reg(input_matrix2:rsc:REGISTER_FILE.data_out.bfwt)    input_matrix2:rsc:REGISTER_FILE.data_out.mxwt  94.9332  5.0668          
      matrix_mult:core/reg(loop1:i#1.sva)                                    and.itm                                        99.4455  0.5545          
      matrix_mult:core/reg(addr:rsc:mgc_out_stdreg.d)                        mux#2.itm                                      99.0530  0.9470          
      matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                      mux#3.itm                                      94.9631  5.0369          
      matrix_mult:core/reg(__done:sync:mgc_bsync_rdy.iswt0)                  and#1.itm                                      99.2826  0.7174          
      matrix_mult:core/reg(__start:sync:mgc_bsync_vld.iswt0)                 nor#2.itm                                      99.9007  0.0993          
      matrix_mult:core/reg(input_matrix2:rsc:REGISTER_FILE.re.core.psct)     slc(fsm_output)#40.itm                        100.0000  0.0000          
      matrix_mult:core/reg(loop2:j#1.reg)                                    and#5.itm                                      99.4455  0.5545          
      matrix_mult:core/reg(loop2:partial_out.sva)                            and#6.itm                                      94.9332  5.0668          
      matrix_mult:core/reg(loop3:k#1.reg)                                    and#7.itm                                      99.4455  0.5545          
      matrix_mult:core/reg(loop3:slc.itm)                                    slc(loop3:acc.itm.pdr).itm                     99.3192  0.6808          
      matrix_mult:core/reg(loop2:slc.itm)                                    loop2:slc.itm#1                                99.3192  0.6808          
      matrix_mult:core:wait_ctrl/reg(input_matrix1:rsc:REGISTER_FILE.icwt#1) xor#2.itm                                      99.6032  0.3968          
      matrix_mult:core:wait_ctrl/reg(input_matrix1:rsc:REGISTER_FILE.bcwt#1) xor#3.itm                                      99.4362  0.5638          
      matrix_mult:core:wait_ctrl/reg(input_matrix2:rsc:REGISTER_FILE.icwt#1) xor#6.itm                                      99.6032  0.3968          
      matrix_mult:core:wait_ctrl/reg(input_matrix2:rsc:REGISTER_FILE.bcwt#1) xor#7.itm                                      99.4362  0.5638          
      matrix_mult:core:wait_ctrl/reg(__start:sync:mgc_bsync_vld.icwt)        xor#8.itm                                      99.5733  0.4267          
      matrix_mult:core:wait_ctrl/reg(__start:sync:mgc_bsync_vld.bcwt)        xor#9.itm                                      99.4362  0.5638          
      matrix_mult:core:wait_ctrl/reg(__done:sync:mgc_bsync_rdy.icwt)         xor#10.itm                                     99.6032  0.3968          
      matrix_mult:core:wait_ctrl/reg(__done:sync:mgc_bsync_rdy.bcwt)         xor#11.itm                                     99.4362  0.5638          
      matrix_mult:core:wait_ctrl/reg(core.wten)                              not#12.itm                                     99.5529  0.4471          
      matrix_mult                                                            done                                           99.6701  0.3299          
      matrix_mult                                                            output:rsc.z                                   99.7679  0.2321          
      matrix_mult                                                            output_valid:rsc.z                            100.0000  0.0000          
      matrix_mult                                                            addr:rsc.z                                     99.7679  0.2321          
      matrix_mult                                                            input_matrix1:rsc:REGISTER_FILE.data_in        99.9800  0.0200          
      matrix_mult                                                            input_matrix1:rsc:REGISTER_FILE.addr_rd        99.1116  0.8884          
      matrix_mult                                                            input_matrix1:rsc:REGISTER_FILE.addr_wr        99.9800  0.0200          
      matrix_mult                                                            input_matrix1:rsc:REGISTER_FILE.re             99.5030  0.4970          
      matrix_mult                                                            input_matrix1:rsc:REGISTER_FILE.we             99.9800  0.0200          
      matrix_mult                                                            input_matrix2:rsc:REGISTER_FILE.data_in        99.9800  0.0200          
      matrix_mult                                                            input_matrix2:rsc:REGISTER_FILE.addr_rd        99.0844  0.9156          
      matrix_mult                                                            input_matrix2:rsc:REGISTER_FILE.addr_wr        99.9800  0.0200          
      matrix_mult                                                            input_matrix2:rsc:REGISTER_FILE.re             99.5030  0.4970          
      matrix_mult                                                            input_matrix2:rsc:REGISTER_FILE.we             99.9800  0.0200          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     1 
    -                    6     1 
    -                    5     6 
    -                    4     1 
    and                          
    -                    4     1 
    -                    2    17 
    mul                          
    -                   32     1 
    mux                          
    -                    1    14 
    mux1h                        
    -                    3     1 
    nor                          
    -                    5     1 
    -                    2     2 
    not                          
    -                    4     3 
    -                    1    22 
    or                           
    -                    3     4 
    -                    2    10 
    reg                          
    -                   36     1 
    -                   32     1 
    -                   16     2 
    -                    8     1 
    -                    4     3 
    -                    1    14 
    write_port                   
    -                   36     1 
    -                    8     1 
    -                    1     1 
    write_sync                   
    -                    1     1 
    -                    0     1 
    xor                          
    -                    3     8 
    
  End of Report
