<stg><name>nondf_kernel_cov_x1</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="15" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="30" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="118" op_0_bw="64">
<![CDATA[
:0 %mean_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="64">
<![CDATA[
:1 %data_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="119" op_0_bw="64">
<![CDATA[
:2 %cov_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="cov_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln73 = br void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln73, void, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln73 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="7">
<![CDATA[
:2 %trunc_ln75 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln73 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1259

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln74 = br void

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln79 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln74 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln75 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln75 = add i12 %tmp_cast, i12 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln75_1 = zext i12 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln74 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln74 = br i1 %icmp_ln74, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:1 %xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="xout_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="12">
<![CDATA[
.split18:2 %xout_load = load i12 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="12">
<![CDATA[
.split18:2 %xout_load = load i12 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1630

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128" op_1_bw="12">
<![CDATA[
.split18:3 %store_ln75 = store i128 %xout_load, i12 %data_V_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split18:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0 %j = phi i7 %add_ln79, void, i7 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1 %add_ln79 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
.preheader2:2 %zext_ln79 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="7">
<![CDATA[
.preheader2:3 %zext_ln79_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4 %icmp_ln79 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6 %br_ln79 = br i1 %icmp_ln79, void %.split16, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_165

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:1 %mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="mean_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split16:2 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln692 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i7 %add_ln82, void %.split14, i7 0, void %.split16

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16

]]></Node>
<StgValue><ssdm name="add_i3113"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln82 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="7">
<![CDATA[
:3 %trunc_ln691 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:4 %tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln691_2 = add i12 %tmp_4_cast, i12 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln691 = zext i12 %add_ln691_2

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691

]]></Node>
<StgValue><ssdm name="data_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %icmp_ln82 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln82 = br i1 %icmp_ln82, void %.split14, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="12">
<![CDATA[
.split14:1 %data_V_load = load i12 %data_V_addr_1

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="118" op_0_bw="118" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="118" op_1_bw="6">
<![CDATA[
:1 %store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="12">
<![CDATA[
.split14:1 %data_V_load = load i12 %data_V_addr_1

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_415

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split14:2 %add_ln691 = add i128 %data_V_load, i128 %add_i3113

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.split14:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_1 = phi i7 %add_ln87, void, i7 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1 %add_ln87 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:2 %trunc_ln692 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln692"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:3 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4 %icmp_ln87 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6 %br_ln87 = br i1 %icmp_ln87, void %.split12, void %.preheader25.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_167

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.split12:1 %br_ln88 = br void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:0 %br_ln94 = br void %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i7 %add_ln88, void %.split10, i7 0, void %.split12

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln88 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln88 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="7">
<![CDATA[
:3 %zext_ln692 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln692 = add i12 %tmp_3_cast, i12 %zext_ln692

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln692_1 = zext i12 %add_ln692

]]></Node>
<StgValue><ssdm name="zext_ln692_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1

]]></Node>
<StgValue><ssdm name="data_V_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %icmp_ln88 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln88 = br i1 %icmp_ln88, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="12">
<![CDATA[
.split10:4 %data_V_load_1 = load i12 %data_V_addr_2

]]></Node>
<StgValue><ssdm name="data_V_load_1"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="mean_V_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_1

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="12">
<![CDATA[
.split10:4 %data_V_load_1 = load i12 %data_V_addr_2

]]></Node>
<StgValue><ssdm name="data_V_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_1

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="118">
<![CDATA[
.split10:3 %mean_V_load_cast = zext i118 %mean_V_load

]]></Node>
<StgValue><ssdm name="mean_V_load_cast"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split10:5 %sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1688

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="128" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split10:6 %store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split10:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader25:0 %i_3 = phi i7 %add_ln91, void, i7 0, void %.preheader25.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader25:1 %add_ln91 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="7">
<![CDATA[
.preheader25:2 %zext_ln94 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="7">
<![CDATA[
.preheader25:3 %trunc_ln94 = trunc i7 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader25:4 %tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader25:5 %icmp_ln91 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:7 %br_ln91 = br i1 %icmp_ln91, void %.split8, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1662

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split8:1 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln208 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i7 %add_ln92, void, i7 0, void %.split8

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln92 = add i7 %j_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln94_1 = zext i7 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln94_2 = zext i12 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="cov_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="7">
<![CDATA[
:6 %trunc_ln98 = trunc i7 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:7 %tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln98 = zext i12 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="cov_V_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11 %icmp_ln92 = icmp_eq  i7 %j_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln92 = br i1 %icmp_ln92, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1631

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split6:1 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k = phi i7 %add_ln95, void %.split4, i7 0, void %.split6

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %conv3_i2112 = phi i128 %add_ln691_1, void %.split4, i128 0, void %.split6

]]></Node>
<StgValue><ssdm name="conv3_i2112"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln95 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="7">
<![CDATA[
:3 %trunc_ln215 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:4 %tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln215 = add i12 %tmp_10_cast, i12 %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln215 = zext i12 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln215_1 = add i12 %tmp_10_cast, i12 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln215_1 = zext i12 %add_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="data_V_addr_4"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11 %icmp_ln95 = icmp_eq  i7 %k, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln95 = br i1 %icmp_ln95, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="12">
<![CDATA[
.split4:1 %data_V_load_2 = load i12 %data_V_addr_3

]]></Node>
<StgValue><ssdm name="data_V_load_2"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="12">
<![CDATA[
.split4:2 %data_V_load_3 = load i12 %data_V_addr_4

]]></Node>
<StgValue><ssdm name="data_V_load_3"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="257" op_0_bw="128">
<![CDATA[
:0 %zext_ln693 = zext i128 %conv3_i2112

]]></Node>
<StgValue><ssdm name="zext_ln693"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="12">
<![CDATA[
.split4:1 %data_V_load_2 = load i12 %data_V_addr_3

]]></Node>
<StgValue><ssdm name="data_V_load_2"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="12">
<![CDATA[
.split4:2 %data_V_load_3 = load i12 %data_V_addr_4

]]></Node>
<StgValue><ssdm name="data_V_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1258

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:4 %add_ln691_1 = add i128 %mul_ln691, i128 %conv3_i2112

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="182" st_id="25" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="184" st_id="27" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="185" st_id="28" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="119" op_0_bw="119" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256

]]></Node>
<StgValue><ssdm name="trunc_ln693_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="187" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
:3 %store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="188" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="119" op_1_bw="12" op_2_bw="0">
<![CDATA[
:4 %store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0 %i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="191" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1 %add_ln101 = add i7 %i_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="7">
<![CDATA[
.preheader:2 %trunc_ln208 = trunc i7 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:3 %tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4 %icmp_ln101 = icmp_eq  i7 %i_4, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln101 = br i1 %icmp_ln101, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln102 = br void

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0">
<![CDATA[
:0 %ret_ln106 = ret

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln102 = add i7 %j_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln208 = zext i7 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln208 = add i12 %tmp_6_cast, i12 %zext_ln208

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln208_1 = zext i12 %add_ln208

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="cov_V_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln102 = icmp_eq  i7 %j_4, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln102 = br i1 %icmp_ln102, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="209" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_1

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>

<operation id="210" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="211" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_1

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_164

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="214" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
.split:3 %store_ln103 = store i119 %cov_V_load, i12 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="266" name="xout" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="267" name="xin" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="xin"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="269" from="StgValue_268" to="mean_V" fromId="268" toId="35">
</dataflow>
<dataflow id="270" from="StgValue_268" to="data_V" fromId="268" toId="36">
</dataflow>
<dataflow id="271" from="StgValue_268" to="cov_V" fromId="268" toId="37">
</dataflow>
<dataflow id="272" from="add_ln73" to="i" fromId="40" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="br_ln0" to="i" fromId="60" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="275" from="StgValue_274" to="i" fromId="274" toId="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="br_ln73" to="i" fromId="38" toId="39">
</dataflow>
<dataflow id="277" from="i" to="add_ln73" fromId="39" toId="40">
</dataflow>
<dataflow id="279" from="StgValue_278" to="add_ln73" fromId="278" toId="40">
</dataflow>
<dataflow id="280" from="i" to="trunc_ln75" fromId="39" toId="41">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="281" toId="42">
</dataflow>
<dataflow id="283" from="trunc_ln75" to="tmp_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="285" from="StgValue_284" to="tmp_cast" fromId="284" toId="42">
</dataflow>
<dataflow id="286" from="i" to="icmp_ln73" fromId="39" toId="43">
</dataflow>
<dataflow id="288" from="StgValue_287" to="icmp_ln73" fromId="287" toId="43">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="44">
</dataflow>
<dataflow id="292" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="44">
</dataflow>
<dataflow id="293" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="44">
</dataflow>
<dataflow id="294" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="44">
</dataflow>
<dataflow id="295" from="icmp_ln73" to="br_ln73" fromId="43" toId="45">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="46">
</dataflow>
<dataflow id="299" from="empty_1259" to="specloopname_ln68" fromId="298" toId="46">
</dataflow>
<dataflow id="300" from="add_ln74" to="j_1" fromId="50" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="301" from="br_ln0" to="j_1" fromId="64" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="302" from="StgValue_274" to="j_1" fromId="274" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="303" from="br_ln74" to="j_1" fromId="47" toId="49">
</dataflow>
<dataflow id="304" from="j_1" to="add_ln74" fromId="49" toId="50">
</dataflow>
<dataflow id="305" from="StgValue_278" to="add_ln74" fromId="278" toId="50">
</dataflow>
<dataflow id="306" from="j_1" to="zext_ln75" fromId="49" toId="51">
</dataflow>
<dataflow id="307" from="tmp_cast" to="add_ln75" fromId="42" toId="52">
</dataflow>
<dataflow id="308" from="zext_ln75" to="add_ln75" fromId="51" toId="52">
</dataflow>
<dataflow id="309" from="add_ln75" to="zext_ln75_1" fromId="52" toId="53">
</dataflow>
<dataflow id="310" from="data_V" to="data_V_addr" fromId="36" toId="54">
</dataflow>
<dataflow id="312" from="StgValue_311" to="data_V_addr" fromId="311" toId="54">
</dataflow>
<dataflow id="313" from="zext_ln75_1" to="data_V_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="314" from="j_1" to="icmp_ln74" fromId="49" toId="55">
</dataflow>
<dataflow id="315" from="StgValue_287" to="icmp_ln74" fromId="287" toId="55">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="56">
</dataflow>
<dataflow id="317" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="56">
</dataflow>
<dataflow id="318" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="56">
</dataflow>
<dataflow id="319" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="56">
</dataflow>
<dataflow id="320" from="icmp_ln74" to="br_ln74" fromId="55" toId="57">
</dataflow>
<dataflow id="321" from="xout" to="xout_addr" fromId="266" toId="58">
</dataflow>
<dataflow id="322" from="StgValue_311" to="xout_addr" fromId="311" toId="58">
</dataflow>
<dataflow id="323" from="zext_ln75_1" to="xout_addr" fromId="53" toId="58">
</dataflow>
<dataflow id="324" from="xout_addr" to="xout_load" fromId="58" toId="59">
</dataflow>
<dataflow id="325" from="xout_addr" to="xout_load" fromId="58" toId="61">
</dataflow>
<dataflow id="326" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="62">
</dataflow>
<dataflow id="328" from="empty_1630" to="specloopname_ln68" fromId="327" toId="62">
</dataflow>
<dataflow id="329" from="xout_load" to="store_ln75" fromId="61" toId="63">
</dataflow>
<dataflow id="330" from="data_V_addr" to="store_ln75" fromId="54" toId="63">
</dataflow>
<dataflow id="331" from="add_ln79" to="j" fromId="66" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="br_ln0" to="j" fromId="90" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="333" from="StgValue_274" to="j" fromId="274" toId="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="br_ln79" to="j" fromId="48" toId="65">
</dataflow>
<dataflow id="335" from="j" to="add_ln79" fromId="65" toId="66">
</dataflow>
<dataflow id="336" from="StgValue_278" to="add_ln79" fromId="278" toId="66">
</dataflow>
<dataflow id="337" from="j" to="zext_ln79" fromId="65" toId="67">
</dataflow>
<dataflow id="338" from="j" to="zext_ln79_1" fromId="65" toId="68">
</dataflow>
<dataflow id="339" from="j" to="icmp_ln79" fromId="65" toId="69">
</dataflow>
<dataflow id="340" from="StgValue_287" to="icmp_ln79" fromId="287" toId="69">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="70">
</dataflow>
<dataflow id="342" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="70">
</dataflow>
<dataflow id="343" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="70">
</dataflow>
<dataflow id="344" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="70">
</dataflow>
<dataflow id="345" from="icmp_ln79" to="br_ln79" fromId="69" toId="71">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="72">
</dataflow>
<dataflow id="348" from="empty_165" to="specloopname_ln68" fromId="347" toId="72">
</dataflow>
<dataflow id="349" from="mean_V" to="mean_V_addr" fromId="35" toId="73">
</dataflow>
<dataflow id="350" from="StgValue_311" to="mean_V_addr" fromId="311" toId="73">
</dataflow>
<dataflow id="351" from="zext_ln79" to="mean_V_addr" fromId="67" toId="73">
</dataflow>
<dataflow id="352" from="add_ln82" to="i_2" fromId="78" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="353" from="br_ln0" to="i_2" fromId="94" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="354" from="StgValue_274" to="i_2" fromId="274" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="br_ln82" to="i_2" fromId="74" toId="76">
</dataflow>
<dataflow id="356" from="add_ln691" to="add_i3113" fromId="93" toId="77">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="357" from="br_ln0" to="add_i3113" fromId="94" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="359" from="StgValue_358" to="add_i3113" fromId="358" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="360" from="br_ln82" to="add_i3113" fromId="74" toId="77">
</dataflow>
<dataflow id="361" from="i_2" to="add_ln82" fromId="76" toId="78">
</dataflow>
<dataflow id="362" from="StgValue_278" to="add_ln82" fromId="278" toId="78">
</dataflow>
<dataflow id="363" from="i_2" to="trunc_ln691" fromId="76" toId="79">
</dataflow>
<dataflow id="364" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_4_cast" fromId="281" toId="80">
</dataflow>
<dataflow id="365" from="trunc_ln691" to="tmp_4_cast" fromId="79" toId="80">
</dataflow>
<dataflow id="366" from="StgValue_284" to="tmp_4_cast" fromId="284" toId="80">
</dataflow>
<dataflow id="367" from="tmp_4_cast" to="add_ln691_2" fromId="80" toId="81">
</dataflow>
<dataflow id="368" from="zext_ln79_1" to="add_ln691_2" fromId="68" toId="81">
</dataflow>
<dataflow id="369" from="add_ln691_2" to="zext_ln691" fromId="81" toId="82">
</dataflow>
<dataflow id="370" from="data_V" to="data_V_addr_1" fromId="36" toId="83">
</dataflow>
<dataflow id="371" from="StgValue_311" to="data_V_addr_1" fromId="311" toId="83">
</dataflow>
<dataflow id="372" from="zext_ln691" to="data_V_addr_1" fromId="82" toId="83">
</dataflow>
<dataflow id="373" from="i_2" to="icmp_ln82" fromId="76" toId="84">
</dataflow>
<dataflow id="374" from="StgValue_287" to="icmp_ln82" fromId="287" toId="84">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="85">
</dataflow>
<dataflow id="376" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="85">
</dataflow>
<dataflow id="377" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="85">
</dataflow>
<dataflow id="378" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="85">
</dataflow>
<dataflow id="379" from="icmp_ln82" to="br_ln82" fromId="84" toId="86">
</dataflow>
<dataflow id="380" from="data_V_addr_1" to="data_V_load" fromId="83" toId="87">
</dataflow>
<dataflow id="382" from="_ssdm_op_PartSelect.i118.i128.i32.i32" to="trunc_ln" fromId="381" toId="88">
</dataflow>
<dataflow id="383" from="add_i3113" to="trunc_ln" fromId="77" toId="88">
</dataflow>
<dataflow id="385" from="StgValue_384" to="trunc_ln" fromId="384" toId="88">
</dataflow>
<dataflow id="387" from="StgValue_386" to="trunc_ln" fromId="386" toId="88">
</dataflow>
<dataflow id="388" from="trunc_ln" to="store_ln693" fromId="88" toId="89">
</dataflow>
<dataflow id="389" from="mean_V_addr" to="store_ln693" fromId="73" toId="89">
</dataflow>
<dataflow id="390" from="data_V_addr_1" to="data_V_load" fromId="83" toId="91">
</dataflow>
<dataflow id="391" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="92">
</dataflow>
<dataflow id="393" from="empty_415" to="specloopname_ln68" fromId="392" toId="92">
</dataflow>
<dataflow id="394" from="data_V_load" to="add_ln691" fromId="91" toId="93">
</dataflow>
<dataflow id="395" from="add_i3113" to="add_ln691" fromId="77" toId="93">
</dataflow>
<dataflow id="396" from="add_ln87" to="i_1" fromId="96" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="br_ln0" to="i_1" fromId="116" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="398" from="StgValue_274" to="i_1" fromId="274" toId="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="399" from="br_ln692" to="i_1" fromId="75" toId="95">
</dataflow>
<dataflow id="400" from="i_1" to="add_ln87" fromId="95" toId="96">
</dataflow>
<dataflow id="401" from="StgValue_278" to="add_ln87" fromId="278" toId="96">
</dataflow>
<dataflow id="402" from="i_1" to="trunc_ln692" fromId="95" toId="97">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3_cast" fromId="281" toId="98">
</dataflow>
<dataflow id="404" from="trunc_ln692" to="tmp_3_cast" fromId="97" toId="98">
</dataflow>
<dataflow id="405" from="StgValue_284" to="tmp_3_cast" fromId="284" toId="98">
</dataflow>
<dataflow id="406" from="i_1" to="icmp_ln87" fromId="95" toId="99">
</dataflow>
<dataflow id="407" from="StgValue_287" to="icmp_ln87" fromId="287" toId="99">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="100">
</dataflow>
<dataflow id="409" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="100">
</dataflow>
<dataflow id="410" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="100">
</dataflow>
<dataflow id="411" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="100">
</dataflow>
<dataflow id="412" from="icmp_ln87" to="br_ln87" fromId="99" toId="101">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="102">
</dataflow>
<dataflow id="415" from="empty_167" to="specloopname_ln68" fromId="414" toId="102">
</dataflow>
<dataflow id="416" from="add_ln88" to="j_2" fromId="106" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="417" from="br_ln0" to="j_2" fromId="125" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="418" from="StgValue_274" to="j_2" fromId="274" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="419" from="br_ln88" to="j_2" fromId="103" toId="105">
</dataflow>
<dataflow id="420" from="j_2" to="add_ln88" fromId="105" toId="106">
</dataflow>
<dataflow id="421" from="StgValue_278" to="add_ln88" fromId="278" toId="106">
</dataflow>
<dataflow id="422" from="j_2" to="zext_ln88" fromId="105" toId="107">
</dataflow>
<dataflow id="423" from="j_2" to="zext_ln692" fromId="105" toId="108">
</dataflow>
<dataflow id="424" from="tmp_3_cast" to="add_ln692" fromId="98" toId="109">
</dataflow>
<dataflow id="425" from="zext_ln692" to="add_ln692" fromId="108" toId="109">
</dataflow>
<dataflow id="426" from="add_ln692" to="zext_ln692_1" fromId="109" toId="110">
</dataflow>
<dataflow id="427" from="data_V" to="data_V_addr_2" fromId="36" toId="111">
</dataflow>
<dataflow id="428" from="StgValue_311" to="data_V_addr_2" fromId="311" toId="111">
</dataflow>
<dataflow id="429" from="zext_ln692_1" to="data_V_addr_2" fromId="110" toId="111">
</dataflow>
<dataflow id="430" from="j_2" to="icmp_ln88" fromId="105" toId="112">
</dataflow>
<dataflow id="431" from="StgValue_287" to="icmp_ln88" fromId="287" toId="112">
</dataflow>
<dataflow id="432" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="113">
</dataflow>
<dataflow id="433" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="113">
</dataflow>
<dataflow id="434" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="113">
</dataflow>
<dataflow id="435" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="113">
</dataflow>
<dataflow id="436" from="icmp_ln88" to="br_ln88" fromId="112" toId="114">
</dataflow>
<dataflow id="437" from="data_V_addr_2" to="data_V_load_1" fromId="111" toId="115">
</dataflow>
<dataflow id="438" from="mean_V" to="mean_V_addr_1" fromId="35" toId="117">
</dataflow>
<dataflow id="439" from="StgValue_311" to="mean_V_addr_1" fromId="311" toId="117">
</dataflow>
<dataflow id="440" from="zext_ln88" to="mean_V_addr_1" fromId="107" toId="117">
</dataflow>
<dataflow id="441" from="mean_V_addr_1" to="mean_V_load" fromId="117" toId="118">
</dataflow>
<dataflow id="442" from="data_V_addr_2" to="data_V_load_1" fromId="111" toId="119">
</dataflow>
<dataflow id="443" from="mean_V_addr_1" to="mean_V_load" fromId="117" toId="120">
</dataflow>
<dataflow id="444" from="mean_V_load" to="mean_V_load_cast" fromId="120" toId="121">
</dataflow>
<dataflow id="445" from="data_V_load_1" to="sub_ln692" fromId="119" toId="122">
</dataflow>
<dataflow id="446" from="mean_V_load_cast" to="sub_ln692" fromId="121" toId="122">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="123">
</dataflow>
<dataflow id="449" from="empty_1688" to="specloopname_ln68" fromId="448" toId="123">
</dataflow>
<dataflow id="450" from="sub_ln692" to="store_ln692" fromId="122" toId="124">
</dataflow>
<dataflow id="451" from="data_V_addr_2" to="store_ln692" fromId="111" toId="124">
</dataflow>
<dataflow id="452" from="add_ln91" to="i_3" fromId="127" toId="126">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln0" to="i_3" fromId="153" toId="126">
<BackEdge/>
</dataflow>
<dataflow id="454" from="StgValue_274" to="i_3" fromId="274" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln94" to="i_3" fromId="104" toId="126">
</dataflow>
<dataflow id="456" from="i_3" to="add_ln91" fromId="126" toId="127">
</dataflow>
<dataflow id="457" from="StgValue_278" to="add_ln91" fromId="278" toId="127">
</dataflow>
<dataflow id="458" from="i_3" to="zext_ln94" fromId="126" toId="128">
</dataflow>
<dataflow id="459" from="i_3" to="trunc_ln94" fromId="126" toId="129">
</dataflow>
<dataflow id="460" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_5_cast" fromId="281" toId="130">
</dataflow>
<dataflow id="461" from="trunc_ln94" to="tmp_5_cast" fromId="129" toId="130">
</dataflow>
<dataflow id="462" from="StgValue_284" to="tmp_5_cast" fromId="284" toId="130">
</dataflow>
<dataflow id="463" from="i_3" to="icmp_ln91" fromId="126" toId="131">
</dataflow>
<dataflow id="464" from="StgValue_287" to="icmp_ln91" fromId="287" toId="131">
</dataflow>
<dataflow id="465" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="132">
</dataflow>
<dataflow id="466" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="132">
</dataflow>
<dataflow id="467" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="132">
</dataflow>
<dataflow id="468" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="132">
</dataflow>
<dataflow id="469" from="icmp_ln91" to="br_ln91" fromId="131" toId="133">
</dataflow>
<dataflow id="470" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="134">
</dataflow>
<dataflow id="472" from="empty_1662" to="specloopname_ln68" fromId="471" toId="134">
</dataflow>
<dataflow id="473" from="add_ln92" to="j_3" fromId="138" toId="137">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="474" from="br_ln0" to="j_3" fromId="189" toId="137">
<BackEdge/>
</dataflow>
<dataflow id="475" from="StgValue_274" to="j_3" fromId="274" toId="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="476" from="br_ln92" to="j_3" fromId="135" toId="137">
</dataflow>
<dataflow id="477" from="j_3" to="add_ln92" fromId="137" toId="138">
</dataflow>
<dataflow id="478" from="StgValue_278" to="add_ln92" fromId="278" toId="138">
</dataflow>
<dataflow id="479" from="j_3" to="zext_ln94_1" fromId="137" toId="139">
</dataflow>
<dataflow id="480" from="tmp_5_cast" to="add_ln94" fromId="130" toId="140">
</dataflow>
<dataflow id="481" from="zext_ln94_1" to="add_ln94" fromId="139" toId="140">
</dataflow>
<dataflow id="482" from="add_ln94" to="zext_ln94_2" fromId="140" toId="141">
</dataflow>
<dataflow id="483" from="cov_V" to="cov_V_addr" fromId="37" toId="142">
</dataflow>
<dataflow id="484" from="StgValue_311" to="cov_V_addr" fromId="311" toId="142">
</dataflow>
<dataflow id="485" from="zext_ln94_2" to="cov_V_addr" fromId="141" toId="142">
</dataflow>
<dataflow id="486" from="j_3" to="trunc_ln98" fromId="137" toId="143">
</dataflow>
<dataflow id="487" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_7_cast" fromId="281" toId="144">
</dataflow>
<dataflow id="488" from="trunc_ln98" to="tmp_7_cast" fromId="143" toId="144">
</dataflow>
<dataflow id="489" from="StgValue_284" to="tmp_7_cast" fromId="284" toId="144">
</dataflow>
<dataflow id="490" from="tmp_7_cast" to="add_ln98" fromId="144" toId="145">
</dataflow>
<dataflow id="491" from="zext_ln94" to="add_ln98" fromId="128" toId="145">
</dataflow>
<dataflow id="492" from="add_ln98" to="zext_ln98" fromId="145" toId="146">
</dataflow>
<dataflow id="493" from="cov_V" to="cov_V_addr_2" fromId="37" toId="147">
</dataflow>
<dataflow id="494" from="StgValue_311" to="cov_V_addr_2" fromId="311" toId="147">
</dataflow>
<dataflow id="495" from="zext_ln98" to="cov_V_addr_2" fromId="146" toId="147">
</dataflow>
<dataflow id="496" from="j_3" to="icmp_ln92" fromId="137" toId="148">
</dataflow>
<dataflow id="497" from="StgValue_287" to="icmp_ln92" fromId="287" toId="148">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="149">
</dataflow>
<dataflow id="499" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="149">
</dataflow>
<dataflow id="500" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="149">
</dataflow>
<dataflow id="501" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="149">
</dataflow>
<dataflow id="502" from="icmp_ln92" to="br_ln92" fromId="148" toId="150">
</dataflow>
<dataflow id="503" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="151">
</dataflow>
<dataflow id="505" from="empty_1631" to="specloopname_ln68" fromId="504" toId="151">
</dataflow>
<dataflow id="506" from="add_ln95" to="k" fromId="156" toId="154">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="507" from="br_ln0" to="k" fromId="181" toId="154">
<BackEdge/>
</dataflow>
<dataflow id="508" from="StgValue_274" to="k" fromId="274" toId="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="509" from="br_ln95" to="k" fromId="152" toId="154">
</dataflow>
<dataflow id="510" from="add_ln691_1" to="conv3_i2112" fromId="180" toId="155">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="511" from="br_ln0" to="conv3_i2112" fromId="181" toId="155">
<BackEdge/>
</dataflow>
<dataflow id="512" from="StgValue_358" to="conv3_i2112" fromId="358" toId="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="513" from="br_ln95" to="conv3_i2112" fromId="152" toId="155">
</dataflow>
<dataflow id="514" from="k" to="add_ln95" fromId="154" toId="156">
</dataflow>
<dataflow id="515" from="StgValue_278" to="add_ln95" fromId="278" toId="156">
</dataflow>
<dataflow id="516" from="k" to="trunc_ln215" fromId="154" toId="157">
</dataflow>
<dataflow id="517" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_10_cast" fromId="281" toId="158">
</dataflow>
<dataflow id="518" from="trunc_ln215" to="tmp_10_cast" fromId="157" toId="158">
</dataflow>
<dataflow id="519" from="StgValue_284" to="tmp_10_cast" fromId="284" toId="158">
</dataflow>
<dataflow id="520" from="tmp_10_cast" to="add_ln215" fromId="158" toId="159">
</dataflow>
<dataflow id="521" from="zext_ln94" to="add_ln215" fromId="128" toId="159">
</dataflow>
<dataflow id="522" from="add_ln215" to="zext_ln215" fromId="159" toId="160">
</dataflow>
<dataflow id="523" from="data_V" to="data_V_addr_3" fromId="36" toId="161">
</dataflow>
<dataflow id="524" from="StgValue_311" to="data_V_addr_3" fromId="311" toId="161">
</dataflow>
<dataflow id="525" from="zext_ln215" to="data_V_addr_3" fromId="160" toId="161">
</dataflow>
<dataflow id="526" from="tmp_10_cast" to="add_ln215_1" fromId="158" toId="162">
</dataflow>
<dataflow id="527" from="zext_ln94_1" to="add_ln215_1" fromId="139" toId="162">
</dataflow>
<dataflow id="528" from="add_ln215_1" to="zext_ln215_1" fromId="162" toId="163">
</dataflow>
<dataflow id="529" from="data_V" to="data_V_addr_4" fromId="36" toId="164">
</dataflow>
<dataflow id="530" from="StgValue_311" to="data_V_addr_4" fromId="311" toId="164">
</dataflow>
<dataflow id="531" from="zext_ln215_1" to="data_V_addr_4" fromId="163" toId="164">
</dataflow>
<dataflow id="532" from="k" to="icmp_ln95" fromId="154" toId="165">
</dataflow>
<dataflow id="533" from="StgValue_287" to="icmp_ln95" fromId="287" toId="165">
</dataflow>
<dataflow id="534" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="166">
</dataflow>
<dataflow id="535" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="166">
</dataflow>
<dataflow id="536" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="166">
</dataflow>
<dataflow id="537" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="166">
</dataflow>
<dataflow id="538" from="icmp_ln95" to="br_ln95" fromId="165" toId="167">
</dataflow>
<dataflow id="539" from="data_V_addr_3" to="data_V_load_2" fromId="161" toId="168">
</dataflow>
<dataflow id="540" from="data_V_addr_4" to="data_V_load_3" fromId="164" toId="169">
</dataflow>
<dataflow id="541" from="conv3_i2112" to="zext_ln693" fromId="155" toId="170">
</dataflow>
<dataflow id="542" from="zext_ln693" to="mul_ln693" fromId="170" toId="171">
</dataflow>
<dataflow id="544" from="StgValue_543" to="mul_ln693" fromId="543" toId="171">
</dataflow>
<dataflow id="545" from="data_V_addr_3" to="data_V_load_2" fromId="161" toId="172">
</dataflow>
<dataflow id="546" from="data_V_addr_4" to="data_V_load_3" fromId="164" toId="173">
</dataflow>
<dataflow id="547" from="data_V_load_3" to="mul_ln691" fromId="173" toId="174">
</dataflow>
<dataflow id="548" from="data_V_load_2" to="mul_ln691" fromId="172" toId="174">
</dataflow>
<dataflow id="549" from="data_V_load_3" to="mul_ln691" fromId="173" toId="175">
</dataflow>
<dataflow id="550" from="data_V_load_2" to="mul_ln691" fromId="172" toId="175">
</dataflow>
<dataflow id="551" from="data_V_load_3" to="mul_ln691" fromId="173" toId="176">
</dataflow>
<dataflow id="552" from="data_V_load_2" to="mul_ln691" fromId="172" toId="176">
</dataflow>
<dataflow id="553" from="data_V_load_3" to="mul_ln691" fromId="173" toId="177">
</dataflow>
<dataflow id="554" from="data_V_load_2" to="mul_ln691" fromId="172" toId="177">
</dataflow>
<dataflow id="555" from="data_V_load_3" to="mul_ln691" fromId="173" toId="178">
</dataflow>
<dataflow id="556" from="data_V_load_2" to="mul_ln691" fromId="172" toId="178">
</dataflow>
<dataflow id="557" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="179">
</dataflow>
<dataflow id="559" from="empty_1258" to="specloopname_ln68" fromId="558" toId="179">
</dataflow>
<dataflow id="560" from="mul_ln691" to="add_ln691_1" fromId="178" toId="180">
</dataflow>
<dataflow id="561" from="conv3_i2112" to="add_ln691_1" fromId="155" toId="180">
</dataflow>
<dataflow id="562" from="zext_ln693" to="mul_ln693" fromId="170" toId="182">
</dataflow>
<dataflow id="563" from="StgValue_543" to="mul_ln693" fromId="543" toId="182">
</dataflow>
<dataflow id="564" from="zext_ln693" to="mul_ln693" fromId="170" toId="183">
</dataflow>
<dataflow id="565" from="StgValue_543" to="mul_ln693" fromId="543" toId="183">
</dataflow>
<dataflow id="566" from="zext_ln693" to="mul_ln693" fromId="170" toId="184">
</dataflow>
<dataflow id="567" from="StgValue_543" to="mul_ln693" fromId="543" toId="184">
</dataflow>
<dataflow id="568" from="zext_ln693" to="mul_ln693" fromId="170" toId="185">
</dataflow>
<dataflow id="569" from="StgValue_543" to="mul_ln693" fromId="543" toId="185">
</dataflow>
<dataflow id="571" from="_ssdm_op_PartSelect.i119.i257.i32.i32" to="trunc_ln693_1" fromId="570" toId="186">
</dataflow>
<dataflow id="572" from="mul_ln693" to="trunc_ln693_1" fromId="185" toId="186">
</dataflow>
<dataflow id="574" from="StgValue_573" to="trunc_ln693_1" fromId="573" toId="186">
</dataflow>
<dataflow id="576" from="StgValue_575" to="trunc_ln693_1" fromId="575" toId="186">
</dataflow>
<dataflow id="577" from="trunc_ln693_1" to="store_ln693" fromId="186" toId="187">
</dataflow>
<dataflow id="578" from="cov_V_addr" to="store_ln693" fromId="142" toId="187">
</dataflow>
<dataflow id="579" from="trunc_ln693_1" to="store_ln98" fromId="186" toId="188">
</dataflow>
<dataflow id="580" from="cov_V_addr_2" to="store_ln98" fromId="147" toId="188">
</dataflow>
<dataflow id="581" from="add_ln101" to="i_4" fromId="191" toId="190">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="582" from="br_ln0" to="i_4" fromId="210" toId="190">
<BackEdge/>
</dataflow>
<dataflow id="583" from="StgValue_274" to="i_4" fromId="274" toId="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="584" from="br_ln208" to="i_4" fromId="136" toId="190">
</dataflow>
<dataflow id="585" from="i_4" to="add_ln101" fromId="190" toId="191">
</dataflow>
<dataflow id="586" from="StgValue_278" to="add_ln101" fromId="278" toId="191">
</dataflow>
<dataflow id="587" from="i_4" to="trunc_ln208" fromId="190" toId="192">
</dataflow>
<dataflow id="588" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_6_cast" fromId="281" toId="193">
</dataflow>
<dataflow id="589" from="trunc_ln208" to="tmp_6_cast" fromId="192" toId="193">
</dataflow>
<dataflow id="590" from="StgValue_284" to="tmp_6_cast" fromId="284" toId="193">
</dataflow>
<dataflow id="591" from="i_4" to="icmp_ln101" fromId="190" toId="194">
</dataflow>
<dataflow id="592" from="StgValue_287" to="icmp_ln101" fromId="287" toId="194">
</dataflow>
<dataflow id="593" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="195">
</dataflow>
<dataflow id="594" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="195">
</dataflow>
<dataflow id="595" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="195">
</dataflow>
<dataflow id="596" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="195">
</dataflow>
<dataflow id="597" from="icmp_ln101" to="br_ln101" fromId="194" toId="196">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="197">
</dataflow>
<dataflow id="600" from="empty_34" to="specloopname_ln68" fromId="599" toId="197">
</dataflow>
<dataflow id="601" from="add_ln102" to="j_4" fromId="201" toId="200">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="602" from="br_ln0" to="j_4" fromId="215" toId="200">
<BackEdge/>
</dataflow>
<dataflow id="603" from="StgValue_274" to="j_4" fromId="274" toId="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="604" from="br_ln102" to="j_4" fromId="198" toId="200">
</dataflow>
<dataflow id="605" from="j_4" to="add_ln102" fromId="200" toId="201">
</dataflow>
<dataflow id="606" from="StgValue_278" to="add_ln102" fromId="278" toId="201">
</dataflow>
<dataflow id="607" from="j_4" to="zext_ln208" fromId="200" toId="202">
</dataflow>
<dataflow id="608" from="tmp_6_cast" to="add_ln208" fromId="193" toId="203">
</dataflow>
<dataflow id="609" from="zext_ln208" to="add_ln208" fromId="202" toId="203">
</dataflow>
<dataflow id="610" from="add_ln208" to="zext_ln208_1" fromId="203" toId="204">
</dataflow>
<dataflow id="611" from="cov_V" to="cov_V_addr_1" fromId="37" toId="205">
</dataflow>
<dataflow id="612" from="StgValue_311" to="cov_V_addr_1" fromId="311" toId="205">
</dataflow>
<dataflow id="613" from="zext_ln208_1" to="cov_V_addr_1" fromId="204" toId="205">
</dataflow>
<dataflow id="614" from="j_4" to="icmp_ln102" fromId="200" toId="206">
</dataflow>
<dataflow id="615" from="StgValue_287" to="icmp_ln102" fromId="287" toId="206">
</dataflow>
<dataflow id="616" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="289" toId="207">
</dataflow>
<dataflow id="617" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="207">
</dataflow>
<dataflow id="618" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="207">
</dataflow>
<dataflow id="619" from="StgValue_291" to="speclooptripcount_ln0" fromId="291" toId="207">
</dataflow>
<dataflow id="620" from="icmp_ln102" to="br_ln102" fromId="206" toId="208">
</dataflow>
<dataflow id="621" from="cov_V_addr_1" to="cov_V_load" fromId="205" toId="209">
</dataflow>
<dataflow id="622" from="cov_V_addr_1" to="cov_V_load" fromId="205" toId="211">
</dataflow>
<dataflow id="623" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="212">
</dataflow>
<dataflow id="625" from="empty_164" to="specloopname_ln68" fromId="624" toId="212">
</dataflow>
<dataflow id="626" from="xin" to="xin_addr" fromId="267" toId="213">
</dataflow>
<dataflow id="627" from="StgValue_311" to="xin_addr" fromId="311" toId="213">
</dataflow>
<dataflow id="628" from="zext_ln208_1" to="xin_addr" fromId="204" toId="213">
</dataflow>
<dataflow id="629" from="cov_V_load" to="store_ln103" fromId="211" toId="214">
</dataflow>
<dataflow id="630" from="xin_addr" to="store_ln103" fromId="213" toId="214">
</dataflow>
<dataflow id="631" from="icmp_ln73" to="StgValue_2" fromId="43" toId="2">
</dataflow>
<dataflow id="632" from="icmp_ln74" to="StgValue_3" fromId="55" toId="3">
</dataflow>
<dataflow id="633" from="icmp_ln79" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="634" from="icmp_ln82" to="StgValue_7" fromId="84" toId="7">
</dataflow>
<dataflow id="635" from="icmp_ln87" to="StgValue_10" fromId="99" toId="10">
</dataflow>
<dataflow id="636" from="icmp_ln88" to="StgValue_11" fromId="112" toId="11">
</dataflow>
<dataflow id="637" from="icmp_ln91" to="StgValue_15" fromId="131" toId="15">
</dataflow>
<dataflow id="638" from="icmp_ln92" to="StgValue_16" fromId="148" toId="16">
</dataflow>
<dataflow id="639" from="icmp_ln95" to="StgValue_17" fromId="165" toId="17">
</dataflow>
<dataflow id="640" from="icmp_ln101" to="StgValue_31" fromId="194" toId="31">
</dataflow>
<dataflow id="641" from="icmp_ln102" to="StgValue_32" fromId="206" toId="32">
</dataflow>
</dataflows>


</stg>
