<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-9584</identifier><datestamp>2011-12-27T05:43:40Z</datestamp><dc:title>A SYSTEMATIC-APPROACH TO THE DESIGN OF STRAY-INSENSITIVE SC CIRCUITS FROM ACTIVE-RL OR ACTIVE-RLC PROTOTYPES</dc:title><dc:creator>RATHORE, TS</dc:creator><dc:creator>BHATTACHARYYA, BB</dc:creator><dc:publisher>JOHN WILEY &amp; SONS LTD</dc:publisher><dc:date>2011-08-16T18:24:14Z</dc:date><dc:date>2011-12-26T12:55:05Z</dc:date><dc:date>2011-12-27T05:43:40Z</dc:date><dc:date>2011-08-16T18:24:14Z</dc:date><dc:date>2011-12-26T12:55:05Z</dc:date><dc:date>2011-12-27T05:43:40Z</dc:date><dc:date>1987</dc:date><dc:type>Article</dc:type><dc:identifier>INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 15(4), 371-389</dc:identifier><dc:identifier>0098-9886</dc:identifier><dc:identifier>http://dx.doi.org/10.1002/cta.4490150405</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/9584</dc:identifier><dc:identifier>http://hdl.handle.net/10054/9584</dc:identifier><dc:language>en</dc:language></oai_dc:dc>