# FPGA-Based Salt Pepper Noise Filter-
An FPGA implementation of a Salt &amp; Pepper noise removal filter using the Median of Medians algorithm, written in VHDL.
