Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Nov  4 12:04:28 2024
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file Lab7I2Cphase2fall2024JJS_control_sets_placed.rpt
| Design       : Lab7I2Cphase2fall2024JJS
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              89 |           28 |
| Yes          | No                    | No                     |              19 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                 Enable Signal                 |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  SystemClockUnit/inst/clk_out80MHz |                                               |                                             |                3 |              3 |         1.00 |
|  SystemClockUnit/inst/clk_out80MHz | ReadUnit/ControlUnit/OneShotNegativeUnit/E[0] |                                             |                2 |              4 |         2.00 |
|  SystemClockUnit/inst/clk_out80MHz | ReadUnit/ControlUnit/p_0_in                   |                                             |                4 |              7 |         1.75 |
|  SystemClockUnit/inst/clk_out80MHz | ReadUnit/ControlUnit/E[0]                     |                                             |                3 |              8 |         2.67 |
|  SystemClockUnit/inst/clk_out80MHz | ReadUnit/ControlUnit/NextState                | Reset_IBUF                                  |                4 |             11 |         2.75 |
|  SystemClockUnit/inst/clk_out80MHz |                                               | SevenSegUnit/Update/count[0]_i_1__0_n_0     |                4 |             14 |         3.50 |
|  SystemClockUnit/inst/clk_out80MHz | ReadUnit/ControlUnit/WriteLoad_reg_0[0]       | Reset_IBUF                                  |                7 |             16 |         2.29 |
|  SystemClockUnit/inst/clk_out80MHz |                                               | ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0 |                8 |             30 |         3.75 |
|  SystemClockUnit/inst/clk_out80MHz |                                               | Reset_IBUF                                  |               19 |             51 |         2.68 |
+------------------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


