static inline void F_1 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_3 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nV_4 = F_2 ( 53 ) ;\r\nV_4 |= V_2 << F_3 ( 51 ) ;\r\nV_5 = ( ( unsigned long ) V_1 ) << F_3 ( 31 ) ;\r\nV_6 = 1 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIEL(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("ptesync": : :"memory");\r\n}\r\nstatic inline void F_4 ( unsigned long V_1 , unsigned long V_3 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_8 ; V_2 ++ ) {\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nasm volatile(PPC_INVALIDATE_ERAT "; isync" : : :"memory");\r\n}\r\nstatic inline void F_5 ( unsigned long V_1 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nV_4 = F_2 ( 53 ) ;\r\nV_5 = V_1 << F_3 ( 31 ) ;\r\nV_6 = 1 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nstatic inline void F_6 ( unsigned long V_9 , unsigned long V_1 ,\r\nunsigned long V_10 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nV_4 = V_9 & ~ ( F_7 ( 52 , 63 ) ) ;\r\nV_4 |= V_10 << F_3 ( 58 ) ;\r\nV_5 = V_1 << F_3 ( 31 ) ;\r\nV_6 = 1 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIEL(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("ptesync": : :"memory");\r\n}\r\nstatic inline void F_8 ( unsigned long V_9 , unsigned long V_1 ,\r\nunsigned long V_10 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nV_4 = V_9 & ~ ( F_7 ( 52 , 63 ) ) ;\r\nV_4 |= V_10 << F_3 ( 58 ) ;\r\nV_5 = V_1 << F_3 ( 31 ) ;\r\nV_6 = 1 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nvoid F_9 ( struct V_11 * V_12 )\r\n{\r\nunsigned long V_1 ;\r\nF_10 () ;\r\nV_1 = V_12 -> V_13 . V_14 ;\r\nif ( V_1 != V_15 )\r\nF_4 ( V_1 , V_16 ) ;\r\nF_11 () ;\r\n}\r\nvoid F_12 ( struct V_17 * V_18 , unsigned long V_19 )\r\n{\r\nunsigned long V_1 ;\r\nstruct V_11 * V_12 = V_18 -> V_12 ;\r\nF_10 () ;\r\nV_1 = V_12 -> V_13 . V_14 ;\r\nif ( V_1 != V_15 )\r\nF_4 ( V_1 , V_20 ) ;\r\nF_11 () ;\r\n}\r\nvoid F_13 ( struct V_11 * V_12 , unsigned long V_21 ,\r\nint V_22 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_10 = F_14 ( V_22 ) ;\r\nF_10 () ;\r\nV_1 = V_12 ? V_12 -> V_13 . V_14 : 0 ;\r\nif ( V_1 != V_15 )\r\nF_6 ( V_21 , V_1 , V_10 , V_23 ) ;\r\nF_11 () ;\r\n}\r\nvoid F_15 ( struct V_24 * V_25 , unsigned long V_21 )\r\n{\r\n#ifdef F_16\r\nif ( V_25 && F_17 ( V_25 ) )\r\nreturn F_18 ( V_25 , V_21 ) ;\r\n#endif\r\nF_13 ( V_25 ? V_25 -> V_26 : NULL , V_21 ,\r\nV_27 ) ;\r\n}\r\nvoid F_19 ( struct V_11 * V_12 )\r\n{\r\nunsigned long V_1 ;\r\nF_10 () ;\r\nV_1 = V_12 -> V_13 . V_14 ;\r\nif ( F_20 ( V_1 == V_15 ) )\r\ngoto V_28;\r\nif ( ! F_21 ( V_12 ) ) {\r\nint V_29 = ! F_22 ( V_30 ) ;\r\nif ( V_29 )\r\nF_23 ( & V_31 ) ;\r\nF_5 ( V_1 , V_16 ) ;\r\nif ( V_29 )\r\nF_24 ( & V_31 ) ;\r\n} else\r\nF_4 ( V_1 , V_16 ) ;\r\nV_28:\r\nF_11 () ;\r\n}\r\nvoid F_25 ( struct V_17 * V_18 , unsigned long V_19 )\r\n{\r\nunsigned long V_1 ;\r\nstruct V_11 * V_12 = V_18 -> V_12 ;\r\nF_10 () ;\r\nV_1 = V_12 -> V_13 . V_14 ;\r\nif ( F_20 ( V_1 == V_15 ) )\r\ngoto V_28;\r\nif ( ! F_21 ( V_12 ) ) {\r\nint V_29 = ! F_22 ( V_30 ) ;\r\nif ( V_29 )\r\nF_23 ( & V_31 ) ;\r\nF_5 ( V_1 , V_20 ) ;\r\nif ( V_29 )\r\nF_24 ( & V_31 ) ;\r\n} else\r\nF_4 ( V_1 , V_20 ) ;\r\nV_28:\r\nF_11 () ;\r\n}\r\nvoid F_26 ( struct V_11 * V_12 , unsigned long V_21 ,\r\nint V_22 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_10 = F_14 ( V_22 ) ;\r\nF_10 () ;\r\nV_1 = V_12 ? V_12 -> V_13 . V_14 : 0 ;\r\nif ( F_20 ( V_1 == V_15 ) )\r\ngoto V_32;\r\nif ( ! F_21 ( V_12 ) ) {\r\nint V_29 = ! F_22 ( V_30 ) ;\r\nif ( V_29 )\r\nF_23 ( & V_31 ) ;\r\nF_8 ( V_21 , V_1 , V_10 , V_23 ) ;\r\nif ( V_29 )\r\nF_24 ( & V_31 ) ;\r\n} else\r\nF_6 ( V_21 , V_1 , V_10 , V_23 ) ;\r\nV_32:\r\nF_11 () ;\r\n}\r\nvoid F_27 ( struct V_24 * V_25 , unsigned long V_21 )\r\n{\r\n#ifdef F_16\r\nif ( V_25 && F_17 ( V_25 ) )\r\nreturn F_28 ( V_25 , V_21 ) ;\r\n#endif\r\nF_26 ( V_25 ? V_25 -> V_26 : NULL , V_21 ,\r\nV_27 ) ;\r\n}\r\nvoid F_29 ( unsigned long V_33 , unsigned long V_34 )\r\n{\r\nint V_29 = ! F_22 ( V_30 ) ;\r\nif ( V_29 )\r\nF_23 ( & V_31 ) ;\r\nF_5 ( 0 , V_16 ) ;\r\nif ( V_29 )\r\nF_24 ( & V_31 ) ;\r\n}\r\nvoid F_30 ( struct V_24 * V_25 , unsigned long V_33 ,\r\nunsigned long V_34 )\r\n{\r\nstruct V_11 * V_12 = V_25 -> V_26 ;\r\nF_19 ( V_12 ) ;\r\n}\r\nstatic int F_31 ( int V_35 )\r\n{\r\nint V_22 ;\r\nif ( V_35 == ( 1UL << V_36 [ V_27 ] . V_37 ) )\r\nV_22 = V_27 ;\r\nelse if ( V_35 == ( 1UL << V_36 [ V_38 ] . V_37 ) )\r\nV_22 = V_38 ;\r\nelse if ( V_35 == ( 1UL << V_36 [ V_39 ] . V_37 ) )\r\nV_22 = V_39 ;\r\nelse\r\nreturn - 1 ;\r\nreturn V_22 ;\r\n}\r\nvoid F_32 ( struct V_17 * V_18 )\r\n{\r\nint V_22 = 0 ;\r\nstruct V_11 * V_12 = V_18 -> V_12 ;\r\nint V_35 = V_18 -> V_35 ;\r\nV_22 = F_31 ( V_35 ) ;\r\nif ( V_22 != - 1 && ! V_18 -> V_40 && ! V_18 -> V_41 )\r\nF_33 ( V_12 , V_18 -> V_33 , V_18 -> V_34 , V_22 ) ;\r\nelse\r\nF_19 ( V_12 ) ;\r\n}\r\nvoid F_33 ( struct V_11 * V_12 , unsigned long V_33 ,\r\nunsigned long V_34 , int V_22 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_19 ;\r\nint V_42 = F_21 ( V_12 ) ;\r\nunsigned long V_10 = F_14 ( V_22 ) ;\r\nint V_29 = ! F_22 ( V_30 ) ;\r\nunsigned long V_35 = 1UL << V_36 [ V_22 ] . V_37 ;\r\nF_10 () ;\r\nV_1 = V_12 ? V_12 -> V_13 . V_14 : 0 ;\r\nif ( F_20 ( V_1 == V_15 ) )\r\ngoto V_43;\r\nif ( V_34 == V_44 ||\r\n( V_34 - V_33 ) > V_45 * V_35 ) {\r\nif ( V_42 )\r\nF_4 ( V_1 , V_23 ) ;\r\nelse\r\nF_5 ( V_1 , V_23 ) ;\r\ngoto V_43;\r\n}\r\nfor ( V_19 = V_33 ; V_19 < V_34 ; V_19 += V_35 ) {\r\nif ( V_42 )\r\nF_6 ( V_19 , V_1 , V_10 , V_23 ) ;\r\nelse {\r\nif ( V_29 )\r\nF_23 ( & V_31 ) ;\r\nF_8 ( V_19 , V_1 , V_10 , V_23 ) ;\r\nif ( V_29 )\r\nF_24 ( & V_31 ) ;\r\n}\r\n}\r\nV_43:\r\nF_11 () ;\r\n}\r\nvoid F_34 ( unsigned long V_46 , unsigned long V_47 ,\r\nunsigned long V_35 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nunsigned long V_10 ;\r\nunsigned long V_3 = V_23 ;\r\nV_10 = F_14 ( F_31 ( V_35 ) ) ;\r\nV_4 = V_47 & ~ ( F_7 ( 52 , 63 ) ) ;\r\nV_4 |= V_10 << F_3 ( 58 ) ;\r\nV_5 = V_46 & ( ( 1UL << 32 ) - 1 ) ;\r\nV_6 = 0 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nvoid F_35 ( unsigned long V_46 )\r\n{\r\nunsigned long V_4 , V_5 , V_6 , V_7 ;\r\nunsigned long V_3 = V_16 ;\r\nV_4 = 0x2 << F_3 ( 53 ) ;\r\nV_5 = V_46 & ( ( 1UL << 32 ) - 1 ) ;\r\nV_6 = 0 ;\r\nV_7 = 1 ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nvoid F_36 ( struct V_24 * V_25 ,\r\nunsigned long V_33 , unsigned long V_34 )\r\n{\r\nF_33 ( V_25 -> V_26 , V_33 , V_34 , V_38 ) ;\r\n}\r\nvoid F_37 ( void )\r\n{\r\nunsigned long V_4 , V_6 , V_7 , V_5 ;\r\nunsigned long V_3 = V_16 ;\r\nV_4 = 0x3 << F_3 ( 53 ) ;\r\nV_6 = 0 ;\r\nV_7 = 1 ;\r\nV_5 = 1 & ( ( 1UL << 32 ) - 1 ) ;\r\nasm volatile("ptesync": : :"memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(1), "i"(ric), "r"(rs) : "memory");\r\nasm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)\r\n: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(0) : "memory");\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nvoid F_38 ( unsigned long V_48 , struct V_11 * V_12 ,\r\nunsigned long V_49 )\r\n{\r\nif ( ! F_39 ( V_50 ) ) {\r\nF_40 ( 1 ) ;\r\nreturn;\r\n}\r\nif ( V_48 & V_51 )\r\nF_26 ( V_12 , V_49 , V_38 ) ;\r\nelse\r\nF_26 ( V_12 , V_49 , V_27 ) ;\r\n}
