// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "04/04/2024 20:25:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module control (
	clk,
	rst,
	display_switch,
	increase_signal,
	decrease_signal,
	FPGA_led_1,
	FPGA_led_2,
	FPGA_led_3,
	FPGA_led_4,
	FPGA_led_5,
	FPGA_led_6,
	FPGA_led_7,
	FPGA_led_8);
input 	clk;
input 	rst;
input 	display_switch;
input 	[5:0] increase_signal;
input 	[5:0] decrease_signal;
output 	[6:0] FPGA_led_1;
output 	[6:0] FPGA_led_2;
output 	[6:0] FPGA_led_3;
output 	[6:0] FPGA_led_4;
output 	[6:0] FPGA_led_5;
output 	[6:0] FPGA_led_6;
output 	[6:0] FPGA_led_7;
output 	[6:0] FPGA_led_8;

// Design Ports Information
// increase_signal[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increase_signal[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increase_signal[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increase_signal[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increase_signal[4]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increase_signal[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrease_signal[5]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_1[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_2[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_3[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_5[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_6[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_7[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_led_8[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_switch	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \increase_signal[0]~input_o ;
wire \increase_signal[1]~input_o ;
wire \increase_signal[2]~input_o ;
wire \increase_signal[3]~input_o ;
wire \increase_signal[4]~input_o ;
wire \increase_signal[5]~input_o ;
wire \decrease_signal[0]~input_o ;
wire \decrease_signal[1]~input_o ;
wire \decrease_signal[2]~input_o ;
wire \decrease_signal[3]~input_o ;
wire \decrease_signal[4]~input_o ;
wire \decrease_signal[5]~input_o ;
wire \FPGA_led_1[0]~output_o ;
wire \FPGA_led_1[1]~output_o ;
wire \FPGA_led_1[2]~output_o ;
wire \FPGA_led_1[3]~output_o ;
wire \FPGA_led_1[4]~output_o ;
wire \FPGA_led_1[5]~output_o ;
wire \FPGA_led_1[6]~output_o ;
wire \FPGA_led_2[0]~output_o ;
wire \FPGA_led_2[1]~output_o ;
wire \FPGA_led_2[2]~output_o ;
wire \FPGA_led_2[3]~output_o ;
wire \FPGA_led_2[4]~output_o ;
wire \FPGA_led_2[5]~output_o ;
wire \FPGA_led_2[6]~output_o ;
wire \FPGA_led_3[0]~output_o ;
wire \FPGA_led_3[1]~output_o ;
wire \FPGA_led_3[2]~output_o ;
wire \FPGA_led_3[3]~output_o ;
wire \FPGA_led_3[4]~output_o ;
wire \FPGA_led_3[5]~output_o ;
wire \FPGA_led_3[6]~output_o ;
wire \FPGA_led_4[0]~output_o ;
wire \FPGA_led_4[1]~output_o ;
wire \FPGA_led_4[2]~output_o ;
wire \FPGA_led_4[3]~output_o ;
wire \FPGA_led_4[4]~output_o ;
wire \FPGA_led_4[5]~output_o ;
wire \FPGA_led_4[6]~output_o ;
wire \FPGA_led_5[0]~output_o ;
wire \FPGA_led_5[1]~output_o ;
wire \FPGA_led_5[2]~output_o ;
wire \FPGA_led_5[3]~output_o ;
wire \FPGA_led_5[4]~output_o ;
wire \FPGA_led_5[5]~output_o ;
wire \FPGA_led_5[6]~output_o ;
wire \FPGA_led_6[0]~output_o ;
wire \FPGA_led_6[1]~output_o ;
wire \FPGA_led_6[2]~output_o ;
wire \FPGA_led_6[3]~output_o ;
wire \FPGA_led_6[4]~output_o ;
wire \FPGA_led_6[5]~output_o ;
wire \FPGA_led_6[6]~output_o ;
wire \FPGA_led_7[0]~output_o ;
wire \FPGA_led_7[1]~output_o ;
wire \FPGA_led_7[2]~output_o ;
wire \FPGA_led_7[3]~output_o ;
wire \FPGA_led_7[4]~output_o ;
wire \FPGA_led_7[5]~output_o ;
wire \FPGA_led_7[6]~output_o ;
wire \FPGA_led_8[0]~output_o ;
wire \FPGA_led_8[1]~output_o ;
wire \FPGA_led_8[2]~output_o ;
wire \FPGA_led_8[3]~output_o ;
wire \FPGA_led_8[4]~output_o ;
wire \FPGA_led_8[5]~output_o ;
wire \FPGA_led_8[6]~output_o ;
wire \display_switch~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cnt|inst_cnt_s|Add0~0_combout ;
wire \rst~input_o ;
wire \inst_pulse_1s|Add0~0_combout ;
wire \inst_pulse_1s|Add0~1 ;
wire \inst_pulse_1s|Add0~2_combout ;
wire \inst_pulse_1s|Add0~3 ;
wire \inst_pulse_1s|Add0~4_combout ;
wire \inst_pulse_1s|Add0~5 ;
wire \inst_pulse_1s|Add0~6_combout ;
wire \inst_pulse_1s|Add0~7 ;
wire \inst_pulse_1s|Add0~8_combout ;
wire \inst_pulse_1s|Add0~9 ;
wire \inst_pulse_1s|Add0~10_combout ;
wire \inst_pulse_1s|Add0~11 ;
wire \inst_pulse_1s|Add0~12_combout ;
wire \inst_pulse_1s|counter~7_combout ;
wire \inst_pulse_1s|Add0~13 ;
wire \inst_pulse_1s|Add0~14_combout ;
wire \inst_pulse_1s|Add0~15 ;
wire \inst_pulse_1s|Add0~16_combout ;
wire \inst_pulse_1s|counter~6_combout ;
wire \inst_pulse_1s|Add0~17 ;
wire \inst_pulse_1s|Add0~18_combout ;
wire \inst_pulse_1s|counter~5_combout ;
wire \inst_pulse_1s|Add0~19 ;
wire \inst_pulse_1s|Add0~20_combout ;
wire \inst_pulse_1s|Add0~21 ;
wire \inst_pulse_1s|Add0~22_combout ;
wire \inst_pulse_1s|counter~4_combout ;
wire \inst_pulse_1s|Add0~23 ;
wire \inst_pulse_1s|Add0~24_combout ;
wire \inst_pulse_1s|Add0~25 ;
wire \inst_pulse_1s|Add0~26_combout ;
wire \inst_pulse_1s|Add0~27 ;
wire \inst_pulse_1s|Add0~28_combout ;
wire \inst_pulse_1s|counter~3_combout ;
wire \inst_pulse_1s|Add0~29 ;
wire \inst_pulse_1s|Add0~30_combout ;
wire \inst_pulse_1s|Equal0~5_combout ;
wire \inst_pulse_1s|Equal0~6_combout ;
wire \inst_pulse_1s|Equal0~7_combout ;
wire \inst_pulse_1s|Equal0~8_combout ;
wire \inst_pulse_1s|Equal0~9_combout ;
wire \inst_pulse_1s|Add0~31 ;
wire \inst_pulse_1s|Add0~32_combout ;
wire \inst_pulse_1s|Add0~33 ;
wire \inst_pulse_1s|Add0~34_combout ;
wire \inst_pulse_1s|Add0~35 ;
wire \inst_pulse_1s|Add0~36_combout ;
wire \inst_pulse_1s|counter~2_combout ;
wire \inst_pulse_1s|Add0~37 ;
wire \inst_pulse_1s|Add0~38_combout ;
wire \inst_pulse_1s|counter~1_combout ;
wire \inst_pulse_1s|Add0~39 ;
wire \inst_pulse_1s|Add0~40_combout ;
wire \inst_pulse_1s|Add0~41 ;
wire \inst_pulse_1s|Add0~42_combout ;
wire \inst_pulse_1s|Add0~43 ;
wire \inst_pulse_1s|Add0~44_combout ;
wire \inst_pulse_1s|counter~0_combout ;
wire \inst_pulse_1s|Add0~45 ;
wire \inst_pulse_1s|Add0~46_combout ;
wire \inst_pulse_1s|Add0~47 ;
wire \inst_pulse_1s|Add0~48_combout ;
wire \inst_pulse_1s|Add0~49 ;
wire \inst_pulse_1s|Add0~50_combout ;
wire \inst_pulse_1s|Add0~51 ;
wire \inst_pulse_1s|Add0~52_combout ;
wire \inst_pulse_1s|Add0~53 ;
wire \inst_pulse_1s|Add0~54_combout ;
wire \inst_pulse_1s|Add0~55 ;
wire \inst_pulse_1s|Add0~56_combout ;
wire \inst_pulse_1s|Add0~57 ;
wire \inst_pulse_1s|Add0~58_combout ;
wire \inst_pulse_1s|Add0~59 ;
wire \inst_pulse_1s|Add0~60_combout ;
wire \inst_pulse_1s|Add0~61 ;
wire \inst_pulse_1s|Add0~62_combout ;
wire \inst_pulse_1s|Equal0~0_combout ;
wire \inst_pulse_1s|Equal0~1_combout ;
wire \inst_pulse_1s|Equal0~2_combout ;
wire \inst_pulse_1s|Equal0~3_combout ;
wire \inst_pulse_1s|Equal0~4_combout ;
wire \inst_pulse_1s|Equal0~10_combout ;
wire \inst_pulse_1s|pulse_1s~q ;
wire \cnt|inst_cnt_s|Add0~1 ;
wire \cnt|inst_cnt_s|Add0~2_combout ;
wire \cnt|inst_cnt_s|Add0~3 ;
wire \cnt|inst_cnt_s|Add0~4_combout ;
wire \cnt|inst_cnt_s|sec_counter~0_combout ;
wire \cnt|inst_cnt_s|Add0~5 ;
wire \cnt|inst_cnt_s|Add0~7 ;
wire \cnt|inst_cnt_s|Add0~8_combout ;
wire \cnt|inst_cnt_s|sec_counter~1_combout ;
wire \cnt|inst_cnt_s|Add0~9 ;
wire \cnt|inst_cnt_s|Add0~10_combout ;
wire \cnt|inst_cnt_s|sec_counter~3_combout ;
wire \cnt|inst_cnt_s|Equal0~0_combout ;
wire \cnt|inst_cnt_s|Add0~6_combout ;
wire \cnt|inst_cnt_s|sec_counter~2_combout ;
wire \display|inst3|out[0]~0_combout ;
wire \display|inst3|out[0]~1_combout ;
wire \display|inst3|out[2]~2_combout ;
wire \display|inst3|out[2]~3_combout ;
wire \inst_display_switch|FPGA_led_56[4]~0_combout ;
wire \inst_display_switch|FPGA_led_56[4]~1_combout ;
wire \display|inst3|out[5]~4_combout ;
wire \display|inst3|out[6]~5_combout ;
wire \display|inst2|out~1_combout ;
wire \display|inst2|out~0_combout ;
wire \display|inst2|out[0]~2_combout ;
wire \inst_display_switch|FPGA_led_56[2]~2_combout ;
wire \inst_display_switch|FPGA_led_56[1]~3_combout ;
wire \display|inst2|out~3_combout ;
wire \display|inst2|out[5]~4_combout ;
wire \display|inst2|out~5_combout ;
wire \display|inst2|out[5]~6_combout ;
wire [5:0] \cnt|inst_cnt_s|sec_counter ;
wire [6:0] \display|inst2|out ;
wire [31:0] \inst_pulse_1s|counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \FPGA_led_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[0]~output .bus_hold = "false";
defparam \FPGA_led_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \FPGA_led_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[1]~output .bus_hold = "false";
defparam \FPGA_led_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \FPGA_led_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[2]~output .bus_hold = "false";
defparam \FPGA_led_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \FPGA_led_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[3]~output .bus_hold = "false";
defparam \FPGA_led_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \FPGA_led_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[4]~output .bus_hold = "false";
defparam \FPGA_led_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \FPGA_led_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[5]~output .bus_hold = "false";
defparam \FPGA_led_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \FPGA_led_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_1[6]~output .bus_hold = "false";
defparam \FPGA_led_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \FPGA_led_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[0]~output .bus_hold = "false";
defparam \FPGA_led_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \FPGA_led_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[1]~output .bus_hold = "false";
defparam \FPGA_led_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \FPGA_led_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[2]~output .bus_hold = "false";
defparam \FPGA_led_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \FPGA_led_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[3]~output .bus_hold = "false";
defparam \FPGA_led_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \FPGA_led_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[4]~output .bus_hold = "false";
defparam \FPGA_led_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \FPGA_led_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[5]~output .bus_hold = "false";
defparam \FPGA_led_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \FPGA_led_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_2[6]~output .bus_hold = "false";
defparam \FPGA_led_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \FPGA_led_3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[0]~output .bus_hold = "false";
defparam \FPGA_led_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \FPGA_led_3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[1]~output .bus_hold = "false";
defparam \FPGA_led_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \FPGA_led_3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[2]~output .bus_hold = "false";
defparam \FPGA_led_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \FPGA_led_3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[3]~output .bus_hold = "false";
defparam \FPGA_led_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \FPGA_led_3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[4]~output .bus_hold = "false";
defparam \FPGA_led_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \FPGA_led_3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[5]~output .bus_hold = "false";
defparam \FPGA_led_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \FPGA_led_3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_3[6]~output .bus_hold = "false";
defparam \FPGA_led_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \FPGA_led_4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[0]~output .bus_hold = "false";
defparam \FPGA_led_4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \FPGA_led_4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[1]~output .bus_hold = "false";
defparam \FPGA_led_4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \FPGA_led_4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[2]~output .bus_hold = "false";
defparam \FPGA_led_4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \FPGA_led_4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[3]~output .bus_hold = "false";
defparam \FPGA_led_4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \FPGA_led_4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[4]~output .bus_hold = "false";
defparam \FPGA_led_4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \FPGA_led_4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[5]~output .bus_hold = "false";
defparam \FPGA_led_4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \FPGA_led_4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_4[6]~output .bus_hold = "false";
defparam \FPGA_led_4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \FPGA_led_5[0]~output (
	.i(\display|inst3|out[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[0]~output .bus_hold = "false";
defparam \FPGA_led_5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \FPGA_led_5[1]~output (
	.i(\display_switch~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[1]~output .bus_hold = "false";
defparam \FPGA_led_5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \FPGA_led_5[2]~output (
	.i(\display|inst3|out[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[2]~output .bus_hold = "false";
defparam \FPGA_led_5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \FPGA_led_5[3]~output (
	.i(\display|inst3|out[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[3]~output .bus_hold = "false";
defparam \FPGA_led_5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \FPGA_led_5[4]~output (
	.i(\inst_display_switch|FPGA_led_56[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[4]~output .bus_hold = "false";
defparam \FPGA_led_5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \FPGA_led_5[5]~output (
	.i(\display|inst3|out[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[5]~output .bus_hold = "false";
defparam \FPGA_led_5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \FPGA_led_5[6]~output (
	.i(\display|inst3|out[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_5[6]~output .bus_hold = "false";
defparam \FPGA_led_5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \FPGA_led_6[0]~output (
	.i(!\display|inst2|out[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[0]~output .bus_hold = "false";
defparam \FPGA_led_6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \FPGA_led_6[1]~output (
	.i(\display|inst2|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[1]~output .bus_hold = "false";
defparam \FPGA_led_6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \FPGA_led_6[2]~output (
	.i(\display|inst2|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[2]~output .bus_hold = "false";
defparam \FPGA_led_6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \FPGA_led_6[3]~output (
	.i(\display|inst2|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[3]~output .bus_hold = "false";
defparam \FPGA_led_6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \FPGA_led_6[4]~output (
	.i(\display|inst2|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[4]~output .bus_hold = "false";
defparam \FPGA_led_6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \FPGA_led_6[5]~output (
	.i(\display|inst2|out[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[5]~output .bus_hold = "false";
defparam \FPGA_led_6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \FPGA_led_6[6]~output (
	.i(\display|inst2|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_6[6]~output .bus_hold = "false";
defparam \FPGA_led_6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \FPGA_led_7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[0]~output .bus_hold = "false";
defparam \FPGA_led_7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \FPGA_led_7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[1]~output .bus_hold = "false";
defparam \FPGA_led_7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \FPGA_led_7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[2]~output .bus_hold = "false";
defparam \FPGA_led_7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \FPGA_led_7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[3]~output .bus_hold = "false";
defparam \FPGA_led_7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \FPGA_led_7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[4]~output .bus_hold = "false";
defparam \FPGA_led_7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \FPGA_led_7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[5]~output .bus_hold = "false";
defparam \FPGA_led_7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \FPGA_led_7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_7[6]~output .bus_hold = "false";
defparam \FPGA_led_7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \FPGA_led_8[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[0]~output .bus_hold = "false";
defparam \FPGA_led_8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \FPGA_led_8[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[1]~output .bus_hold = "false";
defparam \FPGA_led_8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \FPGA_led_8[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[2]~output .bus_hold = "false";
defparam \FPGA_led_8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \FPGA_led_8[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[3]~output .bus_hold = "false";
defparam \FPGA_led_8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \FPGA_led_8[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[4]~output .bus_hold = "false";
defparam \FPGA_led_8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \FPGA_led_8[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[5]~output .bus_hold = "false";
defparam \FPGA_led_8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \FPGA_led_8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_led_8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_led_8[6]~output .bus_hold = "false";
defparam \FPGA_led_8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \display_switch~input (
	.i(display_switch),
	.ibar(gnd),
	.o(\display_switch~input_o ));
// synopsys translate_off
defparam \display_switch~input .bus_hold = "false";
defparam \display_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N6
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~0 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~0_combout  = \cnt|inst_cnt_s|sec_counter [0] $ (VCC)
// \cnt|inst_cnt_s|Add0~1  = CARRY(\cnt|inst_cnt_s|sec_counter [0])

	.dataa(\cnt|inst_cnt_s|sec_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|Add0~0_combout ),
	.cout(\cnt|inst_cnt_s|Add0~1 ));
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~0 .lut_mask = 16'h55AA;
defparam \cnt|inst_cnt_s|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N0
cycloneive_lcell_comb \inst_pulse_1s|Add0~0 (
// Equation(s):
// \inst_pulse_1s|Add0~0_combout  = \inst_pulse_1s|counter [0] $ (VCC)
// \inst_pulse_1s|Add0~1  = CARRY(\inst_pulse_1s|counter [0])

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_pulse_1s|Add0~0_combout ),
	.cout(\inst_pulse_1s|Add0~1 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~0 .lut_mask = 16'h33CC;
defparam \inst_pulse_1s|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N1
dffeas \inst_pulse_1s|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[0] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N2
cycloneive_lcell_comb \inst_pulse_1s|Add0~2 (
// Equation(s):
// \inst_pulse_1s|Add0~2_combout  = (\inst_pulse_1s|counter [1] & (!\inst_pulse_1s|Add0~1 )) # (!\inst_pulse_1s|counter [1] & ((\inst_pulse_1s|Add0~1 ) # (GND)))
// \inst_pulse_1s|Add0~3  = CARRY((!\inst_pulse_1s|Add0~1 ) # (!\inst_pulse_1s|counter [1]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~1 ),
	.combout(\inst_pulse_1s|Add0~2_combout ),
	.cout(\inst_pulse_1s|Add0~3 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N3
dffeas \inst_pulse_1s|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[1] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N4
cycloneive_lcell_comb \inst_pulse_1s|Add0~4 (
// Equation(s):
// \inst_pulse_1s|Add0~4_combout  = (\inst_pulse_1s|counter [2] & (\inst_pulse_1s|Add0~3  $ (GND))) # (!\inst_pulse_1s|counter [2] & (!\inst_pulse_1s|Add0~3  & VCC))
// \inst_pulse_1s|Add0~5  = CARRY((\inst_pulse_1s|counter [2] & !\inst_pulse_1s|Add0~3 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~3 ),
	.combout(\inst_pulse_1s|Add0~4_combout ),
	.cout(\inst_pulse_1s|Add0~5 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~4 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N5
dffeas \inst_pulse_1s|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[2] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N6
cycloneive_lcell_comb \inst_pulse_1s|Add0~6 (
// Equation(s):
// \inst_pulse_1s|Add0~6_combout  = (\inst_pulse_1s|counter [3] & (!\inst_pulse_1s|Add0~5 )) # (!\inst_pulse_1s|counter [3] & ((\inst_pulse_1s|Add0~5 ) # (GND)))
// \inst_pulse_1s|Add0~7  = CARRY((!\inst_pulse_1s|Add0~5 ) # (!\inst_pulse_1s|counter [3]))

	.dataa(\inst_pulse_1s|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~5 ),
	.combout(\inst_pulse_1s|Add0~6_combout ),
	.cout(\inst_pulse_1s|Add0~7 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N7
dffeas \inst_pulse_1s|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[3] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N8
cycloneive_lcell_comb \inst_pulse_1s|Add0~8 (
// Equation(s):
// \inst_pulse_1s|Add0~8_combout  = (\inst_pulse_1s|counter [4] & (\inst_pulse_1s|Add0~7  $ (GND))) # (!\inst_pulse_1s|counter [4] & (!\inst_pulse_1s|Add0~7  & VCC))
// \inst_pulse_1s|Add0~9  = CARRY((\inst_pulse_1s|counter [4] & !\inst_pulse_1s|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~7 ),
	.combout(\inst_pulse_1s|Add0~8_combout ),
	.cout(\inst_pulse_1s|Add0~9 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~8 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N9
dffeas \inst_pulse_1s|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[4] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N10
cycloneive_lcell_comb \inst_pulse_1s|Add0~10 (
// Equation(s):
// \inst_pulse_1s|Add0~10_combout  = (\inst_pulse_1s|counter [5] & (!\inst_pulse_1s|Add0~9 )) # (!\inst_pulse_1s|counter [5] & ((\inst_pulse_1s|Add0~9 ) # (GND)))
// \inst_pulse_1s|Add0~11  = CARRY((!\inst_pulse_1s|Add0~9 ) # (!\inst_pulse_1s|counter [5]))

	.dataa(\inst_pulse_1s|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~9 ),
	.combout(\inst_pulse_1s|Add0~10_combout ),
	.cout(\inst_pulse_1s|Add0~11 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N11
dffeas \inst_pulse_1s|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[5] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N12
cycloneive_lcell_comb \inst_pulse_1s|Add0~12 (
// Equation(s):
// \inst_pulse_1s|Add0~12_combout  = (\inst_pulse_1s|counter [6] & (\inst_pulse_1s|Add0~11  $ (GND))) # (!\inst_pulse_1s|counter [6] & (!\inst_pulse_1s|Add0~11  & VCC))
// \inst_pulse_1s|Add0~13  = CARRY((\inst_pulse_1s|counter [6] & !\inst_pulse_1s|Add0~11 ))

	.dataa(\inst_pulse_1s|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~11 ),
	.combout(\inst_pulse_1s|Add0~12_combout ),
	.cout(\inst_pulse_1s|Add0~13 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~12 .lut_mask = 16'hA50A;
defparam \inst_pulse_1s|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N6
cycloneive_lcell_comb \inst_pulse_1s|counter~7 (
// Equation(s):
// \inst_pulse_1s|counter~7_combout  = (\inst_pulse_1s|Add0~12_combout  & \inst_pulse_1s|Equal0~10_combout )

	.dataa(\inst_pulse_1s|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_pulse_1s|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~7 .lut_mask = 16'hAA00;
defparam \inst_pulse_1s|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N7
dffeas \inst_pulse_1s|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[6] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N14
cycloneive_lcell_comb \inst_pulse_1s|Add0~14 (
// Equation(s):
// \inst_pulse_1s|Add0~14_combout  = (\inst_pulse_1s|counter [7] & (!\inst_pulse_1s|Add0~13 )) # (!\inst_pulse_1s|counter [7] & ((\inst_pulse_1s|Add0~13 ) # (GND)))
// \inst_pulse_1s|Add0~15  = CARRY((!\inst_pulse_1s|Add0~13 ) # (!\inst_pulse_1s|counter [7]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~13 ),
	.combout(\inst_pulse_1s|Add0~14_combout ),
	.cout(\inst_pulse_1s|Add0~15 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N15
dffeas \inst_pulse_1s|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[7] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N16
cycloneive_lcell_comb \inst_pulse_1s|Add0~16 (
// Equation(s):
// \inst_pulse_1s|Add0~16_combout  = (\inst_pulse_1s|counter [8] & (\inst_pulse_1s|Add0~15  $ (GND))) # (!\inst_pulse_1s|counter [8] & (!\inst_pulse_1s|Add0~15  & VCC))
// \inst_pulse_1s|Add0~17  = CARRY((\inst_pulse_1s|counter [8] & !\inst_pulse_1s|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~15 ),
	.combout(\inst_pulse_1s|Add0~16_combout ),
	.cout(\inst_pulse_1s|Add0~17 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N22
cycloneive_lcell_comb \inst_pulse_1s|counter~6 (
// Equation(s):
// \inst_pulse_1s|counter~6_combout  = (\inst_pulse_1s|Add0~16_combout  & \inst_pulse_1s|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_pulse_1s|Add0~16_combout ),
	.datad(\inst_pulse_1s|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~6 .lut_mask = 16'hF000;
defparam \inst_pulse_1s|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N23
dffeas \inst_pulse_1s|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[8] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N18
cycloneive_lcell_comb \inst_pulse_1s|Add0~18 (
// Equation(s):
// \inst_pulse_1s|Add0~18_combout  = (\inst_pulse_1s|counter [9] & (!\inst_pulse_1s|Add0~17 )) # (!\inst_pulse_1s|counter [9] & ((\inst_pulse_1s|Add0~17 ) # (GND)))
// \inst_pulse_1s|Add0~19  = CARRY((!\inst_pulse_1s|Add0~17 ) # (!\inst_pulse_1s|counter [9]))

	.dataa(\inst_pulse_1s|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~17 ),
	.combout(\inst_pulse_1s|Add0~18_combout ),
	.cout(\inst_pulse_1s|Add0~19 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N4
cycloneive_lcell_comb \inst_pulse_1s|counter~5 (
// Equation(s):
// \inst_pulse_1s|counter~5_combout  = (\inst_pulse_1s|Add0~18_combout  & \inst_pulse_1s|Equal0~10_combout )

	.dataa(gnd),
	.datab(\inst_pulse_1s|Add0~18_combout ),
	.datac(gnd),
	.datad(\inst_pulse_1s|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~5 .lut_mask = 16'hCC00;
defparam \inst_pulse_1s|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N5
dffeas \inst_pulse_1s|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[9] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N20
cycloneive_lcell_comb \inst_pulse_1s|Add0~20 (
// Equation(s):
// \inst_pulse_1s|Add0~20_combout  = (\inst_pulse_1s|counter [10] & (\inst_pulse_1s|Add0~19  $ (GND))) # (!\inst_pulse_1s|counter [10] & (!\inst_pulse_1s|Add0~19  & VCC))
// \inst_pulse_1s|Add0~21  = CARRY((\inst_pulse_1s|counter [10] & !\inst_pulse_1s|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~19 ),
	.combout(\inst_pulse_1s|Add0~20_combout ),
	.cout(\inst_pulse_1s|Add0~21 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N21
dffeas \inst_pulse_1s|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[10] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N22
cycloneive_lcell_comb \inst_pulse_1s|Add0~22 (
// Equation(s):
// \inst_pulse_1s|Add0~22_combout  = (\inst_pulse_1s|counter [11] & (!\inst_pulse_1s|Add0~21 )) # (!\inst_pulse_1s|counter [11] & ((\inst_pulse_1s|Add0~21 ) # (GND)))
// \inst_pulse_1s|Add0~23  = CARRY((!\inst_pulse_1s|Add0~21 ) # (!\inst_pulse_1s|counter [11]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~21 ),
	.combout(\inst_pulse_1s|Add0~22_combout ),
	.cout(\inst_pulse_1s|Add0~23 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N26
cycloneive_lcell_comb \inst_pulse_1s|counter~4 (
// Equation(s):
// \inst_pulse_1s|counter~4_combout  = (\inst_pulse_1s|Equal0~10_combout  & \inst_pulse_1s|Add0~22_combout )

	.dataa(gnd),
	.datab(\inst_pulse_1s|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst_pulse_1s|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~4 .lut_mask = 16'hCC00;
defparam \inst_pulse_1s|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N27
dffeas \inst_pulse_1s|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[11] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N24
cycloneive_lcell_comb \inst_pulse_1s|Add0~24 (
// Equation(s):
// \inst_pulse_1s|Add0~24_combout  = (\inst_pulse_1s|counter [12] & (\inst_pulse_1s|Add0~23  $ (GND))) # (!\inst_pulse_1s|counter [12] & (!\inst_pulse_1s|Add0~23  & VCC))
// \inst_pulse_1s|Add0~25  = CARRY((\inst_pulse_1s|counter [12] & !\inst_pulse_1s|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~23 ),
	.combout(\inst_pulse_1s|Add0~24_combout ),
	.cout(\inst_pulse_1s|Add0~25 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N25
dffeas \inst_pulse_1s|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[12] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N26
cycloneive_lcell_comb \inst_pulse_1s|Add0~26 (
// Equation(s):
// \inst_pulse_1s|Add0~26_combout  = (\inst_pulse_1s|counter [13] & (!\inst_pulse_1s|Add0~25 )) # (!\inst_pulse_1s|counter [13] & ((\inst_pulse_1s|Add0~25 ) # (GND)))
// \inst_pulse_1s|Add0~27  = CARRY((!\inst_pulse_1s|Add0~25 ) # (!\inst_pulse_1s|counter [13]))

	.dataa(\inst_pulse_1s|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~25 ),
	.combout(\inst_pulse_1s|Add0~26_combout ),
	.cout(\inst_pulse_1s|Add0~27 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N27
dffeas \inst_pulse_1s|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[13] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N28
cycloneive_lcell_comb \inst_pulse_1s|Add0~28 (
// Equation(s):
// \inst_pulse_1s|Add0~28_combout  = (\inst_pulse_1s|counter [14] & (\inst_pulse_1s|Add0~27  $ (GND))) # (!\inst_pulse_1s|counter [14] & (!\inst_pulse_1s|Add0~27  & VCC))
// \inst_pulse_1s|Add0~29  = CARRY((\inst_pulse_1s|counter [14] & !\inst_pulse_1s|Add0~27 ))

	.dataa(\inst_pulse_1s|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~27 ),
	.combout(\inst_pulse_1s|Add0~28_combout ),
	.cout(\inst_pulse_1s|Add0~29 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_pulse_1s|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N2
cycloneive_lcell_comb \inst_pulse_1s|counter~3 (
// Equation(s):
// \inst_pulse_1s|counter~3_combout  = (\inst_pulse_1s|Equal0~10_combout  & \inst_pulse_1s|Add0~28_combout )

	.dataa(gnd),
	.datab(\inst_pulse_1s|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst_pulse_1s|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~3 .lut_mask = 16'hCC00;
defparam \inst_pulse_1s|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N3
dffeas \inst_pulse_1s|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[14] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N30
cycloneive_lcell_comb \inst_pulse_1s|Add0~30 (
// Equation(s):
// \inst_pulse_1s|Add0~30_combout  = (\inst_pulse_1s|counter [15] & (!\inst_pulse_1s|Add0~29 )) # (!\inst_pulse_1s|counter [15] & ((\inst_pulse_1s|Add0~29 ) # (GND)))
// \inst_pulse_1s|Add0~31  = CARRY((!\inst_pulse_1s|Add0~29 ) # (!\inst_pulse_1s|counter [15]))

	.dataa(\inst_pulse_1s|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~29 ),
	.combout(\inst_pulse_1s|Add0~30_combout ),
	.cout(\inst_pulse_1s|Add0~31 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y20_N31
dffeas \inst_pulse_1s|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[15] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N28
cycloneive_lcell_comb \inst_pulse_1s|Equal0~5 (
// Equation(s):
// \inst_pulse_1s|Equal0~5_combout  = (!\inst_pulse_1s|counter [15] & (!\inst_pulse_1s|counter [12] & (!\inst_pulse_1s|counter [13] & \inst_pulse_1s|counter [14])))

	.dataa(\inst_pulse_1s|counter [15]),
	.datab(\inst_pulse_1s|counter [12]),
	.datac(\inst_pulse_1s|counter [13]),
	.datad(\inst_pulse_1s|counter [14]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~5 .lut_mask = 16'h0100;
defparam \inst_pulse_1s|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N24
cycloneive_lcell_comb \inst_pulse_1s|Equal0~6 (
// Equation(s):
// \inst_pulse_1s|Equal0~6_combout  = (!\inst_pulse_1s|counter [10] & \inst_pulse_1s|counter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_pulse_1s|counter [10]),
	.datad(\inst_pulse_1s|counter [11]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~6 .lut_mask = 16'h0F00;
defparam \inst_pulse_1s|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N12
cycloneive_lcell_comb \inst_pulse_1s|Equal0~7 (
// Equation(s):
// \inst_pulse_1s|Equal0~7_combout  = (\inst_pulse_1s|counter [8] & (\inst_pulse_1s|Equal0~5_combout  & (\inst_pulse_1s|counter [9] & \inst_pulse_1s|Equal0~6_combout )))

	.dataa(\inst_pulse_1s|counter [8]),
	.datab(\inst_pulse_1s|Equal0~5_combout ),
	.datac(\inst_pulse_1s|counter [9]),
	.datad(\inst_pulse_1s|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~7 .lut_mask = 16'h8000;
defparam \inst_pulse_1s|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N16
cycloneive_lcell_comb \inst_pulse_1s|Equal0~8 (
// Equation(s):
// \inst_pulse_1s|Equal0~8_combout  = (!\inst_pulse_1s|counter [6] & (\inst_pulse_1s|counter [4] & (\inst_pulse_1s|counter [5] & !\inst_pulse_1s|counter [7])))

	.dataa(\inst_pulse_1s|counter [6]),
	.datab(\inst_pulse_1s|counter [4]),
	.datac(\inst_pulse_1s|counter [5]),
	.datad(\inst_pulse_1s|counter [7]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~8 .lut_mask = 16'h0040;
defparam \inst_pulse_1s|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N14
cycloneive_lcell_comb \inst_pulse_1s|Equal0~9 (
// Equation(s):
// \inst_pulse_1s|Equal0~9_combout  = (\inst_pulse_1s|counter [0] & (\inst_pulse_1s|counter [3] & (\inst_pulse_1s|counter [2] & \inst_pulse_1s|counter [1])))

	.dataa(\inst_pulse_1s|counter [0]),
	.datab(\inst_pulse_1s|counter [3]),
	.datac(\inst_pulse_1s|counter [2]),
	.datad(\inst_pulse_1s|counter [1]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~9 .lut_mask = 16'h8000;
defparam \inst_pulse_1s|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N0
cycloneive_lcell_comb \inst_pulse_1s|Add0~32 (
// Equation(s):
// \inst_pulse_1s|Add0~32_combout  = (\inst_pulse_1s|counter [16] & (\inst_pulse_1s|Add0~31  $ (GND))) # (!\inst_pulse_1s|counter [16] & (!\inst_pulse_1s|Add0~31  & VCC))
// \inst_pulse_1s|Add0~33  = CARRY((\inst_pulse_1s|counter [16] & !\inst_pulse_1s|Add0~31 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~31 ),
	.combout(\inst_pulse_1s|Add0~32_combout ),
	.cout(\inst_pulse_1s|Add0~33 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~32 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N1
dffeas \inst_pulse_1s|counter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[16] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N2
cycloneive_lcell_comb \inst_pulse_1s|Add0~34 (
// Equation(s):
// \inst_pulse_1s|Add0~34_combout  = (\inst_pulse_1s|counter [17] & (!\inst_pulse_1s|Add0~33 )) # (!\inst_pulse_1s|counter [17] & ((\inst_pulse_1s|Add0~33 ) # (GND)))
// \inst_pulse_1s|Add0~35  = CARRY((!\inst_pulse_1s|Add0~33 ) # (!\inst_pulse_1s|counter [17]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~33 ),
	.combout(\inst_pulse_1s|Add0~34_combout ),
	.cout(\inst_pulse_1s|Add0~35 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N3
dffeas \inst_pulse_1s|counter[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[17] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N4
cycloneive_lcell_comb \inst_pulse_1s|Add0~36 (
// Equation(s):
// \inst_pulse_1s|Add0~36_combout  = (\inst_pulse_1s|counter [18] & (\inst_pulse_1s|Add0~35  $ (GND))) # (!\inst_pulse_1s|counter [18] & (!\inst_pulse_1s|Add0~35  & VCC))
// \inst_pulse_1s|Add0~37  = CARRY((\inst_pulse_1s|counter [18] & !\inst_pulse_1s|Add0~35 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~35 ),
	.combout(\inst_pulse_1s|Add0~36_combout ),
	.cout(\inst_pulse_1s|Add0~37 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~36 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N0
cycloneive_lcell_comb \inst_pulse_1s|counter~2 (
// Equation(s):
// \inst_pulse_1s|counter~2_combout  = (\inst_pulse_1s|Equal0~10_combout  & \inst_pulse_1s|Add0~36_combout )

	.dataa(gnd),
	.datab(\inst_pulse_1s|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst_pulse_1s|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~2 .lut_mask = 16'hCC00;
defparam \inst_pulse_1s|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N1
dffeas \inst_pulse_1s|counter[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[18] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N6
cycloneive_lcell_comb \inst_pulse_1s|Add0~38 (
// Equation(s):
// \inst_pulse_1s|Add0~38_combout  = (\inst_pulse_1s|counter [19] & (!\inst_pulse_1s|Add0~37 )) # (!\inst_pulse_1s|counter [19] & ((\inst_pulse_1s|Add0~37 ) # (GND)))
// \inst_pulse_1s|Add0~39  = CARRY((!\inst_pulse_1s|Add0~37 ) # (!\inst_pulse_1s|counter [19]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~37 ),
	.combout(\inst_pulse_1s|Add0~38_combout ),
	.cout(\inst_pulse_1s|Add0~39 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N30
cycloneive_lcell_comb \inst_pulse_1s|counter~1 (
// Equation(s):
// \inst_pulse_1s|counter~1_combout  = (\inst_pulse_1s|Equal0~10_combout  & \inst_pulse_1s|Add0~38_combout )

	.dataa(gnd),
	.datab(\inst_pulse_1s|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst_pulse_1s|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~1 .lut_mask = 16'hCC00;
defparam \inst_pulse_1s|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N31
dffeas \inst_pulse_1s|counter[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[19] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N8
cycloneive_lcell_comb \inst_pulse_1s|Add0~40 (
// Equation(s):
// \inst_pulse_1s|Add0~40_combout  = (\inst_pulse_1s|counter [20] & (\inst_pulse_1s|Add0~39  $ (GND))) # (!\inst_pulse_1s|counter [20] & (!\inst_pulse_1s|Add0~39  & VCC))
// \inst_pulse_1s|Add0~41  = CARRY((\inst_pulse_1s|counter [20] & !\inst_pulse_1s|Add0~39 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~39 ),
	.combout(\inst_pulse_1s|Add0~40_combout ),
	.cout(\inst_pulse_1s|Add0~41 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~40 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N9
dffeas \inst_pulse_1s|counter[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[20] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N10
cycloneive_lcell_comb \inst_pulse_1s|Add0~42 (
// Equation(s):
// \inst_pulse_1s|Add0~42_combout  = (\inst_pulse_1s|counter [21] & (!\inst_pulse_1s|Add0~41 )) # (!\inst_pulse_1s|counter [21] & ((\inst_pulse_1s|Add0~41 ) # (GND)))
// \inst_pulse_1s|Add0~43  = CARRY((!\inst_pulse_1s|Add0~41 ) # (!\inst_pulse_1s|counter [21]))

	.dataa(\inst_pulse_1s|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~41 ),
	.combout(\inst_pulse_1s|Add0~42_combout ),
	.cout(\inst_pulse_1s|Add0~43 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N11
dffeas \inst_pulse_1s|counter[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[21] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N12
cycloneive_lcell_comb \inst_pulse_1s|Add0~44 (
// Equation(s):
// \inst_pulse_1s|Add0~44_combout  = (\inst_pulse_1s|counter [22] & (\inst_pulse_1s|Add0~43  $ (GND))) # (!\inst_pulse_1s|counter [22] & (!\inst_pulse_1s|Add0~43  & VCC))
// \inst_pulse_1s|Add0~45  = CARRY((\inst_pulse_1s|counter [22] & !\inst_pulse_1s|Add0~43 ))

	.dataa(\inst_pulse_1s|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~43 ),
	.combout(\inst_pulse_1s|Add0~44_combout ),
	.cout(\inst_pulse_1s|Add0~45 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~44 .lut_mask = 16'hA50A;
defparam \inst_pulse_1s|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N18
cycloneive_lcell_comb \inst_pulse_1s|counter~0 (
// Equation(s):
// \inst_pulse_1s|counter~0_combout  = (\inst_pulse_1s|Add0~44_combout  & \inst_pulse_1s|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_pulse_1s|Add0~44_combout ),
	.datad(\inst_pulse_1s|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|counter~0 .lut_mask = 16'hF000;
defparam \inst_pulse_1s|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N19
dffeas \inst_pulse_1s|counter[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[22] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N14
cycloneive_lcell_comb \inst_pulse_1s|Add0~46 (
// Equation(s):
// \inst_pulse_1s|Add0~46_combout  = (\inst_pulse_1s|counter [23] & (!\inst_pulse_1s|Add0~45 )) # (!\inst_pulse_1s|counter [23] & ((\inst_pulse_1s|Add0~45 ) # (GND)))
// \inst_pulse_1s|Add0~47  = CARRY((!\inst_pulse_1s|Add0~45 ) # (!\inst_pulse_1s|counter [23]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~45 ),
	.combout(\inst_pulse_1s|Add0~46_combout ),
	.cout(\inst_pulse_1s|Add0~47 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N15
dffeas \inst_pulse_1s|counter[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[23] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N16
cycloneive_lcell_comb \inst_pulse_1s|Add0~48 (
// Equation(s):
// \inst_pulse_1s|Add0~48_combout  = (\inst_pulse_1s|counter [24] & (\inst_pulse_1s|Add0~47  $ (GND))) # (!\inst_pulse_1s|counter [24] & (!\inst_pulse_1s|Add0~47  & VCC))
// \inst_pulse_1s|Add0~49  = CARRY((\inst_pulse_1s|counter [24] & !\inst_pulse_1s|Add0~47 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~47 ),
	.combout(\inst_pulse_1s|Add0~48_combout ),
	.cout(\inst_pulse_1s|Add0~49 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~48 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N17
dffeas \inst_pulse_1s|counter[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[24] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N18
cycloneive_lcell_comb \inst_pulse_1s|Add0~50 (
// Equation(s):
// \inst_pulse_1s|Add0~50_combout  = (\inst_pulse_1s|counter [25] & (!\inst_pulse_1s|Add0~49 )) # (!\inst_pulse_1s|counter [25] & ((\inst_pulse_1s|Add0~49 ) # (GND)))
// \inst_pulse_1s|Add0~51  = CARRY((!\inst_pulse_1s|Add0~49 ) # (!\inst_pulse_1s|counter [25]))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~49 ),
	.combout(\inst_pulse_1s|Add0~50_combout ),
	.cout(\inst_pulse_1s|Add0~51 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst_pulse_1s|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N19
dffeas \inst_pulse_1s|counter[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[25] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N20
cycloneive_lcell_comb \inst_pulse_1s|Add0~52 (
// Equation(s):
// \inst_pulse_1s|Add0~52_combout  = (\inst_pulse_1s|counter [26] & (\inst_pulse_1s|Add0~51  $ (GND))) # (!\inst_pulse_1s|counter [26] & (!\inst_pulse_1s|Add0~51  & VCC))
// \inst_pulse_1s|Add0~53  = CARRY((\inst_pulse_1s|counter [26] & !\inst_pulse_1s|Add0~51 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~51 ),
	.combout(\inst_pulse_1s|Add0~52_combout ),
	.cout(\inst_pulse_1s|Add0~53 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~52 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N21
dffeas \inst_pulse_1s|counter[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[26] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N22
cycloneive_lcell_comb \inst_pulse_1s|Add0~54 (
// Equation(s):
// \inst_pulse_1s|Add0~54_combout  = (\inst_pulse_1s|counter [27] & (!\inst_pulse_1s|Add0~53 )) # (!\inst_pulse_1s|counter [27] & ((\inst_pulse_1s|Add0~53 ) # (GND)))
// \inst_pulse_1s|Add0~55  = CARRY((!\inst_pulse_1s|Add0~53 ) # (!\inst_pulse_1s|counter [27]))

	.dataa(\inst_pulse_1s|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~53 ),
	.combout(\inst_pulse_1s|Add0~54_combout ),
	.cout(\inst_pulse_1s|Add0~55 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N23
dffeas \inst_pulse_1s|counter[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[27] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N24
cycloneive_lcell_comb \inst_pulse_1s|Add0~56 (
// Equation(s):
// \inst_pulse_1s|Add0~56_combout  = (\inst_pulse_1s|counter [28] & (\inst_pulse_1s|Add0~55  $ (GND))) # (!\inst_pulse_1s|counter [28] & (!\inst_pulse_1s|Add0~55  & VCC))
// \inst_pulse_1s|Add0~57  = CARRY((\inst_pulse_1s|counter [28] & !\inst_pulse_1s|Add0~55 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~55 ),
	.combout(\inst_pulse_1s|Add0~56_combout ),
	.cout(\inst_pulse_1s|Add0~57 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~56 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N25
dffeas \inst_pulse_1s|counter[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[28] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N26
cycloneive_lcell_comb \inst_pulse_1s|Add0~58 (
// Equation(s):
// \inst_pulse_1s|Add0~58_combout  = (\inst_pulse_1s|counter [29] & (!\inst_pulse_1s|Add0~57 )) # (!\inst_pulse_1s|counter [29] & ((\inst_pulse_1s|Add0~57 ) # (GND)))
// \inst_pulse_1s|Add0~59  = CARRY((!\inst_pulse_1s|Add0~57 ) # (!\inst_pulse_1s|counter [29]))

	.dataa(\inst_pulse_1s|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~57 ),
	.combout(\inst_pulse_1s|Add0~58_combout ),
	.cout(\inst_pulse_1s|Add0~59 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~58 .lut_mask = 16'h5A5F;
defparam \inst_pulse_1s|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N27
dffeas \inst_pulse_1s|counter[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[29] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N28
cycloneive_lcell_comb \inst_pulse_1s|Add0~60 (
// Equation(s):
// \inst_pulse_1s|Add0~60_combout  = (\inst_pulse_1s|counter [30] & (\inst_pulse_1s|Add0~59  $ (GND))) # (!\inst_pulse_1s|counter [30] & (!\inst_pulse_1s|Add0~59  & VCC))
// \inst_pulse_1s|Add0~61  = CARRY((\inst_pulse_1s|counter [30] & !\inst_pulse_1s|Add0~59 ))

	.dataa(gnd),
	.datab(\inst_pulse_1s|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_pulse_1s|Add0~59 ),
	.combout(\inst_pulse_1s|Add0~60_combout ),
	.cout(\inst_pulse_1s|Add0~61 ));
// synopsys translate_off
defparam \inst_pulse_1s|Add0~60 .lut_mask = 16'hC30C;
defparam \inst_pulse_1s|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N29
dffeas \inst_pulse_1s|counter[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[30] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N30
cycloneive_lcell_comb \inst_pulse_1s|Add0~62 (
// Equation(s):
// \inst_pulse_1s|Add0~62_combout  = \inst_pulse_1s|counter [31] $ (\inst_pulse_1s|Add0~61 )

	.dataa(\inst_pulse_1s|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_pulse_1s|Add0~61 ),
	.combout(\inst_pulse_1s|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Add0~62 .lut_mask = 16'h5A5A;
defparam \inst_pulse_1s|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y19_N31
dffeas \inst_pulse_1s|counter[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|counter[31] .is_wysiwyg = "true";
defparam \inst_pulse_1s|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N14
cycloneive_lcell_comb \inst_pulse_1s|Equal0~0 (
// Equation(s):
// \inst_pulse_1s|Equal0~0_combout  = (!\inst_pulse_1s|counter [29] & (!\inst_pulse_1s|counter [30] & (!\inst_pulse_1s|counter [28] & !\inst_pulse_1s|counter [31])))

	.dataa(\inst_pulse_1s|counter [29]),
	.datab(\inst_pulse_1s|counter [30]),
	.datac(\inst_pulse_1s|counter [28]),
	.datad(\inst_pulse_1s|counter [31]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~0 .lut_mask = 16'h0001;
defparam \inst_pulse_1s|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N0
cycloneive_lcell_comb \inst_pulse_1s|Equal0~1 (
// Equation(s):
// \inst_pulse_1s|Equal0~1_combout  = (!\inst_pulse_1s|counter [25] & (!\inst_pulse_1s|counter [26] & (!\inst_pulse_1s|counter [24] & !\inst_pulse_1s|counter [27])))

	.dataa(\inst_pulse_1s|counter [25]),
	.datab(\inst_pulse_1s|counter [26]),
	.datac(\inst_pulse_1s|counter [24]),
	.datad(\inst_pulse_1s|counter [27]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~1 .lut_mask = 16'h0001;
defparam \inst_pulse_1s|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N8
cycloneive_lcell_comb \inst_pulse_1s|Equal0~2 (
// Equation(s):
// \inst_pulse_1s|Equal0~2_combout  = (!\inst_pulse_1s|counter [23] & (\inst_pulse_1s|counter [22] & (!\inst_pulse_1s|counter [20] & !\inst_pulse_1s|counter [21])))

	.dataa(\inst_pulse_1s|counter [23]),
	.datab(\inst_pulse_1s|counter [22]),
	.datac(\inst_pulse_1s|counter [20]),
	.datad(\inst_pulse_1s|counter [21]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~2 .lut_mask = 16'h0004;
defparam \inst_pulse_1s|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N10
cycloneive_lcell_comb \inst_pulse_1s|Equal0~3 (
// Equation(s):
// \inst_pulse_1s|Equal0~3_combout  = (\inst_pulse_1s|counter [19] & (!\inst_pulse_1s|counter [17] & (!\inst_pulse_1s|counter [16] & \inst_pulse_1s|counter [18])))

	.dataa(\inst_pulse_1s|counter [19]),
	.datab(\inst_pulse_1s|counter [17]),
	.datac(\inst_pulse_1s|counter [16]),
	.datad(\inst_pulse_1s|counter [18]),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~3 .lut_mask = 16'h0200;
defparam \inst_pulse_1s|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N20
cycloneive_lcell_comb \inst_pulse_1s|Equal0~4 (
// Equation(s):
// \inst_pulse_1s|Equal0~4_combout  = (\inst_pulse_1s|Equal0~0_combout  & (\inst_pulse_1s|Equal0~1_combout  & (\inst_pulse_1s|Equal0~2_combout  & \inst_pulse_1s|Equal0~3_combout )))

	.dataa(\inst_pulse_1s|Equal0~0_combout ),
	.datab(\inst_pulse_1s|Equal0~1_combout ),
	.datac(\inst_pulse_1s|Equal0~2_combout ),
	.datad(\inst_pulse_1s|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~4 .lut_mask = 16'h8000;
defparam \inst_pulse_1s|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N24
cycloneive_lcell_comb \inst_pulse_1s|Equal0~10 (
// Equation(s):
// \inst_pulse_1s|Equal0~10_combout  = (((!\inst_pulse_1s|Equal0~4_combout ) # (!\inst_pulse_1s|Equal0~9_combout )) # (!\inst_pulse_1s|Equal0~8_combout )) # (!\inst_pulse_1s|Equal0~7_combout )

	.dataa(\inst_pulse_1s|Equal0~7_combout ),
	.datab(\inst_pulse_1s|Equal0~8_combout ),
	.datac(\inst_pulse_1s|Equal0~9_combout ),
	.datad(\inst_pulse_1s|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_pulse_1s|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_pulse_1s|Equal0~10 .lut_mask = 16'h7FFF;
defparam \inst_pulse_1s|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N25
dffeas \inst_pulse_1s|pulse_1s (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_pulse_1s|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_pulse_1s|pulse_1s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_pulse_1s|pulse_1s .is_wysiwyg = "true";
defparam \inst_pulse_1s|pulse_1s .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y19_N7
dffeas \cnt|inst_cnt_s|sec_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[0] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N8
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~2 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~2_combout  = (\cnt|inst_cnt_s|sec_counter [1] & (!\cnt|inst_cnt_s|Add0~1 )) # (!\cnt|inst_cnt_s|sec_counter [1] & ((\cnt|inst_cnt_s|Add0~1 ) # (GND)))
// \cnt|inst_cnt_s|Add0~3  = CARRY((!\cnt|inst_cnt_s|Add0~1 ) # (!\cnt|inst_cnt_s|sec_counter [1]))

	.dataa(gnd),
	.datab(\cnt|inst_cnt_s|sec_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt|inst_cnt_s|Add0~1 ),
	.combout(\cnt|inst_cnt_s|Add0~2_combout ),
	.cout(\cnt|inst_cnt_s|Add0~3 ));
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~2 .lut_mask = 16'h3C3F;
defparam \cnt|inst_cnt_s|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y19_N9
dffeas \cnt|inst_cnt_s|sec_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[1] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N10
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~4 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~4_combout  = (\cnt|inst_cnt_s|sec_counter [2] & (\cnt|inst_cnt_s|Add0~3  $ (GND))) # (!\cnt|inst_cnt_s|sec_counter [2] & (!\cnt|inst_cnt_s|Add0~3  & VCC))
// \cnt|inst_cnt_s|Add0~5  = CARRY((\cnt|inst_cnt_s|sec_counter [2] & !\cnt|inst_cnt_s|Add0~3 ))

	.dataa(gnd),
	.datab(\cnt|inst_cnt_s|sec_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt|inst_cnt_s|Add0~3 ),
	.combout(\cnt|inst_cnt_s|Add0~4_combout ),
	.cout(\cnt|inst_cnt_s|Add0~5 ));
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~4 .lut_mask = 16'hC30C;
defparam \cnt|inst_cnt_s|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N20
cycloneive_lcell_comb \cnt|inst_cnt_s|sec_counter~0 (
// Equation(s):
// \cnt|inst_cnt_s|sec_counter~0_combout  = (\cnt|inst_cnt_s|Add0~4_combout  & (((!\cnt|inst_cnt_s|sec_counter [1]) # (!\cnt|inst_cnt_s|Equal0~0_combout )) # (!\cnt|inst_cnt_s|sec_counter [0])))

	.dataa(\cnt|inst_cnt_s|sec_counter [0]),
	.datab(\cnt|inst_cnt_s|Equal0~0_combout ),
	.datac(\cnt|inst_cnt_s|sec_counter [1]),
	.datad(\cnt|inst_cnt_s|Add0~4_combout ),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|sec_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter~0 .lut_mask = 16'h7F00;
defparam \cnt|inst_cnt_s|sec_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N21
dffeas \cnt|inst_cnt_s|sec_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|sec_counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[2] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N12
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~6 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~6_combout  = (\cnt|inst_cnt_s|sec_counter [3] & (!\cnt|inst_cnt_s|Add0~5 )) # (!\cnt|inst_cnt_s|sec_counter [3] & ((\cnt|inst_cnt_s|Add0~5 ) # (GND)))
// \cnt|inst_cnt_s|Add0~7  = CARRY((!\cnt|inst_cnt_s|Add0~5 ) # (!\cnt|inst_cnt_s|sec_counter [3]))

	.dataa(gnd),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt|inst_cnt_s|Add0~5 ),
	.combout(\cnt|inst_cnt_s|Add0~6_combout ),
	.cout(\cnt|inst_cnt_s|Add0~7 ));
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~6 .lut_mask = 16'h3C3F;
defparam \cnt|inst_cnt_s|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N14
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~8 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~8_combout  = (\cnt|inst_cnt_s|sec_counter [4] & (\cnt|inst_cnt_s|Add0~7  $ (GND))) # (!\cnt|inst_cnt_s|sec_counter [4] & (!\cnt|inst_cnt_s|Add0~7  & VCC))
// \cnt|inst_cnt_s|Add0~9  = CARRY((\cnt|inst_cnt_s|sec_counter [4] & !\cnt|inst_cnt_s|Add0~7 ))

	.dataa(\cnt|inst_cnt_s|sec_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt|inst_cnt_s|Add0~7 ),
	.combout(\cnt|inst_cnt_s|Add0~8_combout ),
	.cout(\cnt|inst_cnt_s|Add0~9 ));
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~8 .lut_mask = 16'hA50A;
defparam \cnt|inst_cnt_s|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N26
cycloneive_lcell_comb \cnt|inst_cnt_s|sec_counter~1 (
// Equation(s):
// \cnt|inst_cnt_s|sec_counter~1_combout  = (\cnt|inst_cnt_s|Add0~8_combout  & (((!\cnt|inst_cnt_s|Equal0~0_combout ) # (!\cnt|inst_cnt_s|sec_counter [1])) # (!\cnt|inst_cnt_s|sec_counter [0])))

	.dataa(\cnt|inst_cnt_s|sec_counter [0]),
	.datab(\cnt|inst_cnt_s|sec_counter [1]),
	.datac(\cnt|inst_cnt_s|Add0~8_combout ),
	.datad(\cnt|inst_cnt_s|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|sec_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter~1 .lut_mask = 16'h70F0;
defparam \cnt|inst_cnt_s|sec_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N27
dffeas \cnt|inst_cnt_s|sec_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|sec_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[4] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N16
cycloneive_lcell_comb \cnt|inst_cnt_s|Add0~10 (
// Equation(s):
// \cnt|inst_cnt_s|Add0~10_combout  = \cnt|inst_cnt_s|sec_counter [5] $ (\cnt|inst_cnt_s|Add0~9 )

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt|inst_cnt_s|Add0~9 ),
	.combout(\cnt|inst_cnt_s|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|Add0~10 .lut_mask = 16'h5A5A;
defparam \cnt|inst_cnt_s|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N30
cycloneive_lcell_comb \cnt|inst_cnt_s|sec_counter~3 (
// Equation(s):
// \cnt|inst_cnt_s|sec_counter~3_combout  = (\cnt|inst_cnt_s|Add0~10_combout  & (((!\cnt|inst_cnt_s|sec_counter [1]) # (!\cnt|inst_cnt_s|Equal0~0_combout )) # (!\cnt|inst_cnt_s|sec_counter [0])))

	.dataa(\cnt|inst_cnt_s|sec_counter [0]),
	.datab(\cnt|inst_cnt_s|Equal0~0_combout ),
	.datac(\cnt|inst_cnt_s|sec_counter [1]),
	.datad(\cnt|inst_cnt_s|Add0~10_combout ),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|sec_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter~3 .lut_mask = 16'h7F00;
defparam \cnt|inst_cnt_s|sec_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N31
dffeas \cnt|inst_cnt_s|sec_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|sec_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[5] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N2
cycloneive_lcell_comb \cnt|inst_cnt_s|Equal0~0 (
// Equation(s):
// \cnt|inst_cnt_s|Equal0~0_combout  = (\cnt|inst_cnt_s|sec_counter [5] & (\cnt|inst_cnt_s|sec_counter [3] & (\cnt|inst_cnt_s|sec_counter [4] & !\cnt|inst_cnt_s|sec_counter [2])))

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|Equal0~0 .lut_mask = 16'h0080;
defparam \cnt|inst_cnt_s|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N0
cycloneive_lcell_comb \cnt|inst_cnt_s|sec_counter~2 (
// Equation(s):
// \cnt|inst_cnt_s|sec_counter~2_combout  = (\cnt|inst_cnt_s|Add0~6_combout  & (((!\cnt|inst_cnt_s|sec_counter [1]) # (!\cnt|inst_cnt_s|Equal0~0_combout )) # (!\cnt|inst_cnt_s|sec_counter [0])))

	.dataa(\cnt|inst_cnt_s|sec_counter [0]),
	.datab(\cnt|inst_cnt_s|Equal0~0_combout ),
	.datac(\cnt|inst_cnt_s|sec_counter [1]),
	.datad(\cnt|inst_cnt_s|Add0~6_combout ),
	.cin(gnd),
	.combout(\cnt|inst_cnt_s|sec_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter~2 .lut_mask = 16'h7F00;
defparam \cnt|inst_cnt_s|sec_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N1
dffeas \cnt|inst_cnt_s|sec_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt|inst_cnt_s|sec_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_pulse_1s|pulse_1s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt|inst_cnt_s|sec_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt|inst_cnt_s|sec_counter[3] .is_wysiwyg = "true";
defparam \cnt|inst_cnt_s|sec_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N12
cycloneive_lcell_comb \display|inst3|out[0]~0 (
// Equation(s):
// \display|inst3|out[0]~0_combout  = (\cnt|inst_cnt_s|sec_counter [5] & (!\cnt|inst_cnt_s|sec_counter [3] & (!\cnt|inst_cnt_s|sec_counter [4]))) # (!\cnt|inst_cnt_s|sec_counter [5] & (\cnt|inst_cnt_s|sec_counter [4] & ((\cnt|inst_cnt_s|sec_counter [3]) # 
// (\cnt|inst_cnt_s|sec_counter [2]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\display|inst3|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[0]~0 .lut_mask = 16'h3424;
defparam \display|inst3|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \display|inst3|out[0]~1 (
// Equation(s):
// \display|inst3|out[0]~1_combout  = (\display_switch~input_o ) # (\display|inst3|out[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\display_switch~input_o ),
	.datad(\display|inst3|out[0]~0_combout ),
	.cin(gnd),
	.combout(\display|inst3|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[0]~1 .lut_mask = 16'hFFF0;
defparam \display|inst3|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N28
cycloneive_lcell_comb \display|inst3|out[2]~2 (
// Equation(s):
// \display|inst3|out[2]~2_combout  = (\cnt|inst_cnt_s|sec_counter [5] & ((\cnt|inst_cnt_s|sec_counter [3] & ((!\cnt|inst_cnt_s|sec_counter [2]) # (!\cnt|inst_cnt_s|sec_counter [4]))) # (!\cnt|inst_cnt_s|sec_counter [3] & (\cnt|inst_cnt_s|sec_counter [4]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\display|inst3|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[2]~2 .lut_mask = 16'h28A8;
defparam \display|inst3|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N4
cycloneive_lcell_comb \display|inst3|out[2]~3 (
// Equation(s):
// \display|inst3|out[2]~3_combout  = (\display|inst3|out[2]~2_combout ) # (\display_switch~input_o )

	.dataa(gnd),
	.datab(\display|inst3|out[2]~2_combout ),
	.datac(gnd),
	.datad(\display_switch~input_o ),
	.cin(gnd),
	.combout(\display|inst3|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[2]~3 .lut_mask = 16'hFFCC;
defparam \display|inst3|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N22
cycloneive_lcell_comb \inst_display_switch|FPGA_led_56[4]~0 (
// Equation(s):
// \inst_display_switch|FPGA_led_56[4]~0_combout  = (\cnt|inst_cnt_s|sec_counter [5] & ((\cnt|inst_cnt_s|sec_counter [3] & (\cnt|inst_cnt_s|sec_counter [4] & \cnt|inst_cnt_s|sec_counter [2])) # (!\cnt|inst_cnt_s|sec_counter [3] & 
// (!\cnt|inst_cnt_s|sec_counter [4])))) # (!\cnt|inst_cnt_s|sec_counter [5] & (\cnt|inst_cnt_s|sec_counter [4] & ((\cnt|inst_cnt_s|sec_counter [3]) # (\cnt|inst_cnt_s|sec_counter [2]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\inst_display_switch|FPGA_led_56[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_display_switch|FPGA_led_56[4]~0 .lut_mask = 16'hD242;
defparam \inst_display_switch|FPGA_led_56[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N24
cycloneive_lcell_comb \inst_display_switch|FPGA_led_56[4]~1 (
// Equation(s):
// \inst_display_switch|FPGA_led_56[4]~1_combout  = (\inst_display_switch|FPGA_led_56[4]~0_combout ) # (\display_switch~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_display_switch|FPGA_led_56[4]~0_combout ),
	.datad(\display_switch~input_o ),
	.cin(gnd),
	.combout(\inst_display_switch|FPGA_led_56[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_display_switch|FPGA_led_56[4]~1 .lut_mask = 16'hFFF0;
defparam \inst_display_switch|FPGA_led_56[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N18
cycloneive_lcell_comb \display|inst3|out[5]~4 (
// Equation(s):
// \display|inst3|out[5]~4_combout  = (\inst_display_switch|FPGA_led_56[4]~1_combout ) # ((\cnt|inst_cnt_s|sec_counter [5] & ((\cnt|inst_cnt_s|sec_counter [3]) # (\cnt|inst_cnt_s|sec_counter [4]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\inst_display_switch|FPGA_led_56[4]~1_combout ),
	.cin(gnd),
	.combout(\display|inst3|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[5]~4 .lut_mask = 16'hFFA8;
defparam \display|inst3|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N4
cycloneive_lcell_comb \display|inst3|out[6]~5 (
// Equation(s):
// \display|inst3|out[6]~5_combout  = ((\display_switch~input_o ) # ((!\cnt|inst_cnt_s|sec_counter [3] & !\cnt|inst_cnt_s|sec_counter [4]))) # (!\cnt|inst_cnt_s|sec_counter [5])

	.dataa(\cnt|inst_cnt_s|sec_counter [5]),
	.datab(\cnt|inst_cnt_s|sec_counter [3]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\display_switch~input_o ),
	.cin(gnd),
	.combout(\display|inst3|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst3|out[6]~5 .lut_mask = 16'hFF57;
defparam \display|inst3|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N22
cycloneive_lcell_comb \display|inst2|out~1 (
// Equation(s):
// \display|inst2|out~1_combout  = (\cnt|inst_cnt_s|sec_counter [3] & (\cnt|inst_cnt_s|sec_counter [5] & (\cnt|inst_cnt_s|sec_counter [4] $ (!\cnt|inst_cnt_s|sec_counter [2])))) # (!\cnt|inst_cnt_s|sec_counter [3] & (!\cnt|inst_cnt_s|sec_counter [5] & 
// (\cnt|inst_cnt_s|sec_counter [4] $ (!\cnt|inst_cnt_s|sec_counter [2]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\display|inst2|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out~1 .lut_mask = 16'h9009;
defparam \display|inst2|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N24
cycloneive_lcell_comb \display|inst2|out~0 (
// Equation(s):
// \display|inst2|out~0_combout  = (\cnt|inst_cnt_s|sec_counter [3] & ((\cnt|inst_cnt_s|sec_counter [5]) # (\cnt|inst_cnt_s|sec_counter [4] $ (\cnt|inst_cnt_s|sec_counter [2])))) # (!\cnt|inst_cnt_s|sec_counter [3] & (((\cnt|inst_cnt_s|sec_counter [2]) # 
// (!\cnt|inst_cnt_s|sec_counter [4])) # (!\cnt|inst_cnt_s|sec_counter [5])))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\display|inst2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out~0 .lut_mask = 16'hDFBD;
defparam \display|inst2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \display|inst2|out[0]~2 (
// Equation(s):
// \display|inst2|out[0]~2_combout  = (!\display_switch~input_o  & ((\cnt|inst_cnt_s|sec_counter [1] & (!\display|inst2|out~1_combout )) # (!\cnt|inst_cnt_s|sec_counter [1] & ((\display|inst2|out~0_combout )))))

	.dataa(\display|inst2|out~1_combout ),
	.datab(\display|inst2|out~0_combout ),
	.datac(\display_switch~input_o ),
	.datad(\cnt|inst_cnt_s|sec_counter [1]),
	.cin(gnd),
	.combout(\display|inst2|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[0]~2 .lut_mask = 16'h050C;
defparam \display|inst2|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N18
cycloneive_lcell_comb \inst_display_switch|FPGA_led_56[2]~2 (
// Equation(s):
// \inst_display_switch|FPGA_led_56[2]~2_combout  = (\cnt|inst_cnt_s|sec_counter [3] & (!\cnt|inst_cnt_s|sec_counter [5] & ((\cnt|inst_cnt_s|sec_counter [2]) # (!\cnt|inst_cnt_s|sec_counter [4])))) # (!\cnt|inst_cnt_s|sec_counter [3] & 
// (\cnt|inst_cnt_s|sec_counter [5] & ((\cnt|inst_cnt_s|sec_counter [4]) # (!\cnt|inst_cnt_s|sec_counter [2]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\inst_display_switch|FPGA_led_56[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_display_switch|FPGA_led_56[2]~2 .lut_mask = 16'h6246;
defparam \inst_display_switch|FPGA_led_56[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N28
cycloneive_lcell_comb \inst_display_switch|FPGA_led_56[1]~3 (
// Equation(s):
// \inst_display_switch|FPGA_led_56[1]~3_combout  = (\cnt|inst_cnt_s|sec_counter [4] & ((\cnt|inst_cnt_s|sec_counter [3] & ((\cnt|inst_cnt_s|sec_counter [5]) # (\cnt|inst_cnt_s|sec_counter [2]))) # (!\cnt|inst_cnt_s|sec_counter [3] & 
// ((!\cnt|inst_cnt_s|sec_counter [2]) # (!\cnt|inst_cnt_s|sec_counter [5]))))) # (!\cnt|inst_cnt_s|sec_counter [4] & (\cnt|inst_cnt_s|sec_counter [2] $ (((\cnt|inst_cnt_s|sec_counter [3]) # (!\cnt|inst_cnt_s|sec_counter [5])))))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\inst_display_switch|FPGA_led_56[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_display_switch|FPGA_led_56[1]~3 .lut_mask = 16'hB4DB;
defparam \inst_display_switch|FPGA_led_56[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N14
cycloneive_lcell_comb \display|inst2|out[1] (
// Equation(s):
// \display|inst2|out [1] = (\display_switch~input_o ) # ((\inst_display_switch|FPGA_led_56[2]~2_combout  & (\cnt|inst_cnt_s|sec_counter [1] $ (!\inst_display_switch|FPGA_led_56[1]~3_combout ))))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(\inst_display_switch|FPGA_led_56[2]~2_combout ),
	.datac(\display_switch~input_o ),
	.datad(\inst_display_switch|FPGA_led_56[1]~3_combout ),
	.cin(gnd),
	.combout(\display|inst2|out [1]),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[1] .lut_mask = 16'hF8F4;
defparam \display|inst2|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N4
cycloneive_lcell_comb \display|inst2|out[2] (
// Equation(s):
// \display|inst2|out [2] = (\display_switch~input_o ) # ((!\cnt|inst_cnt_s|sec_counter [1] & (!\inst_display_switch|FPGA_led_56[2]~2_combout  & !\inst_display_switch|FPGA_led_56[1]~3_combout )))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(\inst_display_switch|FPGA_led_56[2]~2_combout ),
	.datac(\display_switch~input_o ),
	.datad(\inst_display_switch|FPGA_led_56[1]~3_combout ),
	.cin(gnd),
	.combout(\display|inst2|out [2]),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[2] .lut_mask = 16'hF0F1;
defparam \display|inst2|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N6
cycloneive_lcell_comb \display|inst2|out~3 (
// Equation(s):
// \display|inst2|out~3_combout  = (!\display_switch~input_o  & (((\inst_display_switch|FPGA_led_56[1]~3_combout ) # (!\inst_display_switch|FPGA_led_56[2]~2_combout )) # (!\cnt|inst_cnt_s|sec_counter [1])))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(\inst_display_switch|FPGA_led_56[2]~2_combout ),
	.datac(\display_switch~input_o ),
	.datad(\inst_display_switch|FPGA_led_56[1]~3_combout ),
	.cin(gnd),
	.combout(\display|inst2|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out~3 .lut_mask = 16'h0F07;
defparam \display|inst2|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N8
cycloneive_lcell_comb \display|inst2|out[3] (
// Equation(s):
// \display|inst2|out [3] = (!\display|inst2|out[0]~2_combout ) # (!\display|inst2|out~3_combout )

	.dataa(\display|inst2|out~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\display|inst2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\display|inst2|out [3]),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[3] .lut_mask = 16'h55FF;
defparam \display|inst2|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N30
cycloneive_lcell_comb \display|inst2|out[4] (
// Equation(s):
// \display|inst2|out [4] = (\cnt|inst_cnt_s|sec_counter [1]) # ((\display_switch~input_o ) # (!\display|inst2|out~0_combout ))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(gnd),
	.datac(\display_switch~input_o ),
	.datad(\display|inst2|out~0_combout ),
	.cin(gnd),
	.combout(\display|inst2|out [4]),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[4] .lut_mask = 16'hFAFF;
defparam \display|inst2|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N16
cycloneive_lcell_comb \display|inst2|out[5]~4 (
// Equation(s):
// \display|inst2|out[5]~4_combout  = (\display_switch~input_o ) # ((!\inst_display_switch|FPGA_led_56[1]~3_combout  & ((\cnt|inst_cnt_s|sec_counter [1]) # (!\inst_display_switch|FPGA_led_56[2]~2_combout ))))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(\inst_display_switch|FPGA_led_56[2]~2_combout ),
	.datac(\display_switch~input_o ),
	.datad(\inst_display_switch|FPGA_led_56[1]~3_combout ),
	.cin(gnd),
	.combout(\display|inst2|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[5]~4 .lut_mask = 16'hF0FB;
defparam \display|inst2|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N10
cycloneive_lcell_comb \display|inst2|out~5 (
// Equation(s):
// \display|inst2|out~5_combout  = (\cnt|inst_cnt_s|sec_counter [3] & (\cnt|inst_cnt_s|sec_counter [5] $ (((\cnt|inst_cnt_s|sec_counter [4] & !\cnt|inst_cnt_s|sec_counter [2]))))) # (!\cnt|inst_cnt_s|sec_counter [3] & (!\cnt|inst_cnt_s|sec_counter [5] & 
// ((\cnt|inst_cnt_s|sec_counter [2]) # (!\cnt|inst_cnt_s|sec_counter [4]))))

	.dataa(\cnt|inst_cnt_s|sec_counter [3]),
	.datab(\cnt|inst_cnt_s|sec_counter [5]),
	.datac(\cnt|inst_cnt_s|sec_counter [4]),
	.datad(\cnt|inst_cnt_s|sec_counter [2]),
	.cin(gnd),
	.combout(\display|inst2|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out~5 .lut_mask = 16'h9929;
defparam \display|inst2|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \display|inst2|out[5]~6 (
// Equation(s):
// \display|inst2|out[5]~6_combout  = (\display|inst2|out[5]~4_combout ) # ((\display|inst2|out~5_combout  & ((\cnt|inst_cnt_s|sec_counter [1]) # (\display_switch~input_o ))))

	.dataa(\cnt|inst_cnt_s|sec_counter [1]),
	.datab(\display|inst2|out[5]~4_combout ),
	.datac(\display_switch~input_o ),
	.datad(\display|inst2|out~5_combout ),
	.cin(gnd),
	.combout(\display|inst2|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[5]~6 .lut_mask = 16'hFECC;
defparam \display|inst2|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N26
cycloneive_lcell_comb \display|inst2|out[6] (
// Equation(s):
// \display|inst2|out [6] = ((\display_switch~input_o ) # (\display|inst2|out~1_combout )) # (!\display|inst2|out~3_combout )

	.dataa(\display|inst2|out~3_combout ),
	.datab(\display_switch~input_o ),
	.datac(\display|inst2|out~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|inst2|out [6]),
	.cout());
// synopsys translate_off
defparam \display|inst2|out[6] .lut_mask = 16'hFDFD;
defparam \display|inst2|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \increase_signal[0]~input (
	.i(increase_signal[0]),
	.ibar(gnd),
	.o(\increase_signal[0]~input_o ));
// synopsys translate_off
defparam \increase_signal[0]~input .bus_hold = "false";
defparam \increase_signal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \increase_signal[1]~input (
	.i(increase_signal[1]),
	.ibar(gnd),
	.o(\increase_signal[1]~input_o ));
// synopsys translate_off
defparam \increase_signal[1]~input .bus_hold = "false";
defparam \increase_signal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \increase_signal[2]~input (
	.i(increase_signal[2]),
	.ibar(gnd),
	.o(\increase_signal[2]~input_o ));
// synopsys translate_off
defparam \increase_signal[2]~input .bus_hold = "false";
defparam \increase_signal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \increase_signal[3]~input (
	.i(increase_signal[3]),
	.ibar(gnd),
	.o(\increase_signal[3]~input_o ));
// synopsys translate_off
defparam \increase_signal[3]~input .bus_hold = "false";
defparam \increase_signal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \increase_signal[4]~input (
	.i(increase_signal[4]),
	.ibar(gnd),
	.o(\increase_signal[4]~input_o ));
// synopsys translate_off
defparam \increase_signal[4]~input .bus_hold = "false";
defparam \increase_signal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \increase_signal[5]~input (
	.i(increase_signal[5]),
	.ibar(gnd),
	.o(\increase_signal[5]~input_o ));
// synopsys translate_off
defparam \increase_signal[5]~input .bus_hold = "false";
defparam \increase_signal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \decrease_signal[0]~input (
	.i(decrease_signal[0]),
	.ibar(gnd),
	.o(\decrease_signal[0]~input_o ));
// synopsys translate_off
defparam \decrease_signal[0]~input .bus_hold = "false";
defparam \decrease_signal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \decrease_signal[1]~input (
	.i(decrease_signal[1]),
	.ibar(gnd),
	.o(\decrease_signal[1]~input_o ));
// synopsys translate_off
defparam \decrease_signal[1]~input .bus_hold = "false";
defparam \decrease_signal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N22
cycloneive_io_ibuf \decrease_signal[2]~input (
	.i(decrease_signal[2]),
	.ibar(gnd),
	.o(\decrease_signal[2]~input_o ));
// synopsys translate_off
defparam \decrease_signal[2]~input .bus_hold = "false";
defparam \decrease_signal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \decrease_signal[3]~input (
	.i(decrease_signal[3]),
	.ibar(gnd),
	.o(\decrease_signal[3]~input_o ));
// synopsys translate_off
defparam \decrease_signal[3]~input .bus_hold = "false";
defparam \decrease_signal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \decrease_signal[4]~input (
	.i(decrease_signal[4]),
	.ibar(gnd),
	.o(\decrease_signal[4]~input_o ));
// synopsys translate_off
defparam \decrease_signal[4]~input .bus_hold = "false";
defparam \decrease_signal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \decrease_signal[5]~input (
	.i(decrease_signal[5]),
	.ibar(gnd),
	.o(\decrease_signal[5]~input_o ));
// synopsys translate_off
defparam \decrease_signal[5]~input .bus_hold = "false";
defparam \decrease_signal[5]~input .simulate_z_as = "z";
// synopsys translate_on

assign FPGA_led_1[0] = \FPGA_led_1[0]~output_o ;

assign FPGA_led_1[1] = \FPGA_led_1[1]~output_o ;

assign FPGA_led_1[2] = \FPGA_led_1[2]~output_o ;

assign FPGA_led_1[3] = \FPGA_led_1[3]~output_o ;

assign FPGA_led_1[4] = \FPGA_led_1[4]~output_o ;

assign FPGA_led_1[5] = \FPGA_led_1[5]~output_o ;

assign FPGA_led_1[6] = \FPGA_led_1[6]~output_o ;

assign FPGA_led_2[0] = \FPGA_led_2[0]~output_o ;

assign FPGA_led_2[1] = \FPGA_led_2[1]~output_o ;

assign FPGA_led_2[2] = \FPGA_led_2[2]~output_o ;

assign FPGA_led_2[3] = \FPGA_led_2[3]~output_o ;

assign FPGA_led_2[4] = \FPGA_led_2[4]~output_o ;

assign FPGA_led_2[5] = \FPGA_led_2[5]~output_o ;

assign FPGA_led_2[6] = \FPGA_led_2[6]~output_o ;

assign FPGA_led_3[0] = \FPGA_led_3[0]~output_o ;

assign FPGA_led_3[1] = \FPGA_led_3[1]~output_o ;

assign FPGA_led_3[2] = \FPGA_led_3[2]~output_o ;

assign FPGA_led_3[3] = \FPGA_led_3[3]~output_o ;

assign FPGA_led_3[4] = \FPGA_led_3[4]~output_o ;

assign FPGA_led_3[5] = \FPGA_led_3[5]~output_o ;

assign FPGA_led_3[6] = \FPGA_led_3[6]~output_o ;

assign FPGA_led_4[0] = \FPGA_led_4[0]~output_o ;

assign FPGA_led_4[1] = \FPGA_led_4[1]~output_o ;

assign FPGA_led_4[2] = \FPGA_led_4[2]~output_o ;

assign FPGA_led_4[3] = \FPGA_led_4[3]~output_o ;

assign FPGA_led_4[4] = \FPGA_led_4[4]~output_o ;

assign FPGA_led_4[5] = \FPGA_led_4[5]~output_o ;

assign FPGA_led_4[6] = \FPGA_led_4[6]~output_o ;

assign FPGA_led_5[0] = \FPGA_led_5[0]~output_o ;

assign FPGA_led_5[1] = \FPGA_led_5[1]~output_o ;

assign FPGA_led_5[2] = \FPGA_led_5[2]~output_o ;

assign FPGA_led_5[3] = \FPGA_led_5[3]~output_o ;

assign FPGA_led_5[4] = \FPGA_led_5[4]~output_o ;

assign FPGA_led_5[5] = \FPGA_led_5[5]~output_o ;

assign FPGA_led_5[6] = \FPGA_led_5[6]~output_o ;

assign FPGA_led_6[0] = \FPGA_led_6[0]~output_o ;

assign FPGA_led_6[1] = \FPGA_led_6[1]~output_o ;

assign FPGA_led_6[2] = \FPGA_led_6[2]~output_o ;

assign FPGA_led_6[3] = \FPGA_led_6[3]~output_o ;

assign FPGA_led_6[4] = \FPGA_led_6[4]~output_o ;

assign FPGA_led_6[5] = \FPGA_led_6[5]~output_o ;

assign FPGA_led_6[6] = \FPGA_led_6[6]~output_o ;

assign FPGA_led_7[0] = \FPGA_led_7[0]~output_o ;

assign FPGA_led_7[1] = \FPGA_led_7[1]~output_o ;

assign FPGA_led_7[2] = \FPGA_led_7[2]~output_o ;

assign FPGA_led_7[3] = \FPGA_led_7[3]~output_o ;

assign FPGA_led_7[4] = \FPGA_led_7[4]~output_o ;

assign FPGA_led_7[5] = \FPGA_led_7[5]~output_o ;

assign FPGA_led_7[6] = \FPGA_led_7[6]~output_o ;

assign FPGA_led_8[0] = \FPGA_led_8[0]~output_o ;

assign FPGA_led_8[1] = \FPGA_led_8[1]~output_o ;

assign FPGA_led_8[2] = \FPGA_led_8[2]~output_o ;

assign FPGA_led_8[3] = \FPGA_led_8[3]~output_o ;

assign FPGA_led_8[4] = \FPGA_led_8[4]~output_o ;

assign FPGA_led_8[5] = \FPGA_led_8[5]~output_o ;

assign FPGA_led_8[6] = \FPGA_led_8[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
