EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# nescartheader
#
DEF nescartheader U 0 40 Y Y 1 F N
F0 "U" 950 400 60 H V C CNN
F1 "nescartheader" 50 400 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
X GND 1 -2750 950 100 D 50 50 1 1 w
X CPU_A11 2 -2650 950 100 D 50 50 1 1 B
X CPU_A10 3 -2550 950 100 D 50 50 1 1 B
X CPU_A9 4 -2450 950 100 D 50 50 1 1 B
X CPU_A8 5 -2350 950 100 D 50 50 1 1 B
X CPU_A7 6 -2250 950 100 D 50 50 1 1 B
X CPU_A6 7 -2150 950 100 D 50 50 1 1 B
X CPU_A5 8 -2050 950 100 D 50 50 1 1 B
X CPU_A4 9 -1950 950 100 D 50 50 1 1 B
X CPU_A3 10 -1850 950 100 D 50 50 1 1 B
X EXP_4 20 -850 950 100 D 50 50 1 1 B
X PPU_D0 30 150 950 100 D 50 50 1 1 B
X CPU_A13 40 -2450 -150 100 U 50 50 1 1 B
X /ROMSEL 50 -1450 -150 100 U 50 50 1 1 B
X PPU_A8 60 -450 -150 100 U 50 50 1 1 B
X /CIC_RST 70 550 -150 100 U 50 50 1 1 B
X CPU_A2 11 -1750 950 100 D 50 50 1 1 B
X /PPU_RD 21 -750 950 100 D 50 50 1 1 B
X PPU_D1 31 250 950 100 D 50 50 1 1 B
X CPU_A14 41 -2350 -150 100 U 50 50 1 1 B
X EXP_9 51 -1350 -150 100 U 50 50 1 1 B
X PPU_A9 61 -350 -150 100 U 50 50 1 1 B
X CIC_CLK 71 650 -150 100 U 50 50 1 1 B
X CPU_A1 12 -1650 950 100 D 50 50 1 1 B
X CIRAM_A10 22 -650 950 100 D 50 50 1 1 B
X PPU_D2 32 350 950 100 D 50 50 1 1 B
X CPU_D7 42 -2250 -150 100 U 50 50 1 1 B
X EXP_8 52 -1250 -150 100 U 50 50 1 1 B
X PPU_A11 62 -250 -150 100 U 50 50 1 1 B
X GND 72 750 -150 100 U 50 50 1 1 B
X CPU_A0 13 -1550 950 100 D 50 50 1 1 B
X PPU_A6 23 -550 950 100 D 50 50 1 1 B
X PPU_D3 33 450 950 100 D 50 50 1 1 B
X CPU_D6 43 -2150 -150 100 U 50 50 1 1 B
X EXP_7 53 -1150 -150 100 U 50 50 1 1 B
X PPU_A10 63 -150 -150 100 U 50 50 1 1 B
X CPU_R/W 14 -1450 950 100 D 50 50 1 1 B
X PPU_A5 24 -450 950 100 D 50 50 1 1 B
X CIC_toPak 34 550 950 100 D 50 50 1 1 B
X CPU_D5 44 -2050 -150 100 U 50 50 1 1 B
X EXP_6 54 -1050 -150 100 U 50 50 1 1 B
X PPU_A12 64 -50 -150 100 U 50 50 1 1 B
X /IRQ 15 -1350 950 100 D 50 50 1 1 B
X PPU_A4 25 -350 950 100 D 50 50 1 1 B
X CIC_toMB 35 650 950 100 D 50 50 1 1 B
X CPU_D4 45 -1950 -150 100 U 50 50 1 1 B
X EXP_5 55 -950 -150 100 U 50 50 1 1 B
X PPU_A13 65 50 -150 100 U 50 50 1 1 B
X EXP_0 16 -1250 950 100 D 50 50 1 1 B
X PPU_A3 26 -250 950 100 D 50 50 1 1 B
X +5v 36 750 950 100 D 50 50 1 1 B
X CPU_D3 46 -1850 -150 100 U 50 50 1 1 B
X /PPU_WR 56 -850 -150 100 U 50 50 1 1 B
X PPU_D7 66 150 -150 100 U 50 50 1 1 B
X EXP_1 17 -1150 950 100 D 50 50 1 1 B
X PPU_A2 27 -150 950 100 D 50 50 1 1 B
X SYS_CLK 37 -2750 -150 100 U 50 50 1 1 B
X CPU_D2 47 -1750 -150 100 U 50 50 1 1 B
X /CIRAM_CE 57 -750 -150 100 U 50 50 1 1 B
X PPU_D6 67 250 -150 100 U 50 50 1 1 B
X EXP_2 18 -1050 950 100 D 50 50 1 1 B
X PPU_A1 28 -50 950 100 D 50 50 1 1 B
X M2 38 -2650 -150 100 U 50 50 1 1 B
X CPU_D1 48 -1650 -150 100 U 50 50 1 1 B
X /PPU_A13 58 -650 -150 100 U 50 50 1 1 B
X PPU_D5 68 350 -150 100 U 50 50 1 1 B
X EXP_3 19 -950 950 100 D 50 50 1 1 B
X PPU_A0 29 50 950 100 D 50 50 1 1 B
X CPU_A12 39 -2550 -150 100 U 50 50 1 1 B
X CPU_D0 49 -1550 -150 100 U 50 50 1 1 B
X PPU_A7 59 -550 -150 100 U 50 50 1 1 B
X PPU_D4 69 450 -150 100 U 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
