

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'
================================================================
* Date:           Mon Apr 28 20:13:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.557 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       53|  60.000 ns|  1.590 us|    2|   53|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                                      |                                                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                       Instance                                       |                                   Module                                  |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131                      |shift_line_buffer_array_ap_uint_8_1u_config2_s                             |        0|        0|      0 ns|      0 ns|    1|    1|                                        yes|
        |grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195  |dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s  |       50|       51|  1.500 us|  1.530 us|   50|   50|  loop rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    443|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   1|    787|   1296|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     66|    -|
|Register         |        -|   -|    334|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|   1121|   1805|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|      2|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                       Instance                                       |                                   Module                                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195  |dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s  |        1|   1|  530|  988|    0|
    |call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131                      |shift_line_buffer_array_ap_uint_8_1u_config2_s                             |        0|   0|  257|  308|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                 |                                                                           |        1|   1|  787| 1296|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_342_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_389_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_419_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln318_fu_366_p2              |         +|   0|  0|  39|          32|          32|
    |and_ln284_1_fu_319_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_313_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_210                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_275_p2           |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln284_2_fu_291_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_3_fu_307_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_fu_257_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln303_fu_347_p2             |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln307_fu_394_p2             |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln313_fu_406_p2             |      icmp|   0|  0|  39|          32|           3|
    |select_ln313_fu_411_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln318_fu_359_p3           |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 443|         357|         102|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_phi_mux_storemerge_phi_fu_124_p4  |  13|          3|   32|         96|
    |layer2_out_blk_n                     |   9|          2|    1|          2|
    |pX                                   |   9|          2|   32|         64|
    |pY                                   |   9|          2|   32|         64|
    |sX                                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         15|  130|        294|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                               | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_1_reg_454                                                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                          |   3|   0|    3|          0|
    |grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_reg_440                                                                                 |   1|   0|    1|          0|
    |pX                                                                                                 |  32|   0|   32|          0|
    |pY                                                                                                 |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed                  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10               |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11               |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12               |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13               |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14               |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8                |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9                |   8|   0|    8|          0|
    |sX                                                                                                 |  32|   0|   32|          0|
    |sY                                                                                                 |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig                          |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8                        |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                        |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                              | 334|   0|  334|          0|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    8|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|   40|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_elem_0_0_0_0_0_val"   --->   Operation 4 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (6.46ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_uint<8>, 1u>, config2>, i8 %in_elem_0_0_0_0_0_val_read, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 5 'call' 'call_ln281' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 7 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.70ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 8 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 9 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 10 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.70ns)   --->   "%icmp_ln284_1 = icmp_eq  i32 %sY_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'icmp' 'icmp_ln284_1' <Predicate = (icmp_ln284)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'partselect' 'tmp_58' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.63ns)   --->   "%icmp_ln284_2 = icmp_sgt  i30 %tmp_58, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'icmp' 'icmp_ln284_2' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'partselect' 'tmp_59' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.63ns)   --->   "%icmp_ln284_3 = icmp_sgt  i30 %tmp_59, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'icmp' 'icmp_ln284_3' <Predicate = (icmp_ln284)> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%and_ln284 = and i1 %icmp_ln284_2, i1 %icmp_ln284_3" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %and_ln284, i1 %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'and' 'and_ln284_1' <Predicate = (icmp_ln284)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%tmp = call i40 @dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>, i1 %outidx, i5 %w2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 21 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 20.5>
ST_3 : Operation 22 [1/2] (16.9ns)   --->   "%tmp = call i40 @dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>, i1 %outidx, i5 %w2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 16.9> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%res_out = extractvalue i40 %tmp" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 23 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i40 %tmp" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 24 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i20.i20, i20 %res_out_1, i20 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 25 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] ( I:3.62ns O:3.62ns )   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %layer2_out, i40 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 26 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 900> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 27 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.70ns)   --->   "%add_ln303 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 28 'add' 'add_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.70ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 29 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 30 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 31 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln318)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 32 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln318 = add i32 %sX_load, i32 %select_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 33 'add' 'add_ln318' <Predicate = (!icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln318 = store i32 %add_ln318, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 34 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln305 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 36 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln306 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 37 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 38 [1/1] (2.70ns)   --->   "%add_ln307 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 38 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.70ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 39 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 40 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 41 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 42 [1/1] (2.70ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 42 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln313)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 43 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln313 = add i32 %sY_load, i32 %select_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 44 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln308 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 46 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 47 [1/1] (1.61ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 47 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 48 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln313 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 49 'store' 'store_ln313' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 50 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 51 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read (read          ) [ 0000]
call_ln281                 (call          ) [ 0000]
specinterface_ln0          (specinterface ) [ 0000]
sX_load                    (load          ) [ 0001]
icmp_ln284                 (icmp          ) [ 0011]
sY_load                    (load          ) [ 0001]
pY_load                    (load          ) [ 0001]
pX_load                    (load          ) [ 0001]
br_ln284                   (br            ) [ 0000]
icmp_ln284_1               (icmp          ) [ 0000]
tmp_58                     (partselect    ) [ 0000]
icmp_ln284_2               (icmp          ) [ 0000]
tmp_59                     (partselect    ) [ 0000]
icmp_ln284_3               (icmp          ) [ 0000]
and_ln284                  (and           ) [ 0000]
and_ln284_1                (and           ) [ 0011]
br_ln284                   (br            ) [ 0000]
tmp                        (call          ) [ 0000]
res_out                    (extractvalue  ) [ 0000]
res_out_1                  (extractvalue  ) [ 0000]
p_0                        (bitconcatenate) [ 0000]
write_ln299                (write         ) [ 0000]
br_ln300                   (br            ) [ 0000]
add_ln303                  (add           ) [ 0000]
icmp_ln303                 (icmp          ) [ 0001]
br_ln303                   (br            ) [ 0000]
store_ln316                (store         ) [ 0000]
select_ln318               (select        ) [ 0000]
add_ln318                  (add           ) [ 0000]
store_ln318                (store         ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln305                (store         ) [ 0000]
store_ln306                (store         ) [ 0000]
add_ln307                  (add           ) [ 0000]
icmp_ln307                 (icmp          ) [ 0001]
br_ln307                   (br            ) [ 0000]
store_ln311                (store         ) [ 0000]
icmp_ln313                 (icmp          ) [ 0000]
select_ln313               (select        ) [ 0000]
add_ln313                  (add           ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln308                (store         ) [ 0000]
br_ln310                   (br            ) [ 0000]
storemerge                 (phi           ) [ 0000]
store_ln313                (store         ) [ 0000]
br_ln315                   (br            ) [ 0000]
ret_ln320                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sX">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sY">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pY">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pX">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="outidx">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="w2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_uint<8>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i20.i20"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln299_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="40" slack="0"/>
<pin id="117" dir="0" index="2" bw="40" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="storemerge_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="storemerge_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="0" index="3" bw="8" slack="0"/>
<pin id="136" dir="0" index="4" bw="8" slack="0"/>
<pin id="137" dir="0" index="5" bw="8" slack="0"/>
<pin id="138" dir="0" index="6" bw="8" slack="0"/>
<pin id="139" dir="0" index="7" bw="8" slack="0"/>
<pin id="140" dir="0" index="8" bw="8" slack="0"/>
<pin id="141" dir="0" index="9" bw="8" slack="0"/>
<pin id="142" dir="0" index="10" bw="8" slack="0"/>
<pin id="143" dir="0" index="11" bw="8" slack="0"/>
<pin id="144" dir="0" index="12" bw="8" slack="0"/>
<pin id="145" dir="0" index="13" bw="8" slack="0"/>
<pin id="146" dir="0" index="14" bw="8" slack="0"/>
<pin id="147" dir="0" index="15" bw="8" slack="0"/>
<pin id="148" dir="0" index="16" bw="8" slack="0"/>
<pin id="149" dir="0" index="17" bw="8" slack="0"/>
<pin id="150" dir="0" index="18" bw="8" slack="0"/>
<pin id="151" dir="0" index="19" bw="8" slack="0"/>
<pin id="152" dir="0" index="20" bw="8" slack="0"/>
<pin id="153" dir="0" index="21" bw="8" slack="0"/>
<pin id="154" dir="0" index="22" bw="8" slack="0"/>
<pin id="155" dir="0" index="23" bw="8" slack="0"/>
<pin id="156" dir="0" index="24" bw="8" slack="0"/>
<pin id="157" dir="0" index="25" bw="8" slack="0"/>
<pin id="158" dir="0" index="26" bw="8" slack="0"/>
<pin id="159" dir="0" index="27" bw="8" slack="0"/>
<pin id="160" dir="0" index="28" bw="8" slack="0"/>
<pin id="161" dir="0" index="29" bw="8" slack="0"/>
<pin id="162" dir="0" index="30" bw="8" slack="0"/>
<pin id="163" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln281/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="40" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="8" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="0"/>
<pin id="201" dir="0" index="5" bw="8" slack="0"/>
<pin id="202" dir="0" index="6" bw="8" slack="0"/>
<pin id="203" dir="0" index="7" bw="8" slack="0"/>
<pin id="204" dir="0" index="8" bw="8" slack="0"/>
<pin id="205" dir="0" index="9" bw="8" slack="0"/>
<pin id="206" dir="0" index="10" bw="8" slack="0"/>
<pin id="207" dir="0" index="11" bw="8" slack="0"/>
<pin id="208" dir="0" index="12" bw="8" slack="0"/>
<pin id="209" dir="0" index="13" bw="8" slack="0"/>
<pin id="210" dir="0" index="14" bw="8" slack="0"/>
<pin id="211" dir="0" index="15" bw="8" slack="0"/>
<pin id="212" dir="0" index="16" bw="8" slack="0"/>
<pin id="213" dir="0" index="17" bw="8" slack="0"/>
<pin id="214" dir="0" index="18" bw="8" slack="0"/>
<pin id="215" dir="0" index="19" bw="8" slack="0"/>
<pin id="216" dir="0" index="20" bw="8" slack="0"/>
<pin id="217" dir="0" index="21" bw="8" slack="0"/>
<pin id="218" dir="0" index="22" bw="8" slack="0"/>
<pin id="219" dir="0" index="23" bw="8" slack="0"/>
<pin id="220" dir="0" index="24" bw="8" slack="0"/>
<pin id="221" dir="0" index="25" bw="8" slack="0"/>
<pin id="222" dir="0" index="26" bw="8" slack="0"/>
<pin id="223" dir="0" index="27" bw="8" slack="0"/>
<pin id="224" dir="1" index="28" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sX_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln284_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sY_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="pY_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="pX_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln284_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_58_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="30" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln284_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="30" slack="0"/>
<pin id="293" dir="0" index="1" bw="30" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_59_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="30" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln284_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="30" slack="0"/>
<pin id="309" dir="0" index="1" bw="30" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_3/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln284_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln284_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="res_out_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="40" slack="0"/>
<pin id="327" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="res_out_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="40" slack="0"/>
<pin id="331" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_0_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="40" slack="0"/>
<pin id="335" dir="0" index="1" bw="20" slack="0"/>
<pin id="336" dir="0" index="2" bw="20" slack="0"/>
<pin id="337" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln303_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln303_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln316_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln318_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln318_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln318_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln305_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln306_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln307_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln307_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln311_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln313_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln313_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln313_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln308_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln313_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln284_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="454" class="1005" name="and_ln284_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="102" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="165"><net_src comp="108" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="131" pin=5"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="131" pin=6"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="131" pin=7"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="131" pin=8"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="131" pin=9"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="131" pin=10"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="131" pin=11"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="131" pin=12"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="131" pin=13"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="131" pin=14"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="131" pin=15"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="131" pin=16"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="131" pin=17"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="131" pin=18"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="131" pin=19"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="131" pin=20"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="131" pin=21"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="131" pin=22"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="131" pin=23"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="131" pin=24"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="131" pin=25"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="131" pin=26"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="131" pin=27"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="131" pin=28"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="131" pin=29"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="131" pin=30"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="195" pin=7"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="195" pin=9"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="195" pin=11"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="195" pin=12"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="195" pin=13"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="195" pin=14"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="195" pin=15"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="195" pin=16"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="195" pin=17"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="195" pin=18"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="195" pin=19"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="195" pin=20"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="195" pin=21"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="195" pin=22"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="195" pin=23"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="195" pin=24"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="195" pin=25"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="195" pin=26"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="195" pin=27"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="267" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="94" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="90" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="271" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="92" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="96" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="291" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="275" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="195" pin="28"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="195" pin="28"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="100" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="325" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="346"><net_src comp="104" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="106" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="342" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="86" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="104" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="104" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="389" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="104" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="424"><net_src comp="419" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="429"><net_src comp="82" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="124" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="257" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="457"><net_src comp="319" pin="2"/><net_sink comp="454" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX | {3 }
	Port: sY | {3 }
	Port: pY | {3 }
	Port: pX | {3 }
	Port: outidx | {}
	Port: w2 | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : layer2_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : sX | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : sY | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : pY | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : pX | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : outidx | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> : w2 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln284 : 1
		br_ln284 : 2
		icmp_ln284_1 : 1
		tmp_58 : 1
		icmp_ln284_2 : 2
		tmp_59 : 1
		icmp_ln284_3 : 2
		and_ln284 : 3
		and_ln284_1 : 3
		br_ln284 : 3
	State 3
		res_out : 1
		res_out_1 : 1
		p_0 : 2
		write_ln299 : 3
		icmp_ln303 : 1
		br_ln303 : 2
		store_ln316 : 1
		add_ln318 : 1
		store_ln318 : 2
		icmp_ln307 : 1
		br_ln307 : 2
		store_ln311 : 1
		select_ln313 : 1
		add_ln313 : 2
		storemerge : 3
		store_ln313 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |           call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131           |    0    |    0    |    0    |    0    |
|          | grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195 |    1    |   4.83  |   770   |   456   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   icmp_ln284_fu_257                                  |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln284_1_fu_275                                 |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln284_2_fu_291                                 |    0    |    0    |    0    |    37   |
|   icmp   |                                  icmp_ln284_3_fu_307                                 |    0    |    0    |    0    |    37   |
|          |                                   icmp_ln303_fu_347                                  |    0    |    0    |    0    |    39   |
|          |                                   icmp_ln307_fu_394                                  |    0    |    0    |    0    |    39   |
|          |                                   icmp_ln313_fu_406                                  |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   add_ln303_fu_342                                   |    0    |    0    |    0    |    39   |
|    add   |                                   add_ln318_fu_366                                   |    0    |    0    |    0    |    39   |
|          |                                   add_ln307_fu_389                                   |    0    |    0    |    0    |    39   |
|          |                                   add_ln313_fu_419                                   |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                  select_ln318_fu_359                                 |    0    |    0    |    0    |    32   |
|          |                                  select_ln313_fu_411                                 |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                   and_ln284_fu_313                                   |    0    |    0    |    0    |    2    |
|          |                                  and_ln284_1_fu_319                                  |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                        in_elem_0_0_0_0_0_val_read_read_fu_108                        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                               write_ln299_write_fu_114                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                     tmp_58_fu_281                                    |    0    |    0    |    0    |    0    |
|          |                                     tmp_59_fu_297                                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|extractvalue|                                    res_out_fu_325                                    |    0    |    0    |    0    |    0    |
|          |                                   res_out_1_fu_329                                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                      p_0_fu_333                                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                      |    1    |   4.83  |   770   |   949   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln284_1_reg_454|    1   |
| icmp_ln284_reg_440|    1   |
| storemerge_reg_121|   32   |
+-------------------+--------+
|       Total       |   34   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   770  |   949  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   34   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   804  |   949  |
+-----------+--------+--------+--------+--------+
