/*
 * Generated by Bluespec Compiler, version 2014.06.A (build 33987, 2014-06-24)
 * 
 * On Tue Nov 25 02:07:28 EST 2014
 * 
 */

/* Generation options: keep-fires */
#ifndef __mkBridge_h__
#define __mkBridge_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkSceMiUInt32Parameter.h"
#include "mkSceMiLinkTypeParameter.h"
#include "mkSceMiUInt64Parameter.h"
#include "mkDutWrapper.h"


/* Class declaration for the mkBridge module */
class MOD_mkBridge : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
  tClock __clk_handle_1;
  tClock __clk_handle_2;
  tClock __clk_handle_3;
  tClock __clk_handle_4;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUInt32> INST_scemi_bridge_fIncomingData;
  MOD_Fifo<tUInt32> INST_scemi_bridge_fOutgoingData;
  MOD_Reg<tUInt8> INST_scemi_bridge_inReset_isInReset;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwFromTCPReady;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwIncomingBeat;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwOutgoingValid;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwShutdown;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatFromTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatToTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesFromTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesToTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rFileHandle;
  MOD_Wire<tUInt32> INST_scemi_bridge_wIncomingData;
  MOD_Wire<tUInt32> INST_scemi_bridge_wOutgoingData;
  MOD_MakeClock INST_scemi_clk_port_clkgen;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_clockGroup;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_clockNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_dutyHi;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_dutyLo;
  MOD_mkSceMiLinkTypeParameter INST_scemi_clk_port_param_link_type;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_phase;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_param_ratioDen;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_param_ratioNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_rstStage;
  MOD_ResetEither INST_scemi_clk_port_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_clk_port_rstgen_init;
  MOD_ClockInverter INST_scemi_clk_port_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_clk_port_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_clk_port_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_clk_port_rstgen_rstgen;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_counters_count;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_counters_stall_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_in_reset_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_is_allowed_sync;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_out_of_reset_reg;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_reset_counter;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_stall_pw;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_stalled;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_free_stamp;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_one_to_one_cclock_count;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_one_to_one_cclock_stall_pw;
  MOD_SyncHandshake INST_scemi_dmem_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_dmem_inport_buffer_full_sp;
  MOD_CReg<tUWide> INST_scemi_dmem_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_dmem_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_dmem_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_dmem_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dmem_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dmem_inport_next_sp;
  MOD_SyncReset0 INST_scemi_dmem_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_dmem_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dmem_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dmem_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_dmem_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_dmem_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_dmem_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_dmem_inport_scemiInportBeats;
  MOD_Reg<tUInt32> INST_scemi_dmem_inport_scemiInportBeats_1;
  MOD_Reg<tUInt32> INST_scemi_dmem_inport_scemiInportBeats_2;
  MOD_SyncPulse INST_scemi_dmem_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_dmem_inport_status;
  MOD_SyncHandshake INST_scemi_dmem_inport_wait_sp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_dmem_res_fifo;
  MOD_Fifo<tUInt8> INST_scemi_dut_dut_dutIfc_didreset;
  MOD_mkDutWrapper INST_scemi_dut_dut_dutIfc_m_dut;
  MOD_MakeReset INST_scemi_dut_dut_dutIfc_myrst;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_dutIfc_resetting;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_ackFifo;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_buffer_full_sp;
  MOD_CReg<tUInt32> INST_scemi_dut_dut_prb_control_control_in_dataF_rv;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_control_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_control_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_next_sp;
  MOD_SyncReset0 INST_scemi_dut_dut_prb_control_control_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_control_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_control_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_control_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_control_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_control_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_status;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_count;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_data_out_beats;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_count;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_data_out_decr;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_data_out_ending_reset;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_data_out_finished;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_data_out_next;
  MOD_SyncReset0 INST_scemi_dut_dut_prb_control_data_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_ok;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_data_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_data_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_data_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_data_out_starting_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_allowNeg;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_allowPos;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_dutclkctrl_param_clockNum;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_dutclkctrl_param_link_type;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_pre_neg_pw;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_pre_pos_pw;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_enff;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_flag;
  MOD_Reg<tUInt64> INST_scemi_dut_dut_prb_control_nextSample;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_pinged;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_prb_str;
  MOD_Wire<tUInt32> INST_scemi_dut_dut_prb_control_prb_str_recv_d;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_1;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_2;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_3;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_dut_softrst_req_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_dut_softrst_req_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_req_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_next_sp;
  MOD_SyncReset0 INST_scemi_dut_softrst_req_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_softrst_req_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_softrst_req_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_dut_softrst_req_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_req_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_dut_softrst_req_inport_scemiInportBeats;
  MOD_SyncPulse INST_scemi_dut_softrst_req_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_status;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_wait_sp;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_dut_softrst_req_res_fifo;
  MOD_Reg<tUInt32> INST_scemi_dut_softrst_resp_outport_beats;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_count;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_resp_outport_decr;
  MOD_SyncPulse INST_scemi_dut_softrst_resp_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_dut_softrst_resp_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_softrst_resp_outport_next;
  MOD_SyncReset0 INST_scemi_dut_softrst_resp_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_dut_softrst_resp_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_softrst_resp_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_softrst_resp_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_dut_softrst_resp_outport_starting_reset;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_dut_softrst_resp_res_fifo;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqMask;
  MOD_Fifo<tUInt32> INST_scemi_fToBridgeBeat;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqMask;
  MOD_SyncHandshake INST_scemi_fromhost_put_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_fromhost_put_inport_buffer_full_sp;
  MOD_CReg<tUInt64> INST_scemi_fromhost_put_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_fromhost_put_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_fromhost_put_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_fromhost_put_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_fromhost_put_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_fromhost_put_inport_next_sp;
  MOD_SyncReset0 INST_scemi_fromhost_put_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_fromhost_put_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_fromhost_put_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_fromhost_put_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_fromhost_put_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_fromhost_put_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_fromhost_put_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_fromhost_put_inport_scemiInportBeats;
  MOD_SyncPulse INST_scemi_fromhost_put_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_fromhost_put_inport_status;
  MOD_SyncHandshake INST_scemi_fromhost_put_inport_wait_sp;
  MOD_SyncFIFO<tUInt32,tUInt8> INST_scemi_fromhost_put_res_fifo;
  MOD_SyncHandshake INST_scemi_imem_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_imem_inport_buffer_full_sp;
  MOD_CReg<tUWide> INST_scemi_imem_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_imem_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_imem_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_imem_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_imem_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_imem_inport_next_sp;
  MOD_SyncReset0 INST_scemi_imem_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_imem_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_imem_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_imem_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_imem_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_imem_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_imem_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_imem_inport_scemiInportBeats;
  MOD_Reg<tUInt32> INST_scemi_imem_inport_scemiInportBeats_1;
  MOD_Reg<tUInt32> INST_scemi_imem_inport_scemiInportBeats_2;
  MOD_SyncPulse INST_scemi_imem_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_imem_inport_status;
  MOD_SyncHandshake INST_scemi_imem_inport_wait_sp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_imem_res_fifo;
  MOD_Wire<tUInt8> INST_scemi_init_state_any_in_reset;
  MOD_Reg<tUInt8> INST_scemi_init_state_any_in_reset_uclk;
  MOD_Reg<tUInt64> INST_scemi_init_state_cycle_stamp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_init_state_msgFIFO;
  MOD_Reg<tUInt32> INST_scemi_init_state_out_port;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_4;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_5;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_4;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_5;
  MOD_mkSceMiLinkTypeParameter INST_scemi_param_link_type;
  MOD_Wire<tUInt8> INST_scemi_pwFromBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwFromContinueReady;
  MOD_Wire<tUInt8> INST_scemi_pwS2OutDataGranted;
  MOD_Wire<tUInt8> INST_scemi_pwToBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwToContinueReady;
  MOD_Reg<tUInt8> INST_scemi_rDecodeSceMi;
  MOD_Reg<tUInt8> INST_scemi_rInMsgBytes;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgIn;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgOut;
  MOD_Reg<tUInt8> INST_scemi_rOutMsgBytes;
  MOD_Reg<tUInt32> INST_scemi_rS1BitsRem;
  MOD_Reg<tUInt64> INST_scemi_rS1CycleStamp;
  MOD_Reg<tUInt32> INST_scemi_rS1InPortNum;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsAck;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqGrant;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqReq;
  MOD_Reg<tUInt8> INST_scemi_rS1OutDataHeader;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgIsCont;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgSize;
  MOD_Reg<tUInt32> INST_scemi_rS1OutPort;
  MOD_Reg<tUInt32> INST_scemi_rS1RequestedPort;
  MOD_Reg<tUInt32> INST_scemi_rS2InPipeNum;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsCred;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutCredGrant;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgOut;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgOut;
  MOD_Wire<tUInt8> INST_scemi_rising_uclock_pw;
  MOD_ResetEither INST_scemi_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_rstgen_init;
  MOD_ClockInverter INST_scemi_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_rstgen_rstgen;
  MOD_Reg<tUInt8> INST_scemi_rvPrevMsgGrant;
  MOD_Reg<tUInt8> INST_scemi_rvPrevPrevMsgGrant;
  MOD_Wire<tUInt8> INST_scemi_rwNextOutMsgGrant;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_dataF_rv;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_next_sp;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_status;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_out_beats;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_count;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_out_decr;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_ending_reset;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_finished;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_next;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_ok;
  MOD_Probe<tUInt8> INST_scemi_shutdown_ctrl_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_shutdown_pending;
  MOD_Reg<tUInt32> INST_scemi_tcp_port_number;
  MOD_Reg<tUInt32> INST_scemi_tohost_get_outport_beats;
  MOD_Reg<tUInt32> INST_scemi_tohost_get_outport_beats_1;
  MOD_Reg<tUInt8> INST_scemi_tohost_get_outport_count;
  MOD_Wire<tUInt8> INST_scemi_tohost_get_outport_decr;
  MOD_SyncPulse INST_scemi_tohost_get_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_tohost_get_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_tohost_get_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_tohost_get_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_tohost_get_outport_next;
  MOD_SyncReset0 INST_scemi_tohost_get_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_tohost_get_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_tohost_get_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_tohost_get_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_tohost_get_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_tohost_get_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_tohost_get_outport_starting_reset;
  MOD_SyncFIFO<tUInt64,tUInt8> INST_scemi_tohost_get_res_fifo;
  MOD_MakeClock INST_scemi_uclkgen;
  MOD_Wire<tUInt32> INST_scemi_wFromBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wFromContinueBeat;
  MOD_Wire<tUInt32> INST_scemi_wToBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wToContinueBeat;
 
 /* Constructor */
 public:
  MOD_mkBridge(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_fromhost_put_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_tohost_get_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dmem_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_imem_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_dutIfc_myrst$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_clk_port_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_scemi_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_CAN_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_CAN_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_CAN_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_sendAck;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_respondToPing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_put_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_put_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_get_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_get_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dmem_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dmem_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_imem_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_imem_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_dutIfc_donerest;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_dutIfc_donerest;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_sendAck;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_respondToPing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveControl;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveControl;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_requestInput;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_requestInput;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clk_port_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clk_port_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_open_port;
  tUInt8 DEF_CAN_FIRE_RL_scemi_open_port;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_in_reset_pw_w_ETC___d907;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_prb_str_notEmpty_ETC___d371;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_counters__ETC___d859;
  tUInt8 DEF_scemi_shutdown_ctrl_out_in_reset_uclk___d820;
  tUInt8 DEF_scemi_shutdown_ctrl_in_in_reset_uclk___d762;
  tUInt8 DEF_scemi_fromhost_put_inport_in_reset_uclk___d691;
  tUInt8 DEF_scemi_tohost_get_outport_in_reset_uclk___d652;
  tUInt8 DEF_scemi_dmem_inport_in_reset_uclk___d568;
  tUInt8 DEF_scemi_imem_inport_in_reset_uclk___d483;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_in_reset_uclk___d445;
  tUInt8 DEF_scemi_dut_softrst_req_inport_in_reset_uclk___d378;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_in_reset__ETC___d86;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_in_reset_uclk___d58;
  tUInt8 DEF_scemi_shutdown_ctrl_in_remaining__h106049;
  tUInt32 DEF_b__h105253;
  tUInt8 DEF_scemi_fromhost_put_inport_remaining__h106037;
  tUInt8 DEF_b__h35669;
  tUInt8 DEF_b__h30189;
  tUInt8 DEF_scemi_dut_softrst_req_inport_remaining__h106001;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_remaining__h105987;
  tUInt8 DEF_value_BITS_31_TO_30___h99588;
  tUInt32 DEF_b__h53938;
  tUInt8 DEF_scemi_shutdown_ctrl_in_next_sp_pulse____d795;
  tUInt8 DEF_scemi_shutdown_ctrl_in_got_beat_pw_whas____d790;
  tUInt8 DEF_scemi_shutdown_ctrl_in_wait_sp_pulse____d801;
  tUInt8 DEF_scemi_fromhost_put_inport_next_sp_pulse____d724;
  tUInt8 DEF_scemi_fromhost_put_inport_got_beat_pw_whas____d719;
  tUInt8 DEF_scemi_fromhost_put_inport_wait_sp_pulse____d730;
  tUInt8 DEF_scemi_dmem_inport_next_sp_pulse____d602;
  tUInt8 DEF_scemi_dmem_inport_wait_sp_pulse____d608;
  tUInt8 DEF_scemi_imem_inport_next_sp_pulse____d517;
  tUInt8 DEF_scemi_imem_inport_wait_sp_pulse____d523;
  tUInt8 DEF_scemi_dut_softrst_req_inport_next_sp_pulse____d411;
  tUInt8 DEF_scemi_dut_softrst_req_inport_got_beat_pw_whas____d406;
  tUInt8 DEF_scemi_dut_softrst_req_inport_wait_sp_pulse____d417;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_next_sp_p_ETC___d119;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_got_beat__ETC___d114;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_wait_sp_p_ETC___d125;
  tUWide DEF_x__h66611;
  tUWide DEF_x__h124205;
  tUWide DEF_scemi_dmem_inport_dataF_rv_port1__read____d632;
  tUWide DEF_scemi_dmem_inport_dataF_rv_port0__read____d619;
  tUWide DEF_scemi_imem_inport_dataF_rv_port1__read____d547;
  tUWide DEF_scemi_imem_inport_dataF_rv_port0__read____d534;
  tUInt64 DEF_b__h13751;
  tUInt64 DEF_scemi_fromhost_put_inport_dataF_rv_port1__read____d748;
  tUInt32 DEF_b__h55599;
  tUInt32 DEF_b__h54485;
  tUInt32 DEF_x__h17143;
  tUInt32 DEF_scemi_bridge_rFileHandle__h1452;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d187;
  tUInt32 DEF_b__h15899;
  tUInt32 DEF_b__h7732;
  tUInt8 DEF_b__h139308;
  tUInt8 DEF_b__h65402;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_3__h13490;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_2__h13555;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_1__h13620;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV__h13685;
  tUInt8 DEF_b__h857;
  tUInt8 DEF_b__h138855;
  tUInt8 DEF_b__h137815;
  tUInt8 DEF_b__h137596;
  tUInt8 DEF_b__h135379;
  tUInt8 DEF_b__h58275;
  tUInt8 DEF_b__h58056;
  tUInt8 DEF_b__h57187;
  tUInt8 DEF_b__h56968;
  tUInt8 DEF_b__h59940;
  tUInt8 DEF_b__h59722;
  tUInt8 DEF_ab__h55005;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read____d846;
  tUInt8 DEF_scemi_dut_softrst_req_inport_dataF_rv_port1__r_ETC___d436;
  tUInt8 DEF_scemi_lrS1ActiveRequests_5__h182934;
  tUInt8 DEF_scemi_lrS1ActiveRequests_4__h182907;
  tUInt8 DEF_scemi_lrS1ActiveRequests_3__h182880;
  tUInt8 DEF_scemi_lrS1ActiveRequests_2__h182853;
  tUInt8 DEF_scemi_lrS1ActiveRequests_1__h182826;
  tUInt8 DEF_scemi_rS1MsgOutReqGrant__h185333;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_out_of_reset_reg__h54496;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok__h51765;
  tUInt8 DEF_scemi_shutdown_ctrl_out_decr_whas____d830;
  tUInt8 DEF_scemi_tohost_get_outport_ok__h40367;
  tUInt8 DEF_scemi_tohost_get_outport_decr_whas____d662;
  tUInt8 DEF_scemi_dmem_inport_got_beat_pw_whas____d596;
  tUInt8 DEF_scemi_imem_inport_got_beat_pw_whas____d511;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_ok__h26448;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_decr_whas____d455;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_ok__h7670;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_decr_whas____d68;
  tUInt8 DEF_scemi_init_state_msgFIFO_notFull____d83;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d210;
  tUInt32 DEF_b__h123987;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d217;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BITS_31__ETC___d1051;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d189;
  tUInt8 DEF_scemi_bridge_rFileHandle_BIT_31___h214860;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d224;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d213;
  tUInt8 DEF_ab_BIT_1___h55011;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read__4_ETC___d848;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d221;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d202;
  tUInt8 DEF_scemi_init_state_out_port_0_EQ_3___d840;
  tUInt8 DEF_scemi_fS2MsgOut_ifc_rDataCount_341_ULT_4___d1375;
  tUInt8 DEF_scemi_fS1MsgOut_ifc_rDataCount_304_ULT_4___d1372;
  tUInt8 DEF_scemi_fFromContinueBeat_ifc_rDataCount_267_ULT_4___d1370;
  tUInt8 DEF_NOT_scemi_fFromContinueBeat_ifc_rDataCount_267_ETC___d1381;
  tUInt8 DEF_NOT_scemi_fS1MsgOut_ifc_rDataCount_304_ULT_4_372___d1384;
  tUInt8 DEF_NOT_scemi_fS2MsgOut_ifc_rDataCount_341_ULT_4_375___d1383;
  tUInt8 DEF_NOT_scemi_imem_inport_remaining_12_EQ_0_168___d1169;
  tUInt8 DEF_NOT_scemi_dmem_inport_remaining_97_EQ_0_171___d1172;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d869;
  tUInt32 DEF_scemi_dut_dut_prb_control_sampleIntervalV_3_64_ETC___d169;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d211;
  tUInt8 DEF_scemi_fS1OutPortAcks_ifc_rStorage_001_BITS_9_T_ETC___d1215;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d218;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BITS_31__ETC___d1053;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BITS_31__ETC___d1052;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d200;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d198;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d196;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d194;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d192;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d190;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BITS_31__ETC___d1072;
  tUInt8 DEF_scemi_dmem_inport_remaining_97_EQ_1___d598;
  tUInt8 DEF_scemi_imem_inport_remaining_12_EQ_1___d513;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d216;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d212;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d223;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d197;
  tUInt8 DEF_NOT_scemi_bridge_rFileHandle_BIT_31___d5;
  tUInt8 DEF_NOT_scemi_rS1MsgOutReqGrant_627___d1662;
  tUInt8 DEF_NOT_scemi_fFromBridgeBeat_ifc_rDataAvail_59_UL_ETC___d1043;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_is_allowe_ETC___d892;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok_38_AND_NOT_scemi_in_ETC___d842;
  tUInt8 DEF_NOT_scemi_init_state_any_in_reset_uclk_crossed__7___d78;
  tUInt8 DEF_scemi_tohost_get_outport_ok_69_AND_NOT_scemi_i_ETC___d673;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_ok_63_AND_NOT_s_ETC___d467;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_ok_6_AND_NO_ETC___d84;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_sampleIntervalV__ETC___d171;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d214;
 
 /* Local definitions */
 private:
  tUInt8 DEF_scemi_shutdown_ctrl_out_count__h209061;
  tUInt8 DEF_b__h40149;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_count__h208910;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_count__h208866;
  tUWide DEF_ab__h889;
  tUInt32 DEF_b__h1480;
  tUInt8 DEF_b__h1193;
  tUWide DEF_nextMask__h138519;
  tUWide DEF_x__h172113;
  tUWide DEF_nextMask__h137260;
  tUWide DEF_x__h167593;
  tUWide DEF_nextMask__h135043;
  tUWide DEF_x__h163062;
  tUWide DEF_nextMask__h57720;
  tUWide DEF_nextStorage__h57719;
  tUWide DEF_nextMask__h56632;
  tUWide DEF_nextMask__h59387;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqMask_wget____d1023;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqData_wget____d1013;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqMask_wget____d1346;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqData_wget____d1338;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqMask_wget____d1309;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqData_wget____d1301;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqMask_wget____d1272;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqData_wget____d1264;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqMask_wget____d982;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqData_wget____d974;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqMask_wget____d945;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqData_wget____d937;
  tUWide DEF_ab__h192933;
  tUWide DEF_scemi_dmem_res_fifo_first____d645;
  tUWide DEF_scemi_imem_res_fifo_first____d561;
  tUInt32 DEF_b__h195725;
  tUInt32 DEF_b__h195739;
  tUInt32 DEF_b__h184580;
  tUInt8 DEF_b__h193424;
  tUInt8 DEF_scemi_lrS1PendingRequests_5__h183894;
  tUInt8 DEF_scemi_lrS1PendingRequests_4__h183710;
  tUInt8 DEF_scemi_lrS1PendingRequests_3__h183538;
  tUInt8 DEF_scemi_lrS1PendingRequests_2__h183378;
  tUInt8 DEF_scemi_lrS1PendingRequests_1__h183230;
  tUInt8 DEF_scemi_lrS1PendingRequests__h183094;
  tUInt8 DEF_scemi_bridge_fOutgoingData_notEmpty____d1747;
  tUWide DEF_x__h91011;
  tUInt32 DEF_x__h179253;
  tUInt32 DEF_x__h177386;
  tUInt32 DEF_x__h175519;
  tUInt32 DEF_value__h69452;
  tUInt32 DEF_value_BITS_25_TO_16___h101499;
  tUInt32 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BITS_9_TO_0___d1106;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BIT_26___d1108;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_27_BIT_10___d1107;
  tUInt32 DEF__1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage_27__ETC___d1124;
  tUInt8 DEF_x__h208971;
  tUWide DEF_x__h138551;
  tUWide DEF_nextStorage__h138531;
  tUWide DEF_x__h138968;
  tUWide DEF_nextMask__h138532;
  tUWide DEF_x__h137292;
  tUWide DEF_nextStorage__h137272;
  tUWide DEF_x__h137709;
  tUWide DEF_nextMask__h137273;
  tUWide DEF_x__h135075;
  tUWide DEF_nextStorage__h135055;
  tUWide DEF_x__h135492;
  tUWide DEF_nextMask__h135056;
  tUWide DEF_x__h57752;
  tUWide DEF_nextStorage__h57732;
  tUWide DEF_x__h58169;
  tUWide DEF_nextMask__h57733;
  tUWide DEF_x__h56664;
  tUWide DEF_nextStorage__h56644;
  tUWide DEF_x__h57081;
  tUWide DEF_nextMask__h56645;
  tUWide DEF_x__h59419;
  tUWide DEF_nextStorage__h59399;
  tUWide DEF_x__h59834;
  tUWide DEF_nextMask__h59400;
  tUWide DEF_value__h59622;
  tUWide DEF_value__h59748;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_184467440737_ETC___d1695;
  tUWide DEF_value__h138882;
  tUWide DEF_value__h138755;
  tUWide DEF_value__h137623;
  tUWide DEF_value__h137496;
  tUWide DEF_value__h135406;
  tUWide DEF_value__h135279;
  tUWide DEF_value__h58083;
  tUWide DEF_value__h57956;
  tUWide DEF_value__h56868;
  tUWide DEF_value__h56995;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_2_CONCAT_sce_ETC___d1684;
  tUWide DEF__2_CONCAT_scemi_rS1BitsRem_675_PLUS_IF_scemi_rS_ETC___d1681;
  tUWide DEF_scemi_rS1CycleStamp_682_CONCAT_2_CONCAT_scemi__ETC___d1683;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d861;
  tUInt32 DEF_value__h101166;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_27_BIT_1_ETC___d1113;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_27_BIT_2_ETC___d1115;
  tUInt8 DEF_scemi_rS1OutMsgSize_670_MINUS_4___d1671;
  tUInt8 DEF_IF_scemi_rOutMsgBytes_368_ULE_4_568_THEN_0_ELS_ETC___d1570;
  tUInt8 DEF_scemi_rOutMsgBytes_368_ULE_4___d1568;
  tUInt8 DEF_IF_scemi_rInMsgBytes_060_ULE_4_101_THEN_0_ELSE_ETC___d1161;
  tUInt8 DEF_scemi_rInMsgBytes_060_ULE_4___d1101;
  tUInt8 DEF_value__h99874;
  tUInt8 DEF_NOT_scemi_rInMsgBytes_060_ULE_4_101___d1102;
  tUInt8 DEF_NOT_scemi_rOutMsgBytes_368_ULE_4_568___d1571;
  tUWide DEF_nextMask__h138524;
  tUWide DEF_nextStorage__h138523;
  tUWide DEF_nextMask__h137265;
  tUWide DEF_nextStorage__h137264;
  tUWide DEF_nextMask__h135048;
  tUWide DEF_nextStorage__h135047;
  tUWide DEF_nextMask__h57725;
  tUWide DEF_nextStorage__h57724;
  tUWide DEF_nextStorage__h56636;
  tUWide DEF_nextMask__h56637;
  tUWide DEF_nextStorage__h59391;
  tUWide DEF_nextMask__h59392;
  tUWide DEF_enqMask__h138530;
  tUWide DEF_x__h138881;
  tUWide DEF_enqData__h138529;
  tUWide DEF_x__h138754;
  tUWide DEF_enqMask__h137271;
  tUWide DEF_x__h137622;
  tUWide DEF_enqData__h137270;
  tUWide DEF_x__h137495;
  tUWide DEF_enqMask__h135054;
  tUWide DEF_x__h135405;
  tUWide DEF_enqData__h135053;
  tUWide DEF_x__h135278;
  tUWide DEF_enqMask__h57731;
  tUWide DEF_x__h58082;
  tUWide DEF_enqData__h57730;
  tUWide DEF_x__h57955;
  tUWide DEF_enqData__h56642;
  tUWide DEF_x__h56867;
  tUWide DEF_enqMask__h56643;
  tUWide DEF_x__h56994;
  tUWide DEF_enqData__h59397;
  tUWide DEF_x__h59621;
  tUWide DEF_enqMask__h59398;
  tUWide DEF_x__h59747;
  tUWide DEF_x__h138591;
  tUWide DEF_y__h138592;
  tUWide DEF_x__h137332;
  tUWide DEF_y__h137333;
  tUWide DEF_x__h135115;
  tUWide DEF_y__h135116;
  tUWide DEF_x__h57792;
  tUWide DEF_y__h57793;
  tUWide DEF_x__h56704;
  tUWide DEF_y__h56705;
  tUWide DEF_x__h59459;
  tUWide DEF_y__h59460;
  tUInt64 DEF_scemi_init_state_cycle_stamp_crossed__72_PLUS__ETC___d178;
  tUWide DEF_x__h100210;
  tUWide DEF_bitmask__h99840;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1154;
  tUWide DEF_x__h209212;
  tUWide DEF_x__h68378;
  tUWide DEF_x__h60282;
  tUWide DEF__0_CONCAT_scemi_bridge_rBeatFromTCP_2___d13;
  tUWide DEF__0_CONCAT_scemi_bridge_fIncomingData_first__3___d34;
  tUWide DEF_x__h185486;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_616_633__ETC___d1634;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_2_CONCAT_sce_ETC___d1694;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_2_CONCAT_sce_ETC___d1693;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1149;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_616___d1633;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_2_CONCAT_sce_ETC___d1692;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1144;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_669_THEN_2_CONCAT_sce_ETC___d1686;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_3___d855;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_2___d686;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_1___d478;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_0___d326;
  tUWide DEF__1_CONCAT_scemi_dmem_inport_scemiInportBeats_2__ETC___d631;
  tUWide DEF__1_CONCAT_scemi_imem_inport_scemiInportBeats_2__ETC___d546;
  tUWide DEF__0_CONCAT_DONTCARE___d551;
  tUWide DEF_scemi_dmem_res_fifo_first__45_BIT_64_46_CONCAT_ETC___d649;
  tUWide DEF_scemi_dmem_inport_dataF_rv_port1__read__32_BIT_ETC___d639;
  tUWide DEF_scemi_imem_res_fifo_first__61_BIT_64_62_CONCAT_ETC___d565;
  tUWide DEF_scemi_imem_inport_dataF_rv_port1__read__47_BIT_ETC___d555;
  tUInt8 DEF_b__h99873;
  tUInt8 DEF__0_CONCAT_DONTCARE___d440;
 
 /* Rules */
 public:
  void RL_scemi_bridge_inReset_isResetAssertedUpdate();
  void RL_scemi_bridge_recv_beat_from_tcp();
  void RL_scemi_bridge_process_outgoing_data_beat();
  void RL_scemi_bridge_drive_outgoing_data();
  void RL_scemi_bridge_process_incoming_data_beat();
  void RL_scemi_bridge_send_beat_to_tcp();
  void RL_scemi_bridge_close_socket();
  void RL_scemi_open_port();
  void RL_scemi_toggle_uclock();
  void RL_scemi_init_state_track_reset();
  void RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence();
  void RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence();
  void RL_scemi_dut_dut_prb_control_data_out_update_count();
  void RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence();
  void RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence();
  void RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_update_remaining();
  void RL_scemi_dut_softrst_req_inport_initiate_reset_sequence();
  void RL_scemi_dut_softrst_req_inport_complete_reset_sequence();
  void RL_scemi_dut_softrst_req_inport_handle_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_update_remaining();
  void RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence();
  void RL_scemi_dut_softrst_resp_outport_complete_reset_sequence();
  void RL_scemi_dut_softrst_resp_outport_update_count();
  void RL_scemi_dut_softrst_resp_outport_handle_scemi_reset();
  void RL_scemi_imem_inport_initiate_reset_sequence();
  void RL_scemi_imem_inport_complete_reset_sequence();
  void RL_scemi_imem_inport_handle_scemi_reset();
  void RL_scemi_imem_inport_update_remaining();
  void RL_scemi_dmem_inport_initiate_reset_sequence();
  void RL_scemi_dmem_inport_complete_reset_sequence();
  void RL_scemi_dmem_inport_handle_scemi_reset();
  void RL_scemi_dmem_inport_update_remaining();
  void RL_scemi_tohost_get_outport_initiate_reset_sequence();
  void RL_scemi_tohost_get_outport_complete_reset_sequence();
  void RL_scemi_tohost_get_outport_update_count();
  void RL_scemi_tohost_get_outport_handle_scemi_reset();
  void RL_scemi_fromhost_put_inport_initiate_reset_sequence();
  void RL_scemi_fromhost_put_inport_complete_reset_sequence();
  void RL_scemi_fromhost_put_inport_handle_scemi_reset();
  void RL_scemi_fromhost_put_inport_update_remaining();
  void RL_scemi_shutdown_ctrl_in_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_handle_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_update_remaining();
  void RL_scemi_shutdown_ctrl_out_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_update_count();
  void RL_scemi_shutdown_ctrl_out_handle_scemi_reset();
  void RL_scemi_clockGenerators_clock_gens_counters_incr();
  void RL_scemi_clockGenerators_clock_gens_counters_do_stall();
  void RL_scemi_clockGenerators_clock_gens_tick_clock();
  void RL_scemi_clockGenerators_clock_gens_manage_reset();
  void RL_scemi_clockGenerators_clock_gens_do_stall_scemi();
  void RL_scemi_clockGenerators_clock_gens_update_stalled();
  void RL_scemi_clockGenerators_handle_reset();
  void RL_scemi_clockGenerators_one_to_one_cclock_incr();
  void RL_scemi_clockGenerators_track_reset();
  void RL_scemi_clockGenerators_stall_one_to_one_cclock();
  void RL_scemi_clockGenerators_incr_cycle_stamp();
  void RL_scemi_fFromBridgeBeat_ifc_update();
  void RL_scemi_fToContinueBeat_ifc_update();
  void RL_scemi_fS1OutPortAcks_ifc_update();
  void RL_scemi_msg_sink_noc_active_receive_beat_from_bridge();
  void RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header();
  void RL_scemi_msg_sink_noc_active_scemi1_process_inport_data();
  void RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_disregard_packet();
  void RL_scemi_msg_sink_noc_active_execute_outport_acks();
  void RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi2_disregard_packet();
  void RL_scemi_msg_sink_noc_active_other_process_other_data();
  void RL_scemi_fFromContinueBeat_ifc_update();
  void RL_scemi_fS1MsgOut_ifc_update();
  void RL_scemi_fS2MsgOut_ifc_update();
  void RL_scemi_msg_source_noc_active_transmit_beat_to_bridge();
  void RL_scemi_msg_source_noc_active_move_to_next_output_beat();
  void RL_scemi_msg_source_noc_active_arbitrate_transmit_messages();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_other();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2();
  void RL_scemi_msg_source_noc_active_continue_other();
  void RL_scemi_msg_source_noc_active_continue_scemi1();
  void RL_scemi_msg_source_noc_active_continue_scemi2();
  void RL_scemi_msg_source_noc_active_inports_load_new_request_group();
  void RL_scemi_msg_source_noc_active_inports_shift_new_request_vector();
  void RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests();
  void RL_scemi_msg_source_noc_active_inports_start_next_request();
  void RL_scemi_msg_source_noc_active_inports_send_request_message();
  void RL_scemi_msg_source_noc_active_outports_start_data_message();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_header();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_data();
  void RL_scemi_swap_scemi1_outport_grant();
  void RL_scemi_connect_src_rdy();
  void RL_scemi_connect_dst_rdy();
  void RL_scemi_connect_data();
  void RL_scemi_1_connect_src_rdy();
  void RL_scemi_1_connect_dst_rdy();
  void RL_scemi_1_connect_data();
  void RL_scemi_send_whatever();
  void RL_scemi_1_always_accept_beat();
  void RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset();
  void RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset();
  void RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset();
  void RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf();
  void RL_scemi_dut_dut_prb_control_data_out_setOK();
  void RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset();
  void RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_first_request();
  void RL_scemi_dut_dut_prb_control_control_in_data_ready();
  void RL_scemi_dut_dut_prb_control_control_in_read_complete();
  void RL_scemi_dut_dut_prb_control_control_in_port_reset();
  void RL_scemi_dut_dut_prb_control_control_in_receive_ready();
  void RL_scemi_dut_dut_prb_control_control_in_receive();
  void RL_scemi_dut_dut_prb_control_setSample();
  void RL_scemi_dut_dut_prb_control_flagSample();
  void RL_scemi_dut_dut_prb_control_unsetFlag();
  void RL_scemi_dut_dut_prb_control_send_en();
  void RL_scemi_dut_dut_prb_control_requestInput();
  void RL_scemi_dut_dut_prb_control_receiveControl();
  void RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq();
  void RL_scemi_dut_dut_prb_control_receiveTrigger();
  void RL_scemi_dut_dut_prb_control_receiveFirstData();
  void RL_scemi_dut_dut_prb_control_receiveMoreData();
  void RL_scemi_dut_dut_prb_control_respondToPing();
  void RL_scemi_dut_dut_prb_control_sendAck();
  void RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf();
  void RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf();
  void RL_scemi_dut_softrst_req_inport_deassert_after_reset();
  void RL_scemi_dut_softrst_req_inport_detect_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_first_request();
  void RL_scemi_dut_softrst_req_inport_data_ready();
  void RL_scemi_dut_softrst_req_inport_read_complete();
  void RL_scemi_dut_softrst_req_inport_port_reset();
  void RL_scemi_dut_softrst_req_inport_receive_ready();
  void RL_scemi_dut_softrst_req_inport_receive();
  void RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut();
  void RL_scemi_dut_softrst_req_request();
  void RL_scemi_dut_softrst_resp_outport_deassert_after_reset();
  void RL_scemi_dut_softrst_resp_outport_detect_scemi_reset();
  void RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset();
  void RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf();
  void RL_scemi_dut_softrst_resp_outport_setOK();
  void RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut();
  void RL_scemi_imem_inport_deassert_after_reset();
  void RL_scemi_imem_inport_detect_scemi_reset();
  void RL_scemi_imem_inport_detect_end_of_scemi_reset();
  void RL_scemi_imem_inport_first_request();
  void RL_scemi_imem_inport_data_ready();
  void RL_scemi_imem_inport_read_complete();
  void RL_scemi_imem_inport_port_reset();
  void RL_scemi_imem_inport_receive_ready();
  void RL_scemi_imem_inport_receive();
  void RL_scemi_imem_connect_res_mkConnectionGetPut();
  void RL_scemi_imem_request();
  void RL_scemi_dmem_inport_deassert_after_reset();
  void RL_scemi_dmem_inport_detect_scemi_reset();
  void RL_scemi_dmem_inport_detect_end_of_scemi_reset();
  void RL_scemi_dmem_inport_first_request();
  void RL_scemi_dmem_inport_data_ready();
  void RL_scemi_dmem_inport_read_complete();
  void RL_scemi_dmem_inport_port_reset();
  void RL_scemi_dmem_inport_receive_ready();
  void RL_scemi_dmem_inport_receive();
  void RL_scemi_dmem_connect_res_mkConnectionGetPut();
  void RL_scemi_dmem_request();
  void RL_scemi_tohost_get_outport_deassert_after_reset();
  void RL_scemi_tohost_get_outport_detect_scemi_reset();
  void RL_scemi_tohost_get_outport_detect_end_of_scemi_reset();
  void RL_scemi_tohost_get_outport_pok_mkConnectionVtoAf();
  void RL_scemi_tohost_get_outport_setOK();
  void RL_scemi_tohost_get_connect_res_mkConnectionGetPut();
  void RL_scemi_fromhost_put_inport_deassert_after_reset();
  void RL_scemi_fromhost_put_inport_detect_scemi_reset();
  void RL_scemi_fromhost_put_inport_detect_end_of_scemi_reset();
  void RL_scemi_fromhost_put_inport_first_request();
  void RL_scemi_fromhost_put_inport_data_ready();
  void RL_scemi_fromhost_put_inport_read_complete();
  void RL_scemi_fromhost_put_inport_port_reset();
  void RL_scemi_fromhost_put_inport_receive_ready();
  void RL_scemi_fromhost_put_inport_receive();
  void RL_scemi_fromhost_put_connect_res_mkConnectionGetPut();
  void RL_scemi_fromhost_put_request();
  void RL_scemi_shutdown_ctrl_in_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_in_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_first_request();
  void RL_scemi_shutdown_ctrl_in_data_ready();
  void RL_scemi_shutdown_ctrl_in_read_complete();
  void RL_scemi_shutdown_ctrl_in_port_reset();
  void RL_scemi_shutdown_ctrl_in_receive_ready();
  void RL_scemi_shutdown_ctrl_in_receive();
  void RL_scemi_shutdown_ctrl_out_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_out_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf();
  void RL_scemi_shutdown_ctrl_out_setOK();
  void RL_scemi_shutdown_request();
  void RL_scemi_shutdown_ack();
  void RL_scemi_shutdown_shutdown();
  void RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing();
  void RL_scemi_clockGenerators_clock_gens_do_ticks();
  void RL_scemi_scan_output_ports();
  void RL_scemi_rstgen_trigger();
  void RL_scemi_dut_dut_dutIfc_donerest();
  void RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut();
  void RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut();
  void RL_scemi_imem_connect_put_mkConnectionGetPut();
  void RL_scemi_dmem_connect_put_mkConnectionGetPut();
  void RL_scemi_tohost_get_connect_get_mkConnectionGetPut();
  void RL_scemi_fromhost_put_connect_put_mkConnectionGetPut();
  void RL_scemi_clk_port_rstgen_trigger();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_fromhost_put_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_tohost_get_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dmem_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_imem_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_dutIfc_myrst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(void *my_this,
									  tUInt8 ARG_rst_in);
  static void static_reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(void *my_this,
									 tUInt8 ARG_rst_in);
  static void static_reset_scemi_fromhost_put_inport_nocResetUClock$OUT_RST(void *my_this,
									    tUInt8 ARG_rst_in);
  static void static_reset_scemi_tohost_get_outport_nocResetUClock$OUT_RST(void *my_this,
									   tUInt8 ARG_rst_in);
  static void static_reset_scemi_dmem_inport_nocResetUClock$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_imem_inport_nocResetUClock$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST(void *my_this,
										 tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST(void *my_this,
									       tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_dutIfc_myrst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST(void *my_this,
										       tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST(void *my_this,
										     tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_final_reset$RST_OUT(void *my_this,
								     tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_inv_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_inv_rstn$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_final_reset$RST_OUT(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstn$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
  void set_clk_1(char const *s);
  void set_clk_2(char const *s);
  void set_clk_3(char const *s);
  void set_clk_4(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
};

#endif /* ifndef __mkBridge_h__ */
