// Seed: 1432356525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 ? 1'b0 : 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6
    , id_21,
    input uwire id_7,
    output supply0 id_8,
    input tri id_9,
    output tri id_10,
    output wor id_11,
    output supply1 id_12,
    output wire id_13,
    output wire id_14,
    output tri1 id_15,
    output supply1 id_16,
    output wire id_17,
    output wor id_18,
    input supply0 id_19
);
  supply1 id_22;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  assign modCall_1.id_2 = 0;
  wand id_23 = id_22;
  assign id_15 = 1;
  wire id_24;
  wire id_25;
  wire id_26, id_27;
  assign id_17 = 1;
endmodule
